============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Wed Nov 19 11:05:33 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
RUN-1002 : start command "import_db FPGA_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.116866.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(834)
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(836)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(845)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(847)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1045)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'pretrigger_samples_sync' is not declared in zaklad.v(649)
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(834)
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(836)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(845)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(847)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1045)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(834)
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(836)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(845)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(847)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1045)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(834)
HDL-8007 ERROR: 'ps' is not declared in zaklad.v(836)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(845)
HDL-8007 ERROR: 'ts' is not declared in zaklad.v(847)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1045)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1143 better
SYN-1014 : Optimize round 2
SYN-1032 : 1217/441 useful/useless nets, 973/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1964/1 useful/useless nets, 1743/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 286 (4.29), #lev = 12 (2.84)
SYN-3001 : Mapper mapped 973 instances into 300 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 297 LUT to BLE ...
SYN-4008 : Packed 297 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1474 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 310/512 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  383   out of   8640    4.43%
#le                   566
  #lut only           183   out of    566   32.33%
  #reg only             8   out of    566    1.41%
  #lut&reg            375   out of    566   66.25%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |566   |558   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.945902s wall, 3.625000s user + 0.328125s system = 3.953125s CPU (100.2%)

RUN-1004 : used memory is 162 MB, reserved memory is 127 MB, peak memory is 189 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 159 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 382 instances
RUN-1001 : 142 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1030 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 380 instances, 284 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4750, tnet num: 1028, tinst num: 380, tnode num: 5789, tedge num: 8126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1028 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110734s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 189515
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 165141, overlap = 72
PHY-3002 : Step(2): len = 155169, overlap = 72
PHY-3002 : Step(3): len = 142389, overlap = 72
PHY-3002 : Step(4): len = 134129, overlap = 72
PHY-3002 : Step(5): len = 123035, overlap = 72
PHY-3002 : Step(6): len = 116132, overlap = 72
PHY-3002 : Step(7): len = 106582, overlap = 72
PHY-3002 : Step(8): len = 100748, overlap = 72
PHY-3002 : Step(9): len = 92934.6, overlap = 72
PHY-3002 : Step(10): len = 87996.6, overlap = 72
PHY-3002 : Step(11): len = 81915.9, overlap = 65.25
PHY-3002 : Step(12): len = 77770.5, overlap = 65.25
PHY-3002 : Step(13): len = 72966.3, overlap = 65.25
PHY-3002 : Step(14): len = 69287, overlap = 65.25
PHY-3002 : Step(15): len = 65170.9, overlap = 69.75
PHY-3002 : Step(16): len = 62031.1, overlap = 69.75
PHY-3002 : Step(17): len = 58229.2, overlap = 69.75
PHY-3002 : Step(18): len = 55510.1, overlap = 69.75
PHY-3002 : Step(19): len = 52245.9, overlap = 72
PHY-3002 : Step(20): len = 49869.1, overlap = 72
PHY-3002 : Step(21): len = 47211.8, overlap = 72.75
PHY-3002 : Step(22): len = 45123.2, overlap = 73
PHY-3002 : Step(23): len = 42939.6, overlap = 73.75
PHY-3002 : Step(24): len = 41061.1, overlap = 74.75
PHY-3002 : Step(25): len = 39351.7, overlap = 75.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65363e-06
PHY-3002 : Step(26): len = 39096.7, overlap = 63
PHY-3002 : Step(27): len = 38043, overlap = 61.75
PHY-3002 : Step(28): len = 37844, overlap = 58.25
PHY-3002 : Step(29): len = 37479.7, overlap = 58.25
PHY-3002 : Step(30): len = 37062, overlap = 59.25
PHY-3002 : Step(31): len = 36362, overlap = 59.75
PHY-3002 : Step(32): len = 35152.9, overlap = 59.5
PHY-3002 : Step(33): len = 33911.5, overlap = 62.5
PHY-3002 : Step(34): len = 32463.2, overlap = 70.75
PHY-3002 : Step(35): len = 31742.3, overlap = 76.5
PHY-3002 : Step(36): len = 31246.2, overlap = 80.5
PHY-3002 : Step(37): len = 31357.3, overlap = 80
PHY-3002 : Step(38): len = 31813.9, overlap = 79.5
PHY-3002 : Step(39): len = 31821, overlap = 79
PHY-3002 : Step(40): len = 31385.4, overlap = 79.5
PHY-3002 : Step(41): len = 30947.6, overlap = 79
PHY-3002 : Step(42): len = 29962, overlap = 82
PHY-3002 : Step(43): len = 29900.5, overlap = 80
PHY-3002 : Step(44): len = 29925.9, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30726e-06
PHY-3002 : Step(45): len = 31246.1, overlap = 73.75
PHY-3002 : Step(46): len = 31149.6, overlap = 73.75
PHY-3002 : Step(47): len = 31269.3, overlap = 71.25
PHY-3002 : Step(48): len = 31344.3, overlap = 75.5
PHY-3002 : Step(49): len = 31434.6, overlap = 71
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61453e-06
PHY-3002 : Step(50): len = 32297, overlap = 68.25
PHY-3002 : Step(51): len = 32711.8, overlap = 65.25
PHY-3002 : Step(52): len = 33061.4, overlap = 64.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004185s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (746.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.6162e-07
PHY-3002 : Step(53): len = 35981.5, overlap = 20.75
PHY-3002 : Step(54): len = 35849, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.23239e-07
PHY-3002 : Step(55): len = 35751.5, overlap = 21
PHY-3002 : Step(56): len = 35751.5, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84648e-06
PHY-3002 : Step(57): len = 35766.9, overlap = 21
PHY-3002 : Step(58): len = 35766.9, overlap = 21
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35326e-06
PHY-3002 : Step(59): len = 35792.1, overlap = 33.75
PHY-3002 : Step(60): len = 35792.1, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019408s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (80.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960556
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000301157
PHY-3002 : Step(61): len = 49766.4, overlap = 18
PHY-3002 : Step(62): len = 48000.3, overlap = 19
PHY-3002 : Step(63): len = 48136.1, overlap = 18.25
PHY-3002 : Step(64): len = 48008.3, overlap = 18.25
PHY-3002 : Step(65): len = 47679, overlap = 18
PHY-3002 : Step(66): len = 47609.4, overlap = 19
PHY-3002 : Step(67): len = 47378.6, overlap = 19
PHY-3002 : Step(68): len = 47072.1, overlap = 19.5
PHY-3002 : Step(69): len = 46806.4, overlap = 19.75
PHY-3002 : Step(70): len = 46656.7, overlap = 19.5
PHY-3002 : Step(71): len = 46575.8, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000561529
PHY-3002 : Step(72): len = 46961.4, overlap = 18.5
PHY-3002 : Step(73): len = 47508.7, overlap = 16.75
PHY-3002 : Step(74): len = 47742.5, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112306
PHY-3002 : Step(75): len = 47939.3, overlap = 16.25
PHY-3002 : Step(76): len = 48186.7, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004877s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48691.4, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 6.
PHY-3001 : Final: Len = 48939.4, Over = 0
RUN-1003 : finish command "place" in  2.037587s wall, 2.734375s user + 2.640625s system = 5.375000s CPU (263.8%)

RUN-1004 : used memory is 175 MB, reserved memory is 139 MB, peak memory is 192 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 385 to 325
PHY-1001 : Pin misalignment score is improved from 325 to 318
PHY-1001 : Pin misalignment score is improved from 318 to 318
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 382 instances
RUN-1001 : 142 mslices, 142 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1030 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 130808, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 130960, over cnt = 24(0%), over = 24, worst = 1
PHY-1002 : len = 130816, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 128352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.254239s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (122.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 241 to 70
PHY-1001 : End pin swap;  0.025948s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.4%)

PHY-1001 : End global routing;  0.735220s wall, 0.734375s user + 0.093750s system = 0.828125s CPU (112.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.131317s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 214768, over cnt = 165(0%), over = 165, worst = 1
PHY-1001 : End Routed; 2.935348s wall, 2.593750s user + 1.078125s system = 3.671875s CPU (125.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 210360, over cnt = 53(0%), over = 54, worst = 2
PHY-1001 : End DR Iter 1; 0.248424s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (106.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 209616, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 2; 0.050494s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (92.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 209864, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.025192s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (186.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 209976, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 209976
PHY-1001 : End DR Iter 4; 0.017019s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (91.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.188581s wall, 5.578125s user + 1.343750s system = 6.921875s CPU (111.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.046723s wall, 6.421875s user + 1.468750s system = 7.890625s CPU (112.0%)

RUN-1004 : used memory is 245 MB, reserved memory is 216 MB, peak memory is 423 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  383   out of   8640    4.43%
#le                   566
  #lut only           183   out of    566   32.33%
  #reg only             8   out of    566    1.41%
  #lut&reg            375   out of    566   66.25%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4750, tnet num: 1028, tinst num: 380, tnode num: 5789, tedge num: 8126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1028 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 382
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1030, pip num: 12970
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1051 valid insts, and 33611 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.566686s wall, 9.765625s user + 0.328125s system = 10.093750s CPU (644.3%)

RUN-1004 : used memory is 425 MB, reserved memory is 393 MB, peak memory is 497 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1234/454 useful/useless nets, 990/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1981/1 useful/useless nets, 1760/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 298 (4.29), #lev = 12 (2.92)
SYN-3001 : Mapper mapped 977 instances into 312 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 309 LUT to BLE ...
SYN-4008 : Packed 309 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 259 SEQ (1703 nodes)...
SYN-4004 : #2: Packed 310 SEQ (1524 nodes)...
SYN-4004 : #3: Packed 311 SEQ (802 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 322/524 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  396   out of   8640    4.58%
#le                   580
  #lut only           184   out of    580   31.72%
  #reg only             7   out of    580    1.21%
  #lut&reg            389   out of    580   67.07%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |580   |573   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.770992s wall, 3.500000s user + 0.437500s system = 3.937500s CPU (104.4%)

RUN-1004 : used memory is 240 MB, reserved memory is 210 MB, peak memory is 497 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 165 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 83 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 389 instances
RUN-1001 : 146 mslices, 145 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1058 nets
RUN-1001 : 580 nets have 2 pins
RUN-1001 : 346 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 387 instances, 291 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4870, tnet num: 1056, tinst num: 387, tnode num: 5938, tedge num: 8325.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087332s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (125.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186622
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(77): len = 171095, overlap = 72
PHY-3002 : Step(78): len = 143689, overlap = 72
PHY-3002 : Step(79): len = 132407, overlap = 72
PHY-3002 : Step(80): len = 117282, overlap = 72
PHY-3002 : Step(81): len = 110063, overlap = 72
PHY-3002 : Step(82): len = 99951.9, overlap = 72
PHY-3002 : Step(83): len = 94170.4, overlap = 72
PHY-3002 : Step(84): len = 86532.6, overlap = 72
PHY-3002 : Step(85): len = 81687.1, overlap = 65.25
PHY-3002 : Step(86): len = 75633.7, overlap = 69.75
PHY-3002 : Step(87): len = 71654.4, overlap = 69.75
PHY-3002 : Step(88): len = 65751.2, overlap = 69.75
PHY-3002 : Step(89): len = 62276.4, overlap = 69.75
PHY-3002 : Step(90): len = 57786.3, overlap = 67.75
PHY-3002 : Step(91): len = 54959.9, overlap = 67.75
PHY-3002 : Step(92): len = 51606.2, overlap = 68
PHY-3002 : Step(93): len = 49286.5, overlap = 68.5
PHY-3002 : Step(94): len = 46529.7, overlap = 71.5
PHY-3002 : Step(95): len = 44570.8, overlap = 74
PHY-3002 : Step(96): len = 42091.9, overlap = 75
PHY-3002 : Step(97): len = 40269.4, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57961e-06
PHY-3002 : Step(98): len = 40973, overlap = 70.25
PHY-3002 : Step(99): len = 39981.7, overlap = 70.75
PHY-3002 : Step(100): len = 39817.6, overlap = 67
PHY-3002 : Step(101): len = 39161.5, overlap = 65.75
PHY-3002 : Step(102): len = 38491.3, overlap = 59.5
PHY-3002 : Step(103): len = 37684, overlap = 59.5
PHY-3002 : Step(104): len = 36559.8, overlap = 55.25
PHY-3002 : Step(105): len = 35546.9, overlap = 56.75
PHY-3002 : Step(106): len = 33777.2, overlap = 67
PHY-3002 : Step(107): len = 32775, overlap = 73
PHY-3002 : Step(108): len = 32143.6, overlap = 78
PHY-3002 : Step(109): len = 31721, overlap = 78.25
PHY-3002 : Step(110): len = 31859.6, overlap = 80.75
PHY-3002 : Step(111): len = 32069.2, overlap = 76.75
PHY-3002 : Step(112): len = 31267.1, overlap = 76.25
PHY-3002 : Step(113): len = 30905.4, overlap = 80.75
PHY-3002 : Step(114): len = 30138.4, overlap = 82.5
PHY-3002 : Step(115): len = 29697.5, overlap = 83.25
PHY-3002 : Step(116): len = 29239.3, overlap = 85.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.15921e-06
PHY-3002 : Step(117): len = 30585.1, overlap = 83.25
PHY-3002 : Step(118): len = 30577.1, overlap = 83.25
PHY-3002 : Step(119): len = 31786.4, overlap = 79
PHY-3002 : Step(120): len = 31965.6, overlap = 76.75
PHY-3002 : Step(121): len = 31912.1, overlap = 70
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.31843e-06
PHY-3002 : Step(122): len = 32793, overlap = 69.5
PHY-3002 : Step(123): len = 33125.5, overlap = 62.5
PHY-3002 : Step(124): len = 33524.4, overlap = 61.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.26369e-05
PHY-3002 : Step(125): len = 34259.7, overlap = 53.5
PHY-3002 : Step(126): len = 34727.2, overlap = 51.5
PHY-3002 : Step(127): len = 35391.9, overlap = 50.25
PHY-3002 : Step(128): len = 35357.9, overlap = 49
PHY-3002 : Step(129): len = 35527.8, overlap = 47.25
PHY-3002 : Step(130): len = 35954.7, overlap = 46.25
PHY-3002 : Step(131): len = 36304.1, overlap = 50
PHY-3002 : Step(132): len = 36334.9, overlap = 43.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.44043e-05
PHY-3002 : Step(133): len = 36816.8, overlap = 36.25
PHY-3002 : Step(134): len = 37075.7, overlap = 34
PHY-3002 : Step(135): len = 37121.8, overlap = 36.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.1614e-05
PHY-3002 : Step(136): len = 37321.9, overlap = 36
PHY-3002 : Step(137): len = 37641.6, overlap = 35.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019654s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (79.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.24848e-07
PHY-3002 : Step(138): len = 37215, overlap = 21.25
PHY-3002 : Step(139): len = 37065.1, overlap = 22.5
PHY-3002 : Step(140): len = 36656.8, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8497e-06
PHY-3002 : Step(141): len = 36575.2, overlap = 23.75
PHY-3002 : Step(142): len = 36692.9, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69939e-06
PHY-3002 : Step(143): len = 36660.9, overlap = 23
PHY-3002 : Step(144): len = 36732.3, overlap = 22.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.80708e-06
PHY-3002 : Step(145): len = 36750.5, overlap = 37.5
PHY-3002 : Step(146): len = 36750.5, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61416e-06
PHY-3002 : Step(147): len = 36836, overlap = 37
PHY-3002 : Step(148): len = 36992.3, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.50361e-06
PHY-3002 : Step(149): len = 36945.7, overlap = 35.75
PHY-3002 : Step(150): len = 37610.6, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.10072e-05
PHY-3002 : Step(151): len = 37589.9, overlap = 34
PHY-3002 : Step(152): len = 37803, overlap = 33
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.3998e-05
PHY-3002 : Step(153): len = 37859.6, overlap = 32.5
PHY-3002 : Step(154): len = 38721.4, overlap = 29.75
PHY-3002 : Step(155): len = 39186.5, overlap = 29
PHY-3002 : Step(156): len = 39307.6, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.7996e-05
PHY-3002 : Step(157): len = 39419.9, overlap = 28.25
PHY-3002 : Step(158): len = 40001, overlap = 23
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.59919e-05
PHY-3002 : Step(159): len = 40233.5, overlap = 22.75
PHY-3002 : Step(160): len = 40249.5, overlap = 23
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.79111e-05
PHY-3002 : Step(161): len = 40719.8, overlap = 23.25
PHY-3002 : Step(162): len = 40875.9, overlap = 22.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.39349e-05
PHY-3002 : Step(163): len = 41304, overlap = 22.75
PHY-3002 : Step(164): len = 41525.4, overlap = 22.75
PHY-3002 : Step(165): len = 42115.2, overlap = 22.5
PHY-3002 : Step(166): len = 42796.9, overlap = 22
PHY-3002 : Step(167): len = 42986.5, overlap = 21.25
PHY-3002 : Step(168): len = 43078.5, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058385s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (267.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188438
PHY-3002 : Step(169): len = 44055.2, overlap = 12.5
PHY-3002 : Step(170): len = 43473.8, overlap = 19.25
PHY-3002 : Step(171): len = 43424.8, overlap = 18.25
PHY-3002 : Step(172): len = 43327.7, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000376818
PHY-3002 : Step(173): len = 43764.8, overlap = 18.25
PHY-3002 : Step(174): len = 44002.4, overlap = 17.25
PHY-3002 : Step(175): len = 43994.7, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000685411
PHY-3002 : Step(176): len = 44299.6, overlap = 16.5
PHY-3002 : Step(177): len = 44579.1, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004233s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45294.8, Over = 0
PHY-3001 : Spreading special nets. 7 out of 1330 tiles have overflows.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 6.
PHY-3001 : Final: Len = 45760.8, Over = 0
RUN-1003 : finish command "place" in  2.307577s wall, 3.265625s user + 2.906250s system = 6.171875s CPU (267.5%)

RUN-1004 : used memory is 243 MB, reserved memory is 208 MB, peak memory is 497 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 391 to 324
PHY-1001 : Pin misalignment score is improved from 324 to 319
PHY-1001 : Pin misalignment score is improved from 319 to 319
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 389 instances
RUN-1001 : 146 mslices, 145 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1058 nets
RUN-1001 : 580 nets have 2 pins
RUN-1001 : 346 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 130320, over cnt = 54(0%), over = 62, worst = 2
PHY-1002 : len = 130544, over cnt = 38(0%), over = 41, worst = 2
PHY-1002 : len = 130576, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 126048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.220530s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (99.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 257 to 66
PHY-1001 : End pin swap;  0.030075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.9%)

PHY-1001 : End global routing;  0.702052s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (100.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124070s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 213768, over cnt = 102(0%), over = 103, worst = 2
PHY-1001 : End Routed; 3.056251s wall, 2.656250s user + 1.156250s system = 3.812500s CPU (124.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 209040, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.304350s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (118.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 207936, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.076706s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (101.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 207984, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.015704s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (199.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 208048, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208048
PHY-1001 : End DR Iter 4; 0.020651s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (227.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.537987s wall, 4.015625s user + 1.421875s system = 5.437500s CPU (119.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.353134s wall, 4.765625s user + 1.500000s system = 6.265625s CPU (117.0%)

RUN-1004 : used memory is 272 MB, reserved memory is 246 MB, peak memory is 497 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  573   out of   8640    6.63%
#reg                  396   out of   8640    4.58%
#le                   580
  #lut only           184   out of    580   31.72%
  #reg only             7   out of    580    1.21%
  #lut&reg            389   out of    580   67.07%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4870, tnet num: 1056, tinst num: 387, tnode num: 5938, tedge num: 8325.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1058, pip num: 12858
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1072 valid insts, and 33532 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.667777s wall, 10.718750s user + 0.421875s system = 11.140625s CPU (668.0%)

RUN-1004 : used memory is 445 MB, reserved memory is 412 MB, peak memory is 514 MB
