<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="SHI_Block_to_Line_OTN_and_System_OTN_Subsystem_Connectivity_Rules" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="topic:1;2:159">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="title:1;3:10">SHI Block to Line OTN and System OTN Subsystem Connectivity
  Rules</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="body:1;6:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:1;7:8">The following rules, in addition to the PAM4 and NRZ rules, apply when
    selecting SERDES to use for connection to the line OTN or system OTN
    subsystems. Connections from the SERDES to the line or OTN subsystem are
    defined by the prov_mode, pin_mode, and serdes_port_id arguments to the
    g5_api_otn_prov() API.</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="ul:1;13:9">
      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:1;14:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:2;14:14"> Rule: an OTN interface can connect to any SERDES bank.</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:2;16:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:3;16:14"> Rule: each OTLC.n / FOIC1.k module framer interface (MFI)
      associated with an OTUC of an OTUCn group can connect to different
      SERDEs banks.</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:3;20:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:4;20:14"> Rule: each OTLC.n / FOIC1.k MFI must connect to one SHI block
      (for NRZ) or SHI block sub-group (for PAM4). A corollary to this rule is
      each OTLC.n / FOIC1.k MFI cannot be split across SHI blocks (for NRZ) or
      SHI block sub-groups (for PAM4).</p></li>
    </ul>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:5;26:8">Consider a OTUC6 composed of 6 x OTLC.2 PAM 4 interfaces as an example.
    The six OTLC.2 interfaces could be connected as follows.</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="ul:2;29:9">
      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:4;30:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:6;30:14">OTLC.2 #1 connected to bank A, lanes 0/1 of SHI2, device SERDES
      pins SA_RXI/TXO_P/N[9:8].</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:5;33:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:7;33:14">OTLC.2 #2 connected to bank A, lanes 2/3 of SHI5, device SERDES
      pins SA_RXI/TXO_P/N[23:22].</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:6;36:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:8;36:14">OTLC.2 #3 connected to bank B, lanes 2/3 of SHI1, device SERDES
      pins SB_RXI/TXO_P/N[7:6].</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:7;39:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:9;39:14">OTLC.2 #4 connected to bank B, lanes 0/1 of SHI3, device SERDES
      pins SB_RXI/TXO_P/N[13:12].</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:8;42:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:10;42:14">OTLC.2 #5 connected to bank C, lanes 0/1 of SHI4, device SERDES
      pins SC_RXI/TXO_P/N[17:16].</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="li:9;45:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:11;45:14">OTLC.2 #6 connected to bank C, lanes 2/3 of SHI0, device SERDES
      pins SC_RXI/TXO_P/N[3:2].</p></li>
    </ul>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SHI_LOTN_SOTN_Rules.xml" xtrc="p:12;49:8">The example illustrates the rules but is likely not a practical SERDES
    lane selection as the MFIs for a OTUCn signal would typically use SERDES
    lanes that are near to each other for optimal PCB routing to an optical
    module or digital signal processing (DSP) device.</p>
  </body>
</topic>