

================================================================
== Vitis HLS Report for 'DMAWriteMM'
================================================================
* Date:           Fri Aug 13 09:10:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_S2MM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        |- VITIS_LOOP_69_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    379|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    242|    -|
|Register         |        -|    -|     345|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     345|    621|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln332_1_fu_300_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln332_2_fu_259_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln332_fu_286_p2        |         +|   0|  0|  37|          30|          11|
    |add_ln63_fu_367_p2         |         +|   0|  0|  37|          30|           1|
    |add_ln69_fu_329_p2         |         +|   0|  0|  37|          30|           1|
    |sub2_i_i_i_fu_274_p2       |         -|   0|  0|  28|          21|          21|
    |sub_ln60_1_fu_236_p2       |         -|   0|  0|  38|           1|          31|
    |sub_ln60_fu_207_p2         |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_377_p2        |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln69_fu_339_p2        |      icmp|   0|  0|  17|          31|          31|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state11           |        or|   0|  0|   2|           1|           1|
    |burst_size_fu_245_p3       |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 379|         252|         266|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                             Name                                                            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_blk_n  |   9|          2|    1|          2|
    |MM_video_out_blk_n_AW                                                                                                        |   9|          2|    1|          2|
    |MM_video_out_blk_n_B                                                                                                         |   9|          2|    1|          2|
    |MM_video_out_blk_n_W                                                                                                         |   9|          2|    1|          2|
    |ap_NS_fsm                                                                                                                    |  65|         16|    1|         16|
    |ap_done                                                                                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                                                                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                                                                                                      |   9|          2|    1|          2|
    |axi_elt_dma_buffer_V_address0                                                                                                |  14|          3|    9|         27|
    |ddr_buffer_out_blk_n                                                                                                         |   9|          2|    1|          2|
    |image_h_blk_n                                                                                                                |   9|          2|    1|          2|
    |image_w_blk_n                                                                                                                |   9|          2|    1|          2|
    |invert_Y_blk_n                                                                                                               |   9|          2|    1|          2|
    |m_axi_MM_video_out_AWADDR                                                                                                    |  14|          3|   32|         96|
    |m_axi_MM_video_out_AWLEN                                                                                                     |  14|          3|   32|         96|
    |phi_ln332_1_reg_171                                                                                                          |   9|          2|   30|         60|
    |phi_ln332_reg_182                                                                                                            |   9|          2|   30|         60|
    +-----------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                                        | 242|         55|  147|        381|
    +-----------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                                Name                                                                | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397  |  21|   0|   21|          0|
    |ap_CS_fsm                                                                                                                           |  15|   0|   15|          0|
    |ap_done_reg                                                                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                                                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                                                                                             |   1|   0|    1|          0|
    |burst_size_reg_427                                                                                                                  |  31|   0|   31|          0|
    |ddr_buffer_out_read_reg_391                                                                                                         |  32|   0|   32|          0|
    |icmp_ln63_reg_476                                                                                                                   |   1|   0|    1|          0|
    |icmp_ln63_reg_476_pp1_iter1_reg                                                                                                     |   1|   0|    1|          0|
    |icmp_ln69_reg_456                                                                                                                   |   1|   0|    1|          0|
    |icmp_ln69_reg_456_pp0_iter1_reg                                                                                                     |   1|   0|    1|          0|
    |image_h_read_reg_403                                                                                                                |  21|   0|   21|          0|
    |invert_Y_read_reg_408                                                                                                               |   1|   0|    1|          0|
    |phi_ln332_1_reg_171                                                                                                                 |  30|   0|   30|          0|
    |phi_ln332_reg_182                                                                                                                   |  30|   0|   30|          0|
    |reg_193                                                                                                                             |  32|   0|   32|          0|
    |tmp_reg_412                                                                                                                         |   1|   0|    1|          0|
    |trunc_ln332_2_reg_440                                                                                                               |  30|   0|   30|          0|
    |trunc_ln332_3_reg_435                                                                                                               |  30|   0|   30|          0|
    |trunc_ln60_1_reg_417                                                                                                                |  30|   0|   30|          0|
    |trunc_ln60_2_reg_422                                                                                                                |  30|   0|   30|          0|
    +------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                               | 345|   0|  345|          0|
    +------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
|                                                           RTL Ports                                                           | Dir | Bits|  Protocol  |                                                     Source Object                                                     |    C Type    |
+-------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                                         |   in|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|ap_rst                                                                                                                         |   in|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|ap_start                                                                                                                       |   in|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|ap_done                                                                                                                        |  out|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|ap_continue                                                                                                                    |   in|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|ap_idle                                                                                                                        |  out|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|ap_ready                                                                                                                       |  out|    1|  ap_ctrl_hs|                                                                                                             DMAWriteMM|  return value|
|m_axi_MM_video_out_AWVALID                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWREADY                                                                                                     |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWADDR                                                                                                      |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWID                                                                                                        |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWLEN                                                                                                       |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWSIZE                                                                                                      |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWBURST                                                                                                     |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWLOCK                                                                                                      |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWCACHE                                                                                                     |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWPROT                                                                                                      |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWQOS                                                                                                       |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWREGION                                                                                                    |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWUSER                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WVALID                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WREADY                                                                                                      |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WDATA                                                                                                       |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WSTRB                                                                                                       |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WLAST                                                                                                       |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WID                                                                                                         |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WUSER                                                                                                       |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARVALID                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARREADY                                                                                                     |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARADDR                                                                                                      |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARID                                                                                                        |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARLEN                                                                                                       |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARSIZE                                                                                                      |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARBURST                                                                                                     |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARLOCK                                                                                                      |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARCACHE                                                                                                     |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARPROT                                                                                                      |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARQOS                                                                                                       |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARREGION                                                                                                    |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARUSER                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RVALID                                                                                                      |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RREADY                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RDATA                                                                                                       |   in|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RLAST                                                                                                       |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RID                                                                                                         |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RUSER                                                                                                       |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RRESP                                                                                                       |   in|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BVALID                                                                                                      |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BREADY                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BRESP                                                                                                       |   in|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BID                                                                                                         |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BUSER                                                                                                       |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|ddr_buffer_out_dout                                                                                                            |   in|   32|     ap_fifo|                                                                                                         ddr_buffer_out|       pointer|
|ddr_buffer_out_empty_n                                                                                                         |   in|    1|     ap_fifo|                                                                                                         ddr_buffer_out|       pointer|
|ddr_buffer_out_read                                                                                                            |  out|    1|     ap_fifo|                                                                                                         ddr_buffer_out|       pointer|
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_dout     |   in|   21|     ap_fifo|  DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0|       pointer|
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_empty_n  |   in|    1|     ap_fifo|  DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0|       pointer|
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read     |  out|    1|     ap_fifo|  DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0|       pointer|
|image_h_dout                                                                                                                   |   in|   21|     ap_fifo|                                                                                                                image_h|       pointer|
|image_h_empty_n                                                                                                                |   in|    1|     ap_fifo|                                                                                                                image_h|       pointer|
|image_h_read                                                                                                                   |  out|    1|     ap_fifo|                                                                                                                image_h|       pointer|
|image_w_dout                                                                                                                   |   in|   32|     ap_fifo|                                                                                                                image_w|       pointer|
|image_w_empty_n                                                                                                                |   in|    1|     ap_fifo|                                                                                                                image_w|       pointer|
|image_w_read                                                                                                                   |  out|    1|     ap_fifo|                                                                                                                image_w|       pointer|
|invert_Y_dout                                                                                                                  |   in|    1|     ap_fifo|                                                                                                               invert_Y|       pointer|
|invert_Y_empty_n                                                                                                               |   in|    1|     ap_fifo|                                                                                                               invert_Y|       pointer|
|invert_Y_read                                                                                                                  |  out|    1|     ap_fifo|                                                                                                               invert_Y|       pointer|
|axi_elt_dma_buffer_V_address0                                                                                                  |  out|    9|   ap_memory|                                                                                                   axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_ce0                                                                                                       |  out|    1|   ap_memory|                                                                                                   axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_q0                                                                                                        |   in|   32|   ap_memory|                                                                                                   axi_elt_dma_buffer_V|         array|
+-------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 
12 --> 13 
13 --> 16 14 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%ddr_buffer_out_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ddr_buffer_out"   --->   Operation 20 'read' 'ddr_buffer_out_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read = read i21 @_ssdm_op_Read.ap_fifo.i21P0A, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0" [src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21]   --->   Operation 21 'read' 'DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%image_h_read = read i21 @_ssdm_op_Read.ap_fifo.i21P0A, i21 %image_h"   --->   Operation 22 'read' 'image_h_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %image_w" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23]   --->   Operation 23 'read' 'image_w_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%invert_Y_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %invert_Y" [src/data_mover_s2mm.cpp:62->src/data_mover_s2mm.cpp:23]   --->   Operation 24 'read' 'invert_Y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %image_w_read, i32 31" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%sub_ln60 = sub i32 0, i32 %image_w_read" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 26 'sub' 'sub_ln60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln60, i32 2, i32 31" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 27 'partselect' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 28 'partselect' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %invert_Y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %image_h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr_buffer_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i30 %trunc_ln60_1" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 36 'zext' 'zext_ln60' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.49ns)   --->   "%sub_ln60_1 = sub i31 0, i31 %zext_ln60" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 37 'sub' 'sub_ln60_1' <Predicate = (tmp)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i30 %trunc_ln60_2" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 38 'zext' 'zext_ln60_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.73ns)   --->   "%burst_size = select i1 %tmp, i31 %sub_ln60_1, i31 %zext_ln60_1" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 39 'select' 'burst_size' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %invert_Y_read, void, void" [src/data_mover_s2mm.cpp:62->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 40 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln332_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read, i11 0" [src/data_mover_s2mm.cpp:21]   --->   Operation 41 'bitconcatenate' 'shl_ln332_4' <Predicate = (!invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%add_ln332_2 = add i32 %ddr_buffer_out_read, i32 %shl_ln332_4" [src/data_mover_s2mm.cpp:21]   --->   Operation 42 'add' 'add_ln332_2' <Predicate = (!invert_Y_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln332_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln332_2, i32 2, i32 31" [src/data_mover_s2mm.cpp:21]   --->   Operation 43 'partselect' 'trunc_ln332_3' <Predicate = (!invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.22ns)   --->   "%sub2_i_i_i = sub i21 %image_h_read, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read" [src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21]   --->   Operation 44 'sub' 'sub2_i_i_i' <Predicate = (invert_Y_read)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sub1_i_i_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i21.i9, i21 %sub2_i_i_i, i9 0" [src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21]   --->   Operation 45 'bitconcatenate' 'sub1_i_i_i' <Predicate = (invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.49ns)   --->   "%add_ln332 = add i30 %sub1_i_i_i, i30 1073741312" [src/data_mover_s2mm.cpp:21]   --->   Operation 46 'add' 'add_ln332' <Predicate = (invert_Y_read)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln332_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln332, i2 0" [src/data_mover_s2mm.cpp:21]   --->   Operation 47 'bitconcatenate' 'shl_ln332_3' <Predicate = (invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln332_1 = add i32 %ddr_buffer_out_read, i32 %shl_ln332_3" [src/data_mover_s2mm.cpp:21]   --->   Operation 48 'add' 'add_ln332_1' <Predicate = (invert_Y_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln332_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln332_1, i32 2, i32 31" [src/data_mover_s2mm.cpp:21]   --->   Operation 49 'partselect' 'trunc_ln332_2' <Predicate = (invert_Y_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln332_1 = sext i30 %trunc_ln332_3" [src/data_mover_s2mm.cpp:21]   --->   Operation 50 'sext' 'sext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%MM_video_out_addr_1 = getelementptr i32 %MM_video_out, i32 %sext_ln332_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 51 'getelementptr' 'MM_video_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%burst_size_cast23 = zext i31 %burst_size" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 52 'zext' 'burst_size_cast23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (7.30ns)   --->   "%MM_video_out_addr_3_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MM_video_out_addr_1, i32 %burst_size_cast23" [src/data_mover_s2mm.cpp:21]   --->   Operation 53 'writereq' 'MM_video_out_addr_3_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln69 = br void" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 54 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%phi_ln332_1 = phi i30 %add_ln69, void, i30 0, void" [src/data_mover_s2mm.cpp:21]   --->   Operation 55 'phi' 'phi_ln332_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.49ns)   --->   "%add_ln69 = add i30 %phi_ln332_1, i30 1" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 56 'add' 'add_ln69' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i30 %phi_ln332_1" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 57 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_slt  i31 %zext_ln69, i31 %burst_size" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 58 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.exit.loopexit, void" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 59 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i30 %phi_ln332_1" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 60 'trunc' 'trunc_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %trunc_ln71" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 61 'zext' 'zext_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr_1 = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln71" [src/data_mover_s2mm.cpp:21]   --->   Operation 62 'getelementptr' 'axi_elt_dma_buffer_V_addr_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load_1 = load i9 %axi_elt_dma_buffer_V_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 63 'load' 'axi_elt_dma_buffer_V_load_1' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load_1 = load i9 %axi_elt_dma_buffer_V_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 64 'load' 'axi_elt_dma_buffer_V_load_1' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 65 'specpipeline' 'specpipeline_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 66 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MM_video_out_addr_1, i32 %axi_elt_dma_buffer_V_load_1, i4 15" [src/data_mover_s2mm.cpp:21]   --->   Operation 67 'write' 'write_ln21' <Predicate = (icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln69 = br void" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 68 'br' 'br_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 69 [5/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 69 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 70 [4/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 70 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 71 [3/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 71 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 72 [2/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 72 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 73 [1/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 73 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = (!invert_Y_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!invert_Y_read)> <Delay = 0.00>
ST_11 : Operation 75 [1/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 75 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = (invert_Y_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (invert_Y_read)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [src/data_mover_s2mm.cpp:21]   --->   Operation 77 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 7.30>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i30 %trunc_ln332_2" [src/data_mover_s2mm.cpp:21]   --->   Operation 78 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%MM_video_out_addr = getelementptr i32 %MM_video_out, i32 %sext_ln332" [src/data_mover_s2mm.cpp:21]   --->   Operation 79 'getelementptr' 'MM_video_out_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%burst_size_cast = zext i31 %burst_size" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 80 'zext' 'burst_size_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (7.30ns)   --->   "%MM_video_out_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MM_video_out_addr, i32 %burst_size_cast" [src/data_mover_s2mm.cpp:21]   --->   Operation 81 'writereq' 'MM_video_out_addr_2_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 82 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 13 <SV = 3> <Delay = 3.25>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln332 = phi i30 %add_ln63, void, i30 0, void" [src/data_mover_s2mm.cpp:21]   --->   Operation 83 'phi' 'phi_ln332' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (2.49ns)   --->   "%add_ln63 = add i30 %phi_ln332, i30 1" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 84 'add' 'add_ln63' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i30 %phi_ln332" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 85 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_slt  i31 %zext_ln63, i31 %burst_size" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 86 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.exit.loopexit22, void" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 87 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i30 %phi_ln332" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 88 'trunc' 'trunc_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i9 %trunc_ln65" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 89 'zext' 'zext_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln65" [src/data_mover_s2mm.cpp:21]   --->   Operation 90 'getelementptr' 'axi_elt_dma_buffer_V_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 91 [2/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load = load i9 %axi_elt_dma_buffer_V_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 91 'load' 'axi_elt_dma_buffer_V_load' <Predicate = (icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 92 [1/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load = load i9 %axi_elt_dma_buffer_V_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 92 'load' 'axi_elt_dma_buffer_V_load' <Predicate = (icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 15 <SV = 5> <Delay = 7.30>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 93 'specpipeline' 'specpipeline_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 94 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MM_video_out_addr, i32 %axi_elt_dma_buffer_V_load, i4 15" [src/data_mover_s2mm.cpp:21]   --->   Operation 95 'write' 'write_ln21' <Predicate = (icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln63 = br void" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 96 'br' 'br_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 97 [5/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 97 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 98 [4/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 98 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 99 [3/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 99 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 100 [2/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 100 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MM_video_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr_buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ invert_Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ axi_elt_dma_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_buffer_out_read                                                                                                        (read          ) [ 00100000000000000000]
DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read (read          ) [ 00100000000000000000]
image_h_read                                                                                                               (read          ) [ 00100000000000000000]
image_w_read                                                                                                               (read          ) [ 00000000000000000000]
invert_Y_read                                                                                                              (read          ) [ 00111111111111111111]
tmp                                                                                                                        (bitselect     ) [ 00100000000000000000]
sub_ln60                                                                                                                   (sub           ) [ 00000000000000000000]
trunc_ln60_1                                                                                                               (partselect    ) [ 00100000000000000000]
trunc_ln60_2                                                                                                               (partselect    ) [ 00100000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
specinterface_ln0                                                                                                          (specinterface ) [ 00000000000000000000]
zext_ln60                                                                                                                  (zext          ) [ 00000000000000000000]
sub_ln60_1                                                                                                                 (sub           ) [ 00000000000000000000]
zext_ln60_1                                                                                                                (zext          ) [ 00000000000000000000]
burst_size                                                                                                                 (select        ) [ 00011110000011110000]
br_ln62                                                                                                                    (br            ) [ 00000000000000000000]
shl_ln332_4                                                                                                                (bitconcatenate) [ 00000000000000000000]
add_ln332_2                                                                                                                (add           ) [ 00000000000000000000]
trunc_ln332_3                                                                                                              (partselect    ) [ 00010000000000000000]
sub2_i_i_i                                                                                                                 (sub           ) [ 00000000000000000000]
sub1_i_i_i                                                                                                                 (bitconcatenate) [ 00000000000000000000]
add_ln332                                                                                                                  (add           ) [ 00000000000000000000]
shl_ln332_3                                                                                                                (bitconcatenate) [ 00000000000000000000]
add_ln332_1                                                                                                                (add           ) [ 00000000000000000000]
trunc_ln332_2                                                                                                              (partselect    ) [ 00000000000010000000]
sext_ln332_1                                                                                                               (sext          ) [ 00000000000000000000]
MM_video_out_addr_1                                                                                                        (getelementptr ) [ 00001111111100000000]
burst_size_cast23                                                                                                          (zext          ) [ 00000000000000000000]
MM_video_out_addr_3_wr_req                                                                                                 (writereq      ) [ 00000000000000000000]
br_ln69                                                                                                                    (br            ) [ 00011110000000000000]
phi_ln332_1                                                                                                                (phi           ) [ 00001000000000000000]
add_ln69                                                                                                                   (add           ) [ 00011110000000000000]
zext_ln69                                                                                                                  (zext          ) [ 00000000000000000000]
icmp_ln69                                                                                                                  (icmp          ) [ 00001110000000000000]
br_ln69                                                                                                                    (br            ) [ 00000000000000000000]
trunc_ln71                                                                                                                 (trunc         ) [ 00000000000000000000]
zext_ln71                                                                                                                  (zext          ) [ 00000000000000000000]
axi_elt_dma_buffer_V_addr_1                                                                                                (getelementptr ) [ 00001100000000000000]
axi_elt_dma_buffer_V_load_1                                                                                                (load          ) [ 00001010000000000000]
specpipeline_ln71                                                                                                          (specpipeline  ) [ 00000000000000000000]
specloopname_ln71                                                                                                          (specloopname  ) [ 00000000000000000000]
write_ln21                                                                                                                 (write         ) [ 00000000000000000000]
br_ln69                                                                                                                    (br            ) [ 00011110000000000000]
MM_video_out_addr_3_wr_resp                                                                                                (writeresp     ) [ 00000000000000000000]
br_ln0                                                                                                                     (br            ) [ 00000000000000000000]
MM_video_out_addr_2_wr_resp                                                                                                (writeresp     ) [ 00000000000000000000]
br_ln0                                                                                                                     (br            ) [ 00000000000000000000]
ret_ln21                                                                                                                   (ret           ) [ 00000000000000000000]
sext_ln332                                                                                                                 (sext          ) [ 00000000000000000000]
MM_video_out_addr                                                                                                          (getelementptr ) [ 00000000000101111111]
burst_size_cast                                                                                                            (zext          ) [ 00000000000000000000]
MM_video_out_addr_2_wr_req                                                                                                 (writereq      ) [ 00000000000000000000]
br_ln63                                                                                                                    (br            ) [ 00000000000011110000]
phi_ln332                                                                                                                  (phi           ) [ 00000000000001000000]
add_ln63                                                                                                                   (add           ) [ 00000000000011110000]
zext_ln63                                                                                                                  (zext          ) [ 00000000000000000000]
icmp_ln63                                                                                                                  (icmp          ) [ 00000000000001110000]
br_ln63                                                                                                                    (br            ) [ 00000000000000000000]
trunc_ln65                                                                                                                 (trunc         ) [ 00000000000000000000]
zext_ln65                                                                                                                  (zext          ) [ 00000000000000000000]
axi_elt_dma_buffer_V_addr                                                                                                  (getelementptr ) [ 00000000000001100000]
axi_elt_dma_buffer_V_load                                                                                                  (load          ) [ 00000000000001010000]
specpipeline_ln65                                                                                                          (specpipeline  ) [ 00000000000000000000]
specloopname_ln65                                                                                                          (specloopname  ) [ 00000000000000000000]
write_ln21                                                                                                                 (write         ) [ 00000000000000000000]
br_ln63                                                                                                                    (br            ) [ 00000000000011110000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MM_video_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_video_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ddr_buffer_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_buffer_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_h">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_w">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_Y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_Y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="axi_elt_dma_buffer_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_elt_dma_buffer_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i21.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="ddr_buffer_out_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_buffer_out_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="21" slack="0"/>
<pin id="99" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="image_h_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="21" slack="0"/>
<pin id="105" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="image_w_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="invert_Y_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invert_Y_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_writeresp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="31" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="MM_video_out_addr_3_wr_req/3 MM_video_out_addr_3_wr_resp/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln21_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="3"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="1" slack="0"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_writeresp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="31" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="MM_video_out_addr_2_wr_req/12 MM_video_out_addr_2_wr_resp/16 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln21_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="3"/>
<pin id="144" dir="0" index="2" bw="32" slack="1"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/15 "/>
</bind>
</comp>

<comp id="150" class="1004" name="axi_elt_dma_buffer_V_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="axi_elt_dma_buffer_V_addr_1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_elt_dma_buffer_V_load_1/4 axi_elt_dma_buffer_V_load/13 "/>
</bind>
</comp>

<comp id="163" class="1004" name="axi_elt_dma_buffer_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="axi_elt_dma_buffer_V_addr/13 "/>
</bind>
</comp>

<comp id="171" class="1005" name="phi_ln332_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="30" slack="1"/>
<pin id="173" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln332_1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_ln332_1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="30" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln332_1/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="phi_ln332_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="1"/>
<pin id="184" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln332 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="phi_ln332_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="30" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln332/13 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_elt_dma_buffer_V_load_1 axi_elt_dma_buffer_V_load "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln60_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln60_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="30" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln60_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="30" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_2/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln60_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="30" slack="1"/>
<pin id="235" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln60_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="30" slack="0"/>
<pin id="239" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln60_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="30" slack="1"/>
<pin id="244" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="burst_size_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="31" slack="0"/>
<pin id="248" dir="0" index="2" bw="31" slack="0"/>
<pin id="249" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="burst_size/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln332_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="21" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln332_4/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln332_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln332_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="30" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln332_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub2_i_i_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="21" slack="1"/>
<pin id="276" dir="0" index="1" bw="21" slack="1"/>
<pin id="277" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub2_i_i_i/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sub1_i_i_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="0"/>
<pin id="280" dir="0" index="1" bw="21" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub1_i_i_i/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln332_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="30" slack="0"/>
<pin id="288" dir="0" index="1" bw="10" slack="0"/>
<pin id="289" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln332_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="30" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln332_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln332_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln332_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="30" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln332_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln332_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="30" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="MM_video_out_addr_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MM_video_out_addr_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="burst_size_cast23_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="burst_size_cast23/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln69_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="30" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln69_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="30" slack="0"/>
<pin id="337" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln69_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="0" index="1" bw="31" slack="2"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln71_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="30" slack="0"/>
<pin id="346" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln71_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln332_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="30" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="MM_video_out_addr_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MM_video_out_addr/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="burst_size_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="burst_size_cast/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln63_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="30" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln63_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="30" slack="0"/>
<pin id="375" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln63_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="31" slack="2"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln65_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="30" slack="0"/>
<pin id="384" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/13 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln65_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/13 "/>
</bind>
</comp>

<comp id="391" class="1005" name="ddr_buffer_out_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ddr_buffer_out_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="21" slack="1"/>
<pin id="399" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="image_h_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="21" slack="1"/>
<pin id="405" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="image_h_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="invert_Y_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="invert_Y_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="417" class="1005" name="trunc_ln60_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="30" slack="1"/>
<pin id="419" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln60_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="30" slack="1"/>
<pin id="424" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="burst_size_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="1"/>
<pin id="429" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="burst_size "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln332_3_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="30" slack="1"/>
<pin id="437" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln332_3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln332_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="30" slack="1"/>
<pin id="442" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln332_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="MM_video_out_addr_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MM_video_out_addr_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln69_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="30" slack="0"/>
<pin id="453" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="456" class="1005" name="icmp_ln69_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="460" class="1005" name="axi_elt_dma_buffer_V_addr_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="1"/>
<pin id="462" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="axi_elt_dma_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="MM_video_out_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2"/>
<pin id="467" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MM_video_out_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="add_ln63_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="30" slack="0"/>
<pin id="473" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln63_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="480" class="1005" name="axi_elt_dma_buffer_V_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="1"/>
<pin id="482" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="axi_elt_dma_buffer_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="134"><net_src comp="86" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="82" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="157" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="108" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="108" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="108" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="250"><net_src comp="236" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="300" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="318" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="333"><net_src comp="175" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="175" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="175" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="371"><net_src comp="186" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="186" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="186" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="394"><net_src comp="90" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="400"><net_src comp="96" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="406"><net_src comp="102" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="411"><net_src comp="114" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="199" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="420"><net_src comp="213" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="425"><net_src comp="223" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="430"><net_src comp="245" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="438"><net_src comp="264" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="443"><net_src comp="305" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="448"><net_src comp="318" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="454"><net_src comp="329" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="459"><net_src comp="339" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="150" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="468"><net_src comp="356" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="474"><net_src comp="367" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="479"><net_src comp="377" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="163" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MM_video_out | {3 6 7 8 9 10 11 12 15 16 17 18 19 }
	Port: axi_elt_dma_buffer_V | {}
 - Input state : 
	Port: DMAWriteMM : MM_video_out | {}
	Port: DMAWriteMM : ddr_buffer_out | {1 }
	Port: DMAWriteMM : DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0 | {1 }
	Port: DMAWriteMM : image_h | {1 }
	Port: DMAWriteMM : image_w | {1 }
	Port: DMAWriteMM : invert_Y | {1 }
	Port: DMAWriteMM : axi_elt_dma_buffer_V | {4 5 13 14 }
  - Chain level:
	State 1
		trunc_ln60_1 : 1
	State 2
		sub_ln60_1 : 1
		burst_size : 2
		add_ln332_2 : 1
		trunc_ln332_3 : 2
		sub1_i_i_i : 1
		add_ln332 : 2
		shl_ln332_3 : 3
		add_ln332_1 : 4
		trunc_ln332_2 : 5
	State 3
		MM_video_out_addr_1 : 1
		MM_video_out_addr_3_wr_req : 2
	State 4
		add_ln69 : 1
		zext_ln69 : 1
		icmp_ln69 : 2
		br_ln69 : 3
		trunc_ln71 : 1
		zext_ln71 : 2
		axi_elt_dma_buffer_V_addr_1 : 3
		axi_elt_dma_buffer_V_load_1 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		MM_video_out_addr : 1
		MM_video_out_addr_2_wr_req : 2
	State 13
		add_ln63 : 1
		zext_ln63 : 1
		icmp_ln63 : 2
		br_ln63 : 3
		trunc_ln65 : 1
		zext_ln65 : 2
		axi_elt_dma_buffer_V_addr : 3
		axi_elt_dma_buffer_V_load : 4
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                                            Functional Unit                                                            |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                           add_ln332_2_fu_259                                                          |    0    |    39   |
|          |                                                            add_ln332_fu_286                                                           |    0    |    37   |
|    add   |                                                           add_ln332_1_fu_300                                                          |    0    |    39   |
|          |                                                            add_ln69_fu_329                                                            |    0    |    37   |
|          |                                                            add_ln63_fu_367                                                            |    0    |    37   |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                            sub_ln60_fu_207                                                            |    0    |    39   |
|    sub   |                                                           sub_ln60_1_fu_236                                                           |    0    |    37   |
|          |                                                           sub2_i_i_i_fu_274                                                           |    0    |    28   |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                                            icmp_ln69_fu_339                                                           |    0    |    17   |
|          |                                                            icmp_ln63_fu_377                                                           |    0    |    17   |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|  select  |                                                           burst_size_fu_245                                                           |    0    |    31   |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                     ddr_buffer_out_read_read_fu_90                                                    |    0    |    0    |
|          | DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_read_fu_96 |    0    |    0    |
|   read   |                                                        image_h_read_read_fu_102                                                       |    0    |    0    |
|          |                                                        image_w_read_read_fu_108                                                       |    0    |    0    |
|          |                                                       invert_Y_read_read_fu_114                                                       |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| writeresp|                                                          grp_writeresp_fu_120                                                         |    0    |    0    |
|          |                                                          grp_writeresp_fu_135                                                         |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   write  |                                                        write_ln21_write_fu_126                                                        |    0    |    0    |
|          |                                                        write_ln21_write_fu_141                                                        |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| bitselect|                                                               tmp_fu_199                                                              |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                          trunc_ln60_1_fu_213                                                          |    0    |    0    |
|partselect|                                                          trunc_ln60_2_fu_223                                                          |    0    |    0    |
|          |                                                          trunc_ln332_3_fu_264                                                         |    0    |    0    |
|          |                                                          trunc_ln332_2_fu_305                                                         |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                            zext_ln60_fu_233                                                           |    0    |    0    |
|          |                                                           zext_ln60_1_fu_242                                                          |    0    |    0    |
|          |                                                        burst_size_cast23_fu_325                                                       |    0    |    0    |
|   zext   |                                                            zext_ln69_fu_335                                                           |    0    |    0    |
|          |                                                            zext_ln71_fu_348                                                           |    0    |    0    |
|          |                                                         burst_size_cast_fu_363                                                        |    0    |    0    |
|          |                                                            zext_ln63_fu_373                                                           |    0    |    0    |
|          |                                                            zext_ln65_fu_386                                                           |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                           shl_ln332_4_fu_252                                                          |    0    |    0    |
|bitconcatenate|                                                           sub1_i_i_i_fu_278                                                           |    0    |    0    |
|          |                                                           shl_ln332_3_fu_292                                                          |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   sext   |                                                          sext_ln332_1_fu_315                                                          |    0    |    0    |
|          |                                                           sext_ln332_fu_353                                                           |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   trunc  |                                                           trunc_ln71_fu_344                                                           |    0    |    0    |
|          |                                                           trunc_ln65_fu_382                                                           |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                                                                       |    0    |   358   |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                                  |   FF   |
+----------------------------------------------------------------------------------------------------------------------------------+--------+
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397|   21   |
|                                                    MM_video_out_addr_1_reg_445                                                   |   32   |
|                                                     MM_video_out_addr_reg_465                                                    |   32   |
|                                                         add_ln63_reg_471                                                         |   30   |
|                                                         add_ln69_reg_451                                                         |   30   |
|                                                axi_elt_dma_buffer_V_addr_1_reg_460                                               |    9   |
|                                                 axi_elt_dma_buffer_V_addr_reg_480                                                |    9   |
|                                                        burst_size_reg_427                                                        |   31   |
|                                                    ddr_buffer_out_read_reg_391                                                   |   32   |
|                                                         icmp_ln63_reg_476                                                        |    1   |
|                                                         icmp_ln69_reg_456                                                        |    1   |
|                                                       image_h_read_reg_403                                                       |   21   |
|                                                       invert_Y_read_reg_408                                                      |    1   |
|                                                        phi_ln332_1_reg_171                                                       |   30   |
|                                                         phi_ln332_reg_182                                                        |   30   |
|                                                              reg_193                                                             |   32   |
|                                                            tmp_reg_412                                                           |    1   |
|                                                       trunc_ln332_2_reg_440                                                      |   30   |
|                                                       trunc_ln332_3_reg_435                                                      |   30   |
|                                                       trunc_ln60_1_reg_417                                                       |   30   |
|                                                       trunc_ln60_2_reg_422                                                       |   30   |
+----------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                               Total                                                              |   463  |
+----------------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_120 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_135 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_135 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_157  |  p0  |   4  |   9  |   36   ||    20   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   168  ||  8.1786 ||    38   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   358  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   38   |
|  Register |    -   |   463  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   463  |   396  |
+-----------+--------+--------+--------+
