Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/tools/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_udp_stack_top_behav xil_defaultlib.tb_udp_stack_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'recv_src_mac_addr' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'rcvd_src_mac_addr' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:133]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'recv_type' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:217]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
