Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Sun Sep  4 15:33:53 2022
| Host             : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.164        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.004        |
| Device Static (W)        | 0.160        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.0         |
| Junction Temperature (C) | 50.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.126 |        7 |       --- |             --- |
| Slice Logic              |     0.034 |    54931 |       --- |             --- |
|   LUT as Logic           |     0.028 |    16680 |     53200 |           31.35 |
|   Register               |     0.003 |    24854 |    106400 |           23.36 |
|   CARRY4                 |     0.001 |      682 |     13300 |            5.13 |
|   LUT as Distributed RAM |     0.001 |     3060 |     17400 |           17.59 |
|   LUT as Shift Register  |    <0.001 |      848 |     17400 |            4.87 |
|   F7/F8 Muxes            |    <0.001 |      394 |     53200 |            0.74 |
|   Others                 |     0.000 |     2422 |       --- |             --- |
| Signals                  |     0.066 |    40084 |       --- |             --- |
| Block RAM                |     0.023 |       19 |       140 |           13.57 |
| MMCM                     |     0.117 |        1 |         4 |           25.00 |
| DSPs                     |     0.071 |       55 |       220 |           25.00 |
| I/O                      |     0.024 |       23 |       200 |           11.50 |
| PS7                      |     1.545 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     2.164 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.339 |       0.319 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.083 |       0.066 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.771 |       0.735 |      0.036 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             5.6 |
| clk_fpga_2                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            10.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            40.0 |
| hdmio_clk                     | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             6.7 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     2.004 |
|   design_1_i             |     2.004 |
|     axi_dma_0            |     0.010 |
|       U0                 |     0.010 |
|     axi_vdma_0           |     0.007 |
|       U0                 |     0.007 |
|     clk_wiz_0            |     0.117 |
|       inst               |     0.117 |
|     processing_system7_0 |     1.547 |
|       inst               |     1.547 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.003 |
|       xbar               |     0.001 |
|     rgb_to_yuv422        |     0.213 |
|       U0                 |     0.213 |
|     smartconnect_0       |     0.006 |
|       inst               |     0.006 |
|     smartconnect_1       |     0.022 |
|       inst               |     0.022 |
|     sobel_v1_0_0         |     0.022 |
|       U0                 |     0.022 |
|     v_axi4s_vid_out_0    |     0.007 |
|       inst               |     0.007 |
|     v_tc_0               |     0.022 |
|       U0                 |     0.022 |
|     zed_hdmi_iic_0       |     0.001 |
|       U0                 |     0.001 |
|     zed_hdmi_out_0       |     0.024 |
|       U0                 |     0.024 |
+--------------------------+-----------+


