
---------- Begin Simulation Statistics ----------
final_tick                                68255277000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701148                       # Number of bytes of host memory used
host_op_rate                                   349716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.69                       # Real time elapsed on the host
host_tick_rate                              218285574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068255                       # Number of seconds simulated
sim_ticks                                 68255277000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.987048                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9097512                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9998689                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15866813                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              225                       # Number of indirect misses.
system.cpu.branchPred.lookups                21099425                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1470697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.365106                       # CPI: cycles per instruction
system.cpu.discardedOps                        563724                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           51423982                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18818098                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10407524                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12554412                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.732544                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        136510554                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       123956142                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       604309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1211453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            796                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7719                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10903                       # Transaction distribution
system.membus.trans_dist::CleanEvict              425                       # Transaction distribution
system.membus.trans_dist::ReadExReq             69939                       # Transaction distribution
system.membus.trans_dist::ReadExResp            69939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7719                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       166644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 166644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2833952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2833952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77658                       # Request fanout histogram
system.membus.respLayer1.occupancy          257400750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           134140500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            537206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       514928                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69949                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        515739                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21468                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1546405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       272203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1818608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     32981312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5651104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38632416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12124                       # Total snoops (count)
system.tol2bus.snoopTraffic                    348896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           619280                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001481                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 618370     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    903      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             619280                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          905780500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          91419994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         515738499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               514671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14820                       # number of demand (read+write) hits
system.l2.demand_hits::total                   529491                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              514671                       # number of overall hits
system.l2.overall_hits::.cpu.data               14820                       # number of overall hits
system.l2.overall_hits::total                  529491                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              76597                       # number of demand (read+write) misses
system.l2.demand_misses::total                  77665                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1068                       # number of overall misses
system.l2.overall_misses::.cpu.data             76597                       # number of overall misses
system.l2.overall_misses::total                 77665                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     79747500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5872020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5951767500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     79747500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5872020000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5951767500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           515739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91417                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               607156                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          515739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91417                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              607156                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.837886                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127916                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.837886                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127916                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74669.943820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76661.226941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76633.844074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74669.943820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76661.226941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76633.844074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10903                       # number of writebacks
system.l2.writebacks::total                     10903                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         76591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             77658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        76591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77658                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     69008000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5105693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5174701000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69008000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5105693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5174701000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.837820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127905                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.837820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64674.789128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66661.787939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66634.487110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64674.789128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66661.787939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66634.487110                       # average overall mshr miss latency
system.l2.replacements                          12124                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85180                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85180                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       514919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           514919                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       514919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       514919                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           69939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5345795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5345795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         69949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76435.114886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76435.114886                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        69939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4646405500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4646405500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66435.114886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66435.114886                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         514671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             514671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     79747500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79747500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       515739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         515739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74669.943820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74669.943820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69008000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69008000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64674.789128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64674.789128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    526224500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    526224500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.310136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.310136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79036.422349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79036.422349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    459287500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    459287500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.309857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.309857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69045.024053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69045.024053                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51405.798040                       # Cycle average of tags in use
system.l2.tags.total_refs                     1211344                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     77660                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.598043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.669448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       782.626044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     50622.502548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.772438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.784390                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59088                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9768468                       # Number of tag accesses
system.l2.tags.data_accesses                  9768468                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2450912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2485056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       348896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          348896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           76591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               77658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            500240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          35908022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36408262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       500240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           500240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5111634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5111634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5111634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           500240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         35908022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41519896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     76590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012806140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              183630                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       77658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10903                       # Number of write requests accepted
system.mem_ctrls.readBursts                     77658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              408                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    525699500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  388285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1981768250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6769.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25519.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63669                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6099                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 77658                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                10903                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.353067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.137312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.770528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1801     12.03%     12.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1661     11.10%     23.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7445     49.75%     72.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          574      3.84%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1981     13.24%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           84      0.56%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          292      1.95%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          879      5.87%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          249      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     197.536896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.985484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2938.315584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          391     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.010178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.100500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              389     98.98%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4970048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  452992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2485056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               348896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        72.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68255041000                       # Total gap between requests
system.mem_ctrls.avgGap                     770712.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2450880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       226496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 500239.710403636622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 35907553.345655605197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3318366.138928716071                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        76591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25382250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1956386000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 791969908750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23788.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25543.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72637797.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             50629740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             26906550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           270848760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           15900120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5387934240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16812249180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12052343040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        34616811630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.166818                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31179994000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2279160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34796123000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             56234640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             29889420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283622220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           21047040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5387934240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16966576680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11922383040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34667687280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.912191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30840117000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2279160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35136000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34902463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34902463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34902463                       # number of overall hits
system.cpu.icache.overall_hits::total        34902463                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       515739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         515739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       515739                       # number of overall misses
system.cpu.icache.overall_misses::total        515739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6773164500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6773164500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6773164500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6773164500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     35418202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35418202                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35418202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35418202                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014561                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014561                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014561                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014561                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13132.930610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13132.930610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13132.930610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13132.930610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       514928                       # number of writebacks
system.cpu.icache.writebacks::total            514928                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       515739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       515739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       515739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       515739                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6257426500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6257426500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6257426500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6257426500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014561                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014561                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014561                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014561                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12132.932549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12132.932549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12132.932549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12132.932549                       # average overall mshr miss latency
system.cpu.icache.replacements                 514928                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34902463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34902463                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       515739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        515739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6773164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6773164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35418202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35418202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13132.930610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13132.930610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       515739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       515739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6257426500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6257426500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12132.932549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12132.932549                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           806.465419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35418201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            515738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.674794                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   806.465419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.787564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.787564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          810                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          800                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71352142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71352142                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36084056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36084056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36130092                       # number of overall hits
system.cpu.dcache.overall_hits::total        36130092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       108021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108059                       # number of overall misses
system.cpu.dcache.overall_misses::total        108059                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7250338500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7250338500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7250338500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7250338500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36192077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36192077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36238151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36238151                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002982                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67119.712834                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67119.712834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67096.109533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67096.109533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85180                       # number of writebacks
system.cpu.dcache.writebacks::total             85180                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91417                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6163624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6163624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6164849500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6164849500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67443.828032                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67443.828032                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67436.576348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67436.576348                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21867922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21867922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    736645500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    736645500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21889433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21889433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34245.060667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34245.060667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    712786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    712786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33245.615672                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33245.615672                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14216134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14216134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        86510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6513693000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6513693000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75294.104728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75294.104728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        69949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5450838000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5450838000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77925.888862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77925.888862                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46036                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46036                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000825                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000825                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1225500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1225500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000608                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000608                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43767.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43767.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.238235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36393045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            398.099314                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.238235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72910791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72910791                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  68255277000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
