

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                           80 # ROP queue latency (default 85)
-dram_latency                          67 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 400.0:800.0:400.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 313c8f2ccef4c2e06f05c5f31f263cae  /tmp/tmp.qNgTlWqCPX/stencil__SIZE1_1
1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.qNgTlWqCPX/stencil__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.qNgTlWqCPX/stencil__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.qNgTlWqCPX/stencil__SIZE1_1 > _cuobjdump_complete_output_IN7qyx"
Parsing file _cuobjdump_complete_output_IN7qyx
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/stencil/stencil.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/stencil/stencil.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_r7lxWG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oltEkQ
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' transfer to GPU hardware scheduler
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1286988
gpu_sim_insn = 914451016
gpu_ipc =     710.5358
gpu_tot_sim_cycle = 1286988
gpu_tot_sim_insn = 914451016
gpu_tot_ipc =     710.5358
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7443
gpu_stall_icnt2sh    = 801544
gpu_total_sim_rate=550542
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85472, Miss = 83931 (0.982), PendingHit = 424 (0.00496)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87782, Miss = 86298 (0.983), PendingHit = 522 (0.00595)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87472, Miss = 85877 (0.982), PendingHit = 379 (0.00433)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85736, Miss = 84487 (0.985), PendingHit = 276 (0.00322)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87488, Miss = 85840 (0.981), PendingHit = 462 (0.00528)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85968, Miss = 84308 (0.981), PendingHit = 462 (0.00537)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85984, Miss = 83775 (0.974), PendingHit = 662 (0.0077)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87302, Miss = 86096 (0.986), PendingHit = 511 (0.00585)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 89534, Miss = 87809 (0.981), PendingHit = 306 (0.00342)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87720, Miss = 86244 (0.983), PendingHit = 291 (0.00332)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86464, Miss = 86232 (0.997), PendingHit = 16 (0.000185)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 88062, Miss = 87469 (0.993), PendingHit = 71 (0.000806)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86216, Miss = 84640 (0.982), PendingHit = 511 (0.00593)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87736, Miss = 86971 (0.991), PendingHit = 166 (0.00189)
total_dl1_misses=1199977
total_dl1_accesses=1218936
total_dl1_miss_rate= 0.984446
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 
distro:
8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 
gpgpu_n_tot_thrd_icount = 1013502976
gpgpu_n_tot_w_icount = 31671968
gpgpu_n_icache_hits = 17291998
gpgpu_n_icache_misses = 18951
gpgpu_n_l1dcache_read_hits = 13900
gpgpu_n_l1dcache_read_misses = 1205036
gpgpu_n_l1dcache_write_accesses = 505920
gpgpu_n_l1dcache_wirte_misses = 505920
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2764920
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 151170
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1199977
gpgpu_n_mem_write_global = 505920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 50502752
gpgpu_n_store_insn = 32252400
gpgpu_n_shmem_insn = 210373968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 149094960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 151170
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1038793	W0_Idle:88675	W0_Scoreboard:2677528	W1:1770720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2782064	W32:27119184
maxmrqlatency = 345 
maxdqlatency = 0 
maxmflatency = 666 
averagemflatency = 150 
max_icnt2mem_latency = 275 
max_icnt2sh_latency = 1286987 
mrq_lat_table:924453 	44367 	65749 	254891 	230554 	97763 	14766 	786 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	568239 	1131215 	6421 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1888 	969880 	707725 	27666 	575 	504 	430 	255 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	517399 	556687 	125229 	676 	0 	0 	0 	0 	0 	0 	0 	1192 	3351 	6822 	13559 	27119 	53590 	107136 	214302 	78849 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	3 	2565 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        62        64        64        64        60        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        62        62        58        64        64        64        64        64        64 
dram[2]:        64        64        64        64        62        64        64        62        60        58        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        62        62        60        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        62        64        62        58        54        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      4429      3521      3646      4129      4124      4657      6970      6949      7007      3844      3851      5322      3668      3526      4861      3507 
dram[1]:      4434      4269      4054      4325      4104      4118      6983      6955      7018      3844      3850      5340      4595      3387      3509      4281 
dram[2]:      4698      3516      4162      4138      4116      4668      6891      6990      6905      3902      4193      5385      4547      3377      3681      4034 
dram[3]:      3473      3667      3779      4556      4128      4740      6905      6921      6925      3842      3820      5195      4355      3396      3531      3439 
dram[4]:      4443      3639      4097      4188      4185      4322      6948      6935      7063      3854      3838      5213      4595      3369      3517      3632 
average row accesses per activate:
dram[0]:  2.394088  2.420052  2.378243  2.470502  2.406930  2.416735  2.482653  2.508778  2.360981  2.475692  2.421121  2.392612  2.461492  2.447875  2.393833  2.471108 
dram[1]:  2.453258  2.504421  2.483840  2.544397  2.472868  2.431405  2.564337  2.563283  2.354603  2.537660  2.510370  2.426000  2.508783  2.490913  2.417711  2.530331 
dram[2]:  2.467562  2.443041  2.558264  2.494171  2.531385  2.492679  2.611449  2.492426  2.415958  2.538259  2.535932  2.384118  2.586724  2.465816  2.491656  2.495600 
dram[3]:  2.426222  2.459687  2.421836  2.466030  2.452029  2.383183  2.463316  2.484812  2.406346  2.503391  2.438601  2.342588  2.506012  2.448727  2.363994  2.476357 
dram[4]:  2.532246  2.452358  2.557324  2.559657  2.565289  2.438538  2.591430  2.540045  2.463859  2.528887  2.561730  2.475141  2.606549  2.451828  2.451903  2.522635 
average row locality = 1633344/660258 = 2.473797
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14203     14036     14105     13962     14224     14170     13915     13955     14273     13867     14151     14163     14229     14084     14128     14057 
dram[1]:     14155     14060     14029     14081     14080     14134     13884     14119     14255     13941     13966     14253     14017     14192     14081     14222 
dram[2]:     14099     14166     14125     14061     14110     14094     13946     14067     14132     13961     14064     14288     14052     14118     14086     14103 
dram[3]:     14044     14104     14005     14159     14033     14269     13881     14196     14065     14026     13987     14303     13926     14216     14064     14213 
dram[4]:     14027     14254     14074     14052     13958     14216     13898     14152     14082     14124     14008     14292     13929     14220     14049     14135 
total reads: 1127424
bank skew: 14303/13867 = 1.03
chip skew: 225522/225469 = 1.00
number of total write accesses:
dram[0]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6248      6368      6368      6290      6368      6368      6342 
dram[1]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6274      6368      6368      6264      6368      6368      6342 
dram[2]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6274      6368      6368      6290      6368      6368      6316 
dram[3]:      6312      6336      6336      6240      6336      6336      6264      6336      6336      6274      6368      6368      6290      6368      6368      6316 
dram[4]:      6312      6336      6336      6264      6336      6336      6240      6336      6336      6274      6368      6368      6290      6368      6368      6316 
total reads: 505920
bank skew: 6368/6240 = 1.02
chip skew: 101184/101184 = 1.00
average mf latency per bank:
dram[0]:        157       158       157       157       157       157       157       158       156       157       157       157       156       158       158       158
dram[1]:        158       155       159       155       159       156       159       156       158       155       159       155       159       156       160       155
dram[2]:        156       157       157       157       157       157       157       158       156       156       157       156       156       158       158       158
dram[3]:        155       159       156       158       156       158       156       159       154       158       156       158       155       159       156       159
dram[4]:        157       157       157       157       157       157       157       157       156       156       157       156       157       157       158       157
maximum mf latency per bank:
dram[0]:        414       422       447       433       418       413       414       362       362       378       561       443       418       583       484       399
dram[1]:        435       386       425       394       432       456       459       363       505       436       479       554       518       510       666       426
dram[2]:        417       406       430       513       451       394       362       382       324       411       544       565       575       544       595       393
dram[3]:        437       462       426       484       437       374       324       382       373       373       547       441       543       633       478       439
dram[4]:        381       392       403       522       424       410       345       377       389       361       606       590       531       493       576       465

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895721 n_nop=1973483 n_act=134421 n_pre=134405 n_req=326706 n_rd=451044 n_write=202368 bw_util=0.4513
n_activity=2800081 dram_eff=0.4667
bk0: 28406a 2450913i bk1: 28072a 2433928i bk2: 28210a 2427479i bk3: 27924a 2428016i bk4: 28448a 2420248i bk5: 28340a 2416277i bk6: 27830a 2405058i bk7: 27910a 2404735i bk8: 28546a 2381845i bk9: 27734a 2383944i bk10: 28302a 2370302i bk11: 28326a 2347536i bk12: 28458a 2306847i bk13: 28168a 2223851i bk14: 28256a 1966851i bk15: 28114a 1129893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.14198
Cache L2_bank_001:
MSHR contents
MSHR: tag=0x87efc580, atomic=0 1 entries : 0x2adf44625680 :  mf: uid=22458268, sid11:w16, part=1, addr=0x87efc580, load , size=128, unknown  status = IN_PARTITION_DRAM (1286987), 

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895721 n_nop=1979595 n_act=131419 n_pre=131403 n_req=326653 n_rd=450936 n_write=202368 bw_util=0.4512
n_activity=2800255 dram_eff=0.4666
bk0: 28310a 2456306i bk1: 28120a 2434653i bk2: 28058a 2428068i bk3: 28162a 2432084i bk4: 28160a 2423410i bk5: 28268a 2420340i bk6: 27768a 2405662i bk7: 28238a 2406860i bk8: 28510a 2383675i bk9: 27882a 2384139i bk10: 27932a 2373671i bk11: 28506a 2354903i bk12: 28034a 2306638i bk13: 28384a 2224332i bk14: 28162a 1971954i bk15: 28442a 1153728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.16196
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895721 n_nop=1980971 n_act=130727 n_pre=130711 n_req=326656 n_rd=450944 n_write=202368 bw_util=0.4512
n_activity=2799454 dram_eff=0.4667
bk0: 28198a 2457657i bk1: 28332a 2440822i bk2: 28250a 2436381i bk3: 28122a 2431158i bk4: 28220a 2422059i bk5: 28188a 2423505i bk6: 27892a 2411086i bk7: 28134a 2407719i bk8: 28264a 2387141i bk9: 27922a 2381880i bk10: 28128a 2374876i bk11: 28576a 2354492i bk12: 28104a 2305933i bk13: 28236a 2225916i bk14: 28172a 1968906i bk15: 28206a 1159245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.12746
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895721 n_nop=1974529 n_act=133929 n_pre=133913 n_req=326675 n_rd=450982 n_write=202368 bw_util=0.4513
n_activity=2802021 dram_eff=0.4663
bk0: 28088a 2452565i bk1: 28208a 2434435i bk2: 28010a 2431722i bk3: 28318a 2426978i bk4: 28066a 2420925i bk5: 28538a 2413080i bk6: 27762a 2407212i bk7: 28392a 2404222i bk8: 28130a 2383006i bk9: 28052a 2382285i bk10: 27974a 2373617i bk11: 28606a 2351344i bk12: 27852a 2307190i bk13: 28432a 2224045i bk14: 28128a 1967242i bk15: 28426a 1132031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.13364
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2895721 n_nop=1982901 n_act=129764 n_pre=129748 n_req=326654 n_rd=450940 n_write=202368 bw_util=0.4512
n_activity=2799267 dram_eff=0.4668
bk0: 28054a 2458098i bk1: 28508a 2438938i bk2: 28148a 2433963i bk3: 28104a 2432529i bk4: 27916a 2420276i bk5: 28432a 2419918i bk6: 27796a 2409295i bk7: 28304a 2415127i bk8: 28164a 2390633i bk9: 28248a 2386851i bk10: 28016a 2374025i bk11: 28584a 2351945i bk12: 27858a 2309953i bk13: 28440a 2227450i bk14: 28098a 1974101i bk15: 28270a 1163968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.14928
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 342311, Miss = 225522 (0.659), PendingHit = 3050 (0.00891)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341458, Miss = 225469 (0.66), PendingHit = 2988 (0.00875)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 342266, Miss = 225472 (0.659), PendingHit = 3004 (0.00878)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341425, Miss = 225491 (0.66), PendingHit = 3047 (0.00892)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341468, Miss = 225470 (0.66), PendingHit = 2996 (0.00877)
L2 Cache Total Miss Rate = 0.660

icnt_total_pkts_mem_to_simt=6520932
icnt_total_pkts_simt_to_mem=3732608

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 3.37872
% Accepted packets = 0 at node 0 (avg = 0.0630493)
lat(1) = 3.37872;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.290231 0.2899 0.290213 0.289887 0.289903 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 7.59665
% Accepted packets = 0 at node 14 (avg = 0.110148)
lat(2) = 7.59665;
thru(2,:) = [ 0.177341 0.182064 0.181192 0.178561 0.181388 0.177959 0.177093 0.18187 0.185104 0.182042 0.181865 0.18471 0.178663 0.183558 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.555235
% throughput change = 0.427596
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 3.37872 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0630493 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 803244 135986 43086 79141 364962 101940 34036 51237 25660 25114 12693 8441 5999 4822 3328 2423 1489 1233 852 641 428 357 254 196 137 131 81 62 58 37 37 26 19 23 22 13 18 14 16 12 9 8 8 9 8 7 10 5 6 3 7 4 11 8 8 7 10 7 16 8 11 3 7 2 11 4 4 3 6 1 8 1 2 2 9 3 10 3 5 2 8 4 9 3 8 3 3 2 4 4 4 1 3 1 2 3 4 1 8 5 9 2 4 1 6 3 7 2 3 4 3 3 8 0 8 3 6 1 6 4 6 0 4 2 3 1 4 0 3 0 4 2 4 1 3 2 3 1 4 3 2 1 4 1 4 0 3 1 3 0 0 2 2 2 0 1 2 0 3 0 5 2 2 0 6 2 3 2 3 0 6 0 3 0 2 0 1 0 1 1 0 0 1 0 1 0 2 0 3 0 1 0 0 0 2 0 1 1 0 2 0 0 2 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0 2 2 0 0 2 0 0 0 1 0 1 1 0 0 1 0 0 0 1 0 1 0 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 3 1 1 0 0 0 0 1 0 0 0 0 0 1 2 2 1 0 0 0 0 0 1 1 1 0 2 0 0 1 0 0 0 0 1 1 0 0 0 1 0 4 0 1 1 1 0 0 0 1 0 2 1 1 2 0 0 0 2 1 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 3 0 0 0 1 0 0 0 0 0 0 1 0 0 1 1 1 0 0 0 0 2 3 0 1 0 0 0 1 0 2 0 0 0 0 0 1 1 0 0 1 0 0 0 0 1 1 0 2 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 2 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1708928 samples)
traffic_manager/hop_stats_freq = [ 0 1708928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.59665 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.110148 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 176583 48609 26572 34247 463407 112625 73427 138348 189575 77585 59364 57480 50940 45637 27164 48164 18124 14695 11931 8955 9277 4053 3021 2429 1754 1908 788 580 473 350 328 160 95 68 59 59 22 20 11 6 14 7 0 1 4 7 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1708928 samples)
traffic_manager/hop_stats_freq = [ 0 1708928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 41 sec (1661 sec)
gpgpu_simulation_rate = 550542 (inst/sec)
gpgpu_simulation_rate = 774 (cycle/sec)

kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' transfer to GPU hardware scheduler
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1291999
gpu_sim_insn = 914451016
gpu_ipc =     707.7800
gpu_tot_sim_cycle = 2578987
gpu_tot_sim_insn = 1828902032
gpu_tot_ipc =     709.1552
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17250
gpu_stall_icnt2sh    = 1623089
gpu_total_sim_rate=550542
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173440, Miss = 170638 (0.984), PendingHit = 827 (0.00477)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173502, Miss = 170373 (0.982), PendingHit = 1009 (0.00582)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173968, Miss = 171632 (0.987), PendingHit = 692 (0.00398)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 171472, Miss = 169300 (0.987), PendingHit = 549 (0.0032)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 176278, Miss = 172820 (0.98), PendingHit = 1142 (0.00648)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 175750, Miss = 172662 (0.982), PendingHit = 1063 (0.00605)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 171456, Miss = 168158 (0.981), PendingHit = 1077 (0.00628)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173518, Miss = 171397 (0.988), PendingHit = 818 (0.00471)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 177084, Miss = 174573 (0.986), PendingHit = 544 (0.00307)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 174184, Miss = 172283 (0.989), PendingHit = 342 (0.00196)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 172432, Miss = 170661 (0.99), PendingHit = 624 (0.00362)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 176278, Miss = 174278 (0.989), PendingHit = 536 (0.00304)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 175534, Miss = 172926 (0.985), PendingHit = 929 (0.00529)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 172976, Miss = 170965 (0.988), PendingHit = 377 (0.00218)
total_dl1_misses=2402666
total_dl1_accesses=2437872
total_dl1_miss_rate= 0.985559
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 
distro:
8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 2731, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 2731, 
gpgpu_n_tot_thrd_icount = 2027005952
gpgpu_n_tot_w_icount = 63343936
gpgpu_n_icache_hits = 34583996
gpgpu_n_icache_misses = 33454
gpgpu_n_l1dcache_read_hits = 24677
gpgpu_n_l1dcache_read_misses = 2413195
gpgpu_n_l1dcache_write_accesses = 1011840
gpgpu_n_l1dcache_wirte_misses = 1011840
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 5530288
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 349802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2402666
gpgpu_n_mem_write_global = 1011840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 101005504
gpgpu_n_store_insn = 64504800
gpgpu_n_shmem_insn = 420747936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 298189920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 349802
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2115798	W0_Idle:153445	W0_Scoreboard:5272113	W1:3541440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5564128	W32:54238368
maxmrqlatency = 500 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 152 
max_icnt2mem_latency = 275 
max_icnt2sh_latency = 2578986 
mrq_lat_table:1775090 	82365 	128449 	525833 	496827 	231745 	41479 	3128 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1119005 	2275657 	19781 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:3710 	1941896 	1413385 	56007 	1567 	1678 	1727 	460 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1036371 	1114466 	250450 	1393 	0 	0 	0 	0 	0 	0 	0 	1192 	3351 	6822 	13559 	27119 	53590 	107136 	214302 	408937 	175832 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	5140 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        62        64        64        64        60        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        62        62        58        64        64        64        64        64        64 
dram[2]:        64        64        64        64        62        64        64        62        60        58        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        62        62        60        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        62        64        62        58        54        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6337      6786      6744      5273      7316      6586      6970      6949      7007      7183      7123      7440      6499      6539      6775      6862 
dram[1]:      6258      6670      6181      5823      6517      6637      6983      6955      7018      7220      7017      7472      6397      6722      6913      7313 
dram[2]:      6514      6765      6796      7248      7570      6280      6891      6990      6905      7114      7137      7470      6591      6639      7209      7097 
dram[3]:      6359      6874      6758      5703      7146      6600      6905      6921      6925      7141      7241      7375      6396      6798      7003      7138 
dram[4]:      6096      6793      6853      5639      6882      6558      6948      6935      7063      7238      7256      7526      6541      6652      6811      7580 
average row accesses per activate:
dram[0]:  2.243265  2.311342  2.219318  2.316605  2.304132  2.269717  2.301850  2.346711  2.225253  2.291943  2.288059  2.238699  2.285365  2.298318  2.258430  2.290596 
dram[1]:  2.301265  2.332482  2.290148  2.347844  2.341880  2.286372  2.366431  2.389334  2.246508  2.347401  2.334705  2.289085  2.326873  2.337985  2.298033  2.329537 
dram[2]:  2.313256  2.315234  2.317110  2.330762  2.357663  2.313625  2.405034  2.328595  2.274090  2.345628  2.365908  2.268542  2.361624  2.313056  2.357110  2.315949 
dram[3]:  2.275362  2.324370  2.239549  2.294012  2.326273  2.238676  2.306157  2.302204  2.251371  2.312897  2.287671  2.231029  2.320575  2.295562  2.248399  2.297573 
dram[4]:  2.349911  2.321937  2.343261  2.363615  2.400955  2.278294  2.371348  2.387459  2.297522  2.342438  2.378794  2.311599  2.390608  2.305497  2.331254  2.343746 
average row locality = 3285025/1421051 = 2.311687
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28616     28357     28562     27997     28701     28453     28026     28142     28849     27990     28552     28600     28544     28397     28521     28407 
dram[1]:     28492     28406     28395     28297     28428     28517     27964     28501     28666     28065     28158     28717     28191     28644     28493     28635 
dram[2]:     28528     28572     28573     28261     28448     28455     28081     28444     28580     28100     28380     28740     28206     28367     28438     28490 
dram[3]:     28257     28442     28385     28512     28296     28795     27922     28694     28384     28280     28211     28898     28001     28591     28340     28637 
dram[4]:     28265     28724     28364     28266     28053     28777     28025     28600     28495     28368     28285     28810     28013     28703     28364     28482 
total reads: 2273185
bank skew: 28898/27922 = 1.03
chip skew: 454714/454569 = 1.00
number of total write accesses:
dram[0]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12488     12704     12704     12556     12736     12736     12684 
dram[1]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12538     12704     12704     12506     12736     12736     12684 
dram[2]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12538     12704     12704     12558     12736     12736     12632 
dram[3]:     12654     12704     12704     12482     12672     12672     12528     12672     12672     12538     12704     12704     12558     12736     12736     12632 
dram[4]:     12654     12704     12704     12530     12672     12672     12480     12672     12672     12538     12704     12704     12558     12736     12736     12632 
total reads: 1011840
bank skew: 12736/12480 = 1.02
chip skew: 202368/202368 = 1.00
average mf latency per bank:
dram[0]:        157       158       158       158       158       158       158       159       157       158       158       158       157       159       159       159
dram[1]:        159       156       159       156       160       156       160       157       159       156       160       156       160       157       160       156
dram[2]:        157       157       157       158       158       158       158       158       157       157       158       158       158       159       159       158
dram[3]:        156       160       156       159       157       159       157       160       155       159       156       159       156       160       157       160
dram[4]:        158       157       158       158       159       158       159       158       157       157       158       158       158       158       159       158
maximum mf latency per bank:
dram[0]:        459       618       447       560       571       501       498       517       402       445       561       476       418       583       484       544
dram[1]:        443       641       441       466       532       520       492       498       505       436       479       554       518       510       666       426
dram[2]:        417       515       430       513       567       483       486       497       376       411       544       565       575       544       595       412
dram[3]:        441       494       485       484       703       420       428       465       404       409       547       448       543       633       584       457
dram[4]:        506       448       423       522       623       429       410       513       400       401       606       590       531       668       576       465

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5802717 n_nop=3912161 n_act=288204 n_pre=288188 n_req=657082 n_rd=909428 n_write=404736 bw_util=0.4529
n_activity=5622684 dram_eff=0.4675
bk0: 57232a 4827399i bk1: 56714a 4808740i bk2: 57124a 4827574i bk3: 55994a 4862788i bk4: 57402a 4854873i bk5: 56906a 4868604i bk6: 56052a 4860354i bk7: 56284a 4834161i bk8: 57698a 4793741i bk9: 55980a 4758862i bk10: 57104a 4707065i bk11: 57200a 4654355i bk12: 57088a 4527062i bk13: 56794a 4358354i bk14: 57042a 3845667i bk15: 56814a 2109986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.4367
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5802717 n_nop=3923079 n_act=282890 n_pre=282874 n_req=656937 n_rd=909138 n_write=404736 bw_util=0.4528
n_activity=5622999 dram_eff=0.4673
bk0: 56984a 4838059i bk1: 56812a 4808209i bk2: 56790a 4826965i bk3: 56594a 4869748i bk4: 56856a 4860381i bk5: 57034a 4879578i bk6: 55928a 4865333i bk7: 57002a 4838724i bk8: 57332a 4801363i bk9: 56130a 4767555i bk10: 56316a 4712260i bk11: 57434a 4664310i bk12: 56382a 4522832i bk13: 57288a 4360030i bk14: 56986a 3852846i bk15: 57270a 2149260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.45456
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5802717 n_nop=3924595 n_act=282038 n_pre=282022 n_req=657031 n_rd=909326 n_write=404736 bw_util=0.4529
n_activity=5620420 dram_eff=0.4676
bk0: 57056a 4836375i bk1: 57144a 4816732i bk2: 57146a 4840175i bk3: 56522a 4877268i bk4: 56896a 4858994i bk5: 56910a 4880060i bk6: 56162a 4872220i bk7: 56888a 4839867i bk8: 57160a 4808007i bk9: 56200a 4763713i bk10: 56760a 4717233i bk11: 57480a 4666368i bk12: 56412a 4524010i bk13: 56734a 4365017i bk14: 56876a 3849403i bk15: 56980a 2155629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.42219
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x83efc180, atomic=0 1 entries : 0x2adf442998b0 :  mf: uid=44959546, sid12:w04, part=3, addr=0x83efc180, load , size=128, unknown  status = IN_PARTITION_DRAM (2578986), 

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5802717 n_nop=3913371 n_act=287669 n_pre=287653 n_req=657013 n_rd=909288 n_write=404736 bw_util=0.4529
n_activity=5624384 dram_eff=0.4673
bk0: 56514a 4828619i bk1: 56884a 4807612i bk2: 56768a 4829866i bk3: 57024a 4863173i bk4: 56592a 4857644i bk5: 57590a 4866894i bk6: 55844a 4863590i bk7: 57388a 4834883i bk8: 56768a 4798253i bk9: 56560a 4762670i bk10: 56422a 4712986i bk11: 57796a 4662901i bk12: 56002a 4522713i bk13: 57182a 4361608i bk14: 56680a 3844055i bk15: 57274a 2108139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.41366
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5802717 n_nop=3928305 n_act=280252 n_pre=280236 n_req=656962 n_rd=909188 n_write=404736 bw_util=0.4529
n_activity=5621880 dram_eff=0.4674
bk0: 56530a 4842948i bk1: 57448a 4812443i bk2: 56728a 4836891i bk3: 56532a 4876192i bk4: 56106a 4857270i bk5: 57554a 4877656i bk6: 56050a 4870973i bk7: 57200a 4849382i bk8: 56990a 4811270i bk9: 56736a 4772119i bk10: 56570a 4716914i bk11: 57620a 4668034i bk12: 56026a 4533752i bk13: 57406a 4363665i bk14: 56728a 3859966i bk15: 56964a 2165738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.45608
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 685166, Miss = 454714 (0.664), PendingHit = 6193 (0.00904)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683410, Miss = 454569 (0.665), PendingHit = 6162 (0.00902)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 685077, Miss = 454663 (0.664), PendingHit = 6145 (0.00897)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683325, Miss = 454645 (0.665), PendingHit = 6229 (0.00912)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683457, Miss = 454594 (0.665), PendingHit = 6166 (0.00902)
L2 Cache Total Miss Rate = 0.665

icnt_total_pkts_mem_to_simt=13054787
icnt_total_pkts_simt_to_mem=7467795

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 3.46755
% Accepted packets = 0 at node 0 (avg = 0.0628482)
lat(3) = 3.46755;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.289316 0.288966 0.289299 0.288946 0.288981 0 0 0 0 ];
% latency change    = 1.19078
% throughput change = 0.752609
Traffic 1 Stat
%=================================
% Average latency = 7.57778
% Accepted packets = 0 at node 14 (avg = 0.109939)
lat(4) = 7.57778;
thru(4,:) = [ 0.182088 0.176751 0.180535 0.178439 0.182803 0.185503 0.177503 0.179272 0.182392 0.180758 0.177592 0.18233 0.185743 0.176879 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.542405
% throughput change = 0.428333
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 3.42314 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0629487 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 804601 136100 43027 79368 364114 101736 34055 51068 25545 24838 12765 8717 6151 5051 3324 2438 1536 1218 880 697 494 368 246 194 148 117 94 75 67 53 59 46 42 33 23 23 36 32 30 33 35 24 26 22 30 19 24 29 26 22 22 13 30 21 23 15 25 21 14 22 23 19 19 24 20 11 19 12 18 12 11 21 14 11 23 14 20 6 14 10 14 9 10 10 12 12 15 17 20 14 9 11 15 10 13 13 15 11 11 12 13 10 11 12 14 11 11 8 8 6 15 7 9 7 11 4 9 10 10 11 17 11 14 8 12 3 7 11 8 5 12 9 11 10 10 13 9 12 10 10 17 10 10 11 16 9 14 7 14 7 6 14 9 11 10 5 7 5 10 3 7 11 16 9 13 6 9 4 5 4 3 7 16 3 8 4 4 5 4 4 4 5 9 7 8 4 2 3 9 5 8 4 4 2 6 5 5 3 3 6 6 3 3 2 9 0 1 6 1 1 1 4 4 5 2 6 5 1 5 2 3 3 3 2 1 1 0 3 2 3 0 1 1 3 1 0 1 1 4 3 0 0 3 2 4 4 0 3 1 3 1 0 4 2 1 0 3 0 1 1 1 3 2 2 1 1 1 1 1 0 2 0 2 2 1 0 0 2 0 2 2 0 1 1 0 0 1 0 0 1 2 0 0 0 0 0 1 0 0 0 0 0 1 0 1 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 1 0 1 0 0 0 1 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (3420435 samples)
traffic_manager/hop_stats_freq = [ 0 3420435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.58721 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.110043 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 179704 49259 26338 33861 463436 113242 72756 136781 190921 77784 59240 58009 50467 45876 26804 48909 18294 14679 11872 8584 8738 4091 2974 2416 1847 1702 714 539 427 295 377 154 121 74 62 63 29 21 15 6 12 5 3 1 3 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (3420435 samples)
traffic_manager/hop_stats_freq = [ 0 3420435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 22 sec (3322 sec)
gpgpu_simulation_rate = 550542 (inst/sec)
gpgpu_simulation_rate = 776 (cycle/sec)
