\hypertarget{union__hw__mcg__c5}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c5 Union Reference}
\label{union__hw__mcg__c5}\index{\+\_\+hw\+\_\+mcg\+\_\+c5@{\+\_\+hw\+\_\+mcg\+\_\+c5}}


H\+W\+\_\+\+M\+C\+G\+\_\+\+C5 -\/ M\+CG Control 5 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcg.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c5\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__mcg__c5_a283ef3ff10eeb347c99052345b639866}{}\label{union__hw__mcg__c5_a283ef3ff10eeb347c99052345b639866}

\item 
struct \hyperlink{struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c5\+::\+\_\+hw\+\_\+mcg\+\_\+c5\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcg__c5_adb98c85bc1eb14ed3fa8d794fe0a8119}{}\label{union__hw__mcg__c5_adb98c85bc1eb14ed3fa8d794fe0a8119}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+G\+\_\+\+C5 -\/ M\+CG Control 5 Register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
