<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1704207107">
  <File Type="VDS-TIMINGSUMMARY" Name="ebit_z7010_top_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="ebit_z7010_top_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="ebit_z7010_top_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="ebit_z7010_top_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="ebit_z7010_top_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="ebit_z7010_top_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="ebit_z7010_top_wrapper_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="ebit_z7010_top_wrapper_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="ebit_z7010_top_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/ebit_z7010_top/ebit_z7010_top.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/ebit_z7010_top/hdl/ebit_z7010_top_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ebit_z7010_top_wrapper"/>
      <Option Name="TopLib" Val="xil_defaultlib"/>
      <Option Name="TopArchitecture" Val="STRUCTURE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/ebit_z7010_top.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/ebit_z7010_top.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bd_5d6e_bsip_0"/>
  <BlockFileSet Type="BlockSrcs" Name="position"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_10"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_11"/>
  <BlockFileSet Type="BlockSrcs" Name="axi_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_FOC_top_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_8"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="xadc_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_5d6e_axi_jtag_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_debug_bridge_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_LED_controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ebit_z7010_top_processing_system7_0_0"/>
</GenRun>
