// Seed: 3824402379
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    input supply1 id_16,
    output wire id_17,
    input tri id_18,
    input supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri id_22
);
  wire id_24;
  module_0(
      id_24, id_24, id_24, id_24
  );
endmodule
