design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/labwork2_src,labwork2_src,RUN_2025.05.02_17.16.36,flow completed,0h0m53s0ms,0h0m41s0ms,46222.22222222222,0.01,20800.0,-1,26.3509,522.43,178,0,0,0,0,0,0,0,0,0,0,0,18123,2266,0.0,-1,0.0,0.0,-1.13,0.0,-1,0.0,0.0,-3.67,-1,0.0,49.33,55.33,27.26,23.08,0.0,271,294,4,27,0,0,0,275,11,0,22,17,40,38,11,7,19,8,10,452,90,0,131,208,881,6761.484800000001,3.79e-05,9.58e-05,1.04e-06,4.76e-05,0.000122,1.52e-09,5.23e-05,0.000143,2.55e-09,2.26,11.129999999999999,89.84725965858043,10,1,45,25,25,0.3,1,10,0.75,0,sky130_fd_sc_hd,AREA 0
