library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 11
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5153_o : std_logic;
  signal n5154_o : std_logic;
  signal n5155_o : std_logic;
  signal n5156_o : std_logic;
  signal n5157_o : std_logic;
  signal n5158_o : std_logic;
  signal n5159_o : std_logic;
  signal n5160_o : std_logic;
  signal n5161_o : std_logic;
  signal n5162_o : std_logic_vector (2 downto 0);
begin
  o <= n5162_o;
  -- vhdl_source/peres.vhdl:13:17
  n5153_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5154_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5155_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5156_o <= n5154_o xor n5155_o;
  -- vhdl_source/peres.vhdl:15:17
  n5157_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5158_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5159_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5160_o <= n5158_o and n5159_o;
  -- vhdl_source/peres.vhdl:15:21
  n5161_o <= n5157_o xor n5160_o;
  n5162_o <= n5153_o & n5156_o & n5161_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4217 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4225 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4233 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4241 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic;
  signal n4248_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4249 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4257 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4265 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4273 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic;
  signal n4279_o : std_logic;
  signal n4280_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4281 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4289 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4297 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4300_o : std_logic;
  signal n4301_o : std_logic;
  signal n4302_o : std_logic;
  signal n4303_o : std_logic;
  signal n4304_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4305 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic;
  signal n4312_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4313 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4321 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4329 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4332_o : std_logic;
  signal n4333_o : std_logic;
  signal n4334_o : std_logic;
  signal n4335_o : std_logic;
  signal n4336_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4337 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic;
  signal n4343_o : std_logic;
  signal n4344_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n4345 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n4357 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4365 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4373 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4381 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4389 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4397 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4405 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4413 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4421 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4429 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4437 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4445 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4453 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic;
  signal n4459_o : std_logic;
  signal n4460_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4461 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4469 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic;
  signal n4476_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4477 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic_vector (1 downto 0);
  signal n4483_o : std_logic;
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic_vector (1 downto 0);
  signal n4487_o : std_logic;
  signal n4488_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4489 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic_vector (1 downto 0);
  signal n4498_o : std_logic;
  signal n4499_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4500 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic;
  signal n4507_o : std_logic;
  signal n4508_o : std_logic_vector (1 downto 0);
  signal n4509_o : std_logic;
  signal n4510_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4511 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic;
  signal n4519_o : std_logic_vector (1 downto 0);
  signal n4520_o : std_logic;
  signal n4521_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4522 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4525_o : std_logic;
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic_vector (1 downto 0);
  signal n4531_o : std_logic;
  signal n4532_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4533 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic_vector (1 downto 0);
  signal n4542_o : std_logic;
  signal n4543_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4544 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic;
  signal n4551_o : std_logic;
  signal n4552_o : std_logic_vector (1 downto 0);
  signal n4553_o : std_logic;
  signal n4554_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4555 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4558_o : std_logic;
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic_vector (1 downto 0);
  signal n4564_o : std_logic;
  signal n4565_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4566 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic_vector (1 downto 0);
  signal n4575_o : std_logic;
  signal n4576_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4577 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic;
  signal n4584_o : std_logic;
  signal n4585_o : std_logic_vector (1 downto 0);
  signal n4586_o : std_logic;
  signal n4587_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4588 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4591_o : std_logic;
  signal n4592_o : std_logic;
  signal n4593_o : std_logic;
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic_vector (1 downto 0);
  signal n4597_o : std_logic;
  signal n4598_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4599 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic_vector (1 downto 0);
  signal n4608_o : std_logic;
  signal n4609_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4610 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic;
  signal n4617_o : std_logic;
  signal n4618_o : std_logic_vector (1 downto 0);
  signal n4619_o : std_logic;
  signal n4620_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4621 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4624_o : std_logic;
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic_vector (1 downto 0);
  signal n4630_o : std_logic;
  signal n4631_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4632 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic;
  signal n4640_o : std_logic_vector (1 downto 0);
  signal n4641_o : std_logic;
  signal n4642_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4643 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic;
  signal n4651_o : std_logic_vector (1 downto 0);
  signal n4652_o : std_logic;
  signal n4653_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4654 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic_vector (1 downto 0);
  signal n4663_o : std_logic;
  signal n4664_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n4665 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic;
  signal n4671_o : std_logic;
  signal n4672_o : std_logic;
  signal n4673_o : std_logic;
  signal n4674_o : std_logic;
  signal n4675_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4676 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic_vector (1 downto 0);
  signal n4684_o : std_logic;
  signal n4685_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n4686 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic_vector (1 downto 0);
  signal n4695_o : std_logic;
  signal n4696_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4697 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4700_o : std_logic;
  signal n4701_o : std_logic;
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic_vector (1 downto 0);
  signal n4706_o : std_logic;
  signal n4707_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4708 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic_vector (1 downto 0);
  signal n4717_o : std_logic;
  signal n4718_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4719 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4722_o : std_logic;
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic;
  signal n4726_o : std_logic;
  signal n4727_o : std_logic_vector (1 downto 0);
  signal n4728_o : std_logic;
  signal n4729_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4730 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4733_o : std_logic;
  signal n4734_o : std_logic;
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic_vector (1 downto 0);
  signal n4739_o : std_logic;
  signal n4740_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4741 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4744_o : std_logic;
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic_vector (1 downto 0);
  signal n4750_o : std_logic;
  signal n4751_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4752 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4755_o : std_logic;
  signal n4756_o : std_logic;
  signal n4757_o : std_logic;
  signal n4758_o : std_logic;
  signal n4759_o : std_logic;
  signal n4760_o : std_logic_vector (1 downto 0);
  signal n4761_o : std_logic;
  signal n4762_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4763 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4766_o : std_logic;
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic_vector (1 downto 0);
  signal n4772_o : std_logic;
  signal n4773_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4774 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4777_o : std_logic;
  signal n4778_o : std_logic;
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic;
  signal n4782_o : std_logic_vector (1 downto 0);
  signal n4783_o : std_logic;
  signal n4784_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4785 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4788_o : std_logic;
  signal n4789_o : std_logic;
  signal n4790_o : std_logic;
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic_vector (1 downto 0);
  signal n4794_o : std_logic;
  signal n4795_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4796 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4799_o : std_logic;
  signal n4800_o : std_logic;
  signal n4801_o : std_logic;
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic_vector (1 downto 0);
  signal n4805_o : std_logic;
  signal n4806_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4807 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4810_o : std_logic;
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic;
  signal n4815_o : std_logic_vector (1 downto 0);
  signal n4816_o : std_logic;
  signal n4817_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4818 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4821_o : std_logic;
  signal n4822_o : std_logic;
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic_vector (1 downto 0);
  signal n4827_o : std_logic;
  signal n4828_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4829 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4832_o : std_logic;
  signal n4833_o : std_logic;
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic_vector (1 downto 0);
  signal n4838_o : std_logic;
  signal n4839_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4840 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic_vector (1 downto 0);
  signal n4849_o : std_logic;
  signal n4850_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4851 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4854_o : std_logic;
  signal n4855_o : std_logic;
  signal n4856_o : std_logic;
  signal n4857_o : std_logic;
  signal n4858_o : std_logic;
  signal n4859_o : std_logic_vector (1 downto 0);
  signal n4860_o : std_logic;
  signal n4861_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4862 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4865_o : std_logic;
  signal n4866_o : std_logic;
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic_vector (1 downto 0);
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4873 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4876_o : std_logic;
  signal n4877_o : std_logic;
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4881 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4884_o : std_logic;
  signal n4885_o : std_logic;
  signal n4886_o : std_logic;
  signal n4887_o : std_logic;
  signal n4888_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4889 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4892_o : std_logic;
  signal n4893_o : std_logic;
  signal n4894_o : std_logic;
  signal n4895_o : std_logic;
  signal n4896_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4897 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4900_o : std_logic;
  signal n4901_o : std_logic;
  signal n4902_o : std_logic;
  signal n4903_o : std_logic;
  signal n4904_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4905 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4908_o : std_logic;
  signal n4909_o : std_logic;
  signal n4910_o : std_logic;
  signal n4911_o : std_logic;
  signal n4912_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4913 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4916_o : std_logic;
  signal n4917_o : std_logic;
  signal n4918_o : std_logic;
  signal n4919_o : std_logic;
  signal n4920_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4921 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4924_o : std_logic;
  signal n4925_o : std_logic;
  signal n4926_o : std_logic;
  signal n4927_o : std_logic;
  signal n4928_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4929 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4932_o : std_logic;
  signal n4933_o : std_logic;
  signal n4934_o : std_logic;
  signal n4935_o : std_logic;
  signal n4936_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4937 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4940_o : std_logic;
  signal n4941_o : std_logic;
  signal n4942_o : std_logic;
  signal n4943_o : std_logic;
  signal n4944_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4945 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4948_o : std_logic;
  signal n4949_o : std_logic;
  signal n4950_o : std_logic;
  signal n4951_o : std_logic;
  signal n4952_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4953 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4956_o : std_logic;
  signal n4957_o : std_logic;
  signal n4958_o : std_logic;
  signal n4959_o : std_logic;
  signal n4960_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4961 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4964_o : std_logic;
  signal n4965_o : std_logic;
  signal n4966_o : std_logic;
  signal n4967_o : std_logic;
  signal n4968_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4969 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4972_o : std_logic;
  signal n4973_o : std_logic;
  signal n4974_o : std_logic;
  signal n4975_o : std_logic;
  signal n4976_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4977 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4980_o : std_logic;
  signal n4981_o : std_logic;
  signal n4982_o : std_logic;
  signal n4983_o : std_logic;
  signal n4984_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4985 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4988_o : std_logic;
  signal n4989_o : std_logic;
  signal n4990_o : std_logic;
  signal n4991_o : std_logic;
  signal n4992_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4993 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4996_o : std_logic;
  signal n4997_o : std_logic;
  signal n4998_o : std_logic;
  signal n4999_o : std_logic;
  signal n5000_o : std_logic;
  signal n5001_o : std_logic;
  signal n5002_o : std_logic;
  signal n5003_o : std_logic;
  signal n5004_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5005 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5008_o : std_logic;
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5013 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5016_o : std_logic;
  signal n5017_o : std_logic;
  signal n5018_o : std_logic;
  signal n5019_o : std_logic;
  signal n5020_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5021 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5024_o : std_logic;
  signal n5025_o : std_logic;
  signal n5026_o : std_logic;
  signal n5027_o : std_logic;
  signal n5028_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5029 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5032_o : std_logic;
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic;
  signal n5036_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5037 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5040_o : std_logic;
  signal n5041_o : std_logic;
  signal n5042_o : std_logic;
  signal n5043_o : std_logic;
  signal n5044_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5045 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5048_o : std_logic;
  signal n5049_o : std_logic;
  signal n5050_o : std_logic;
  signal n5051_o : std_logic;
  signal n5052_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5053 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5056_o : std_logic;
  signal n5057_o : std_logic;
  signal n5058_o : std_logic;
  signal n5059_o : std_logic;
  signal n5060_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5061 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5064_o : std_logic;
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic;
  signal n5068_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5069 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5072_o : std_logic;
  signal n5073_o : std_logic;
  signal n5074_o : std_logic;
  signal n5075_o : std_logic;
  signal n5076_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5077 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5080_o : std_logic;
  signal n5081_o : std_logic;
  signal n5082_o : std_logic;
  signal n5083_o : std_logic;
  signal n5084_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5085 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5088_o : std_logic;
  signal n5089_o : std_logic;
  signal n5090_o : std_logic;
  signal n5091_o : std_logic;
  signal n5092_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5093 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5096_o : std_logic;
  signal n5097_o : std_logic;
  signal n5098_o : std_logic;
  signal n5099_o : std_logic;
  signal n5100_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5101 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5104_o : std_logic;
  signal n5105_o : std_logic;
  signal n5106_o : std_logic;
  signal n5107_o : std_logic;
  signal n5108_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5109 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5112_o : std_logic;
  signal n5113_o : std_logic;
  signal n5114_o : std_logic;
  signal n5115_o : std_logic;
  signal n5116_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5117 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5120_o : std_logic;
  signal n5121_o : std_logic;
  signal n5122_o : std_logic;
  signal n5123_o : std_logic;
  signal n5124_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5125 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5128_o : std_logic;
  signal n5129_o : std_logic;
  signal n5130_o : std_logic;
  signal n5131_o : std_logic;
  signal n5132_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n5133 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5136_o : std_logic;
  signal n5137_o : std_logic;
  signal n5138_o : std_logic_vector (17 downto 0);
  signal n5139_o : std_logic_vector (17 downto 0);
  signal n5140_o : std_logic_vector (17 downto 0);
  signal n5141_o : std_logic_vector (17 downto 0);
  signal n5142_o : std_logic_vector (17 downto 0);
  signal n5143_o : std_logic_vector (17 downto 0);
  signal n5144_o : std_logic_vector (17 downto 0);
  signal n5145_o : std_logic_vector (17 downto 0);
  signal n5146_o : std_logic_vector (17 downto 0);
  signal n5147_o : std_logic_vector (17 downto 0);
  signal n5148_o : std_logic_vector (17 downto 0);
  signal n5149_o : std_logic_vector (17 downto 0);
  signal n5150_o : std_logic_vector (17 downto 0);
  signal n5151_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5138_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5139_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5140_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5141_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5142_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5143_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5144_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5145_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5146_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5147_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5148_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5149_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5150_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5151_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4214_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4215_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4216_o <= n4214_o & n4215_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4217 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4216_o,
    o => gen1_n1_cnot1_j_o);
  n4220_o <= gen1_n1_cnot1_j_n4217 (1);
  n4221_o <= gen1_n1_cnot1_j_n4217 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4222_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4223_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4224_o <= n4222_o & n4223_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4225 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4224_o,
    o => gen1_n2_cnot1_j_o);
  n4228_o <= gen1_n2_cnot1_j_n4225 (1);
  n4229_o <= gen1_n2_cnot1_j_n4225 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4230_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4231_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4232_o <= n4230_o & n4231_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4233 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4232_o,
    o => gen1_n3_cnot1_j_o);
  n4236_o <= gen1_n3_cnot1_j_n4233 (1);
  n4237_o <= gen1_n3_cnot1_j_n4233 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4238_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4239_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4240_o <= n4238_o & n4239_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4241 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4240_o,
    o => gen1_n4_cnot1_j_o);
  n4244_o <= gen1_n4_cnot1_j_n4241 (1);
  n4245_o <= gen1_n4_cnot1_j_n4241 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4246_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4247_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4248_o <= n4246_o & n4247_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4249 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4248_o,
    o => gen1_n5_cnot1_j_o);
  n4252_o <= gen1_n5_cnot1_j_n4249 (1);
  n4253_o <= gen1_n5_cnot1_j_n4249 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4254_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4255_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4256_o <= n4254_o & n4255_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4257 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4256_o,
    o => gen1_n6_cnot1_j_o);
  n4260_o <= gen1_n6_cnot1_j_n4257 (1);
  n4261_o <= gen1_n6_cnot1_j_n4257 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4262_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4263_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4264_o <= n4262_o & n4263_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4265 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4264_o,
    o => gen1_n7_cnot1_j_o);
  n4268_o <= gen1_n7_cnot1_j_n4265 (1);
  n4269_o <= gen1_n7_cnot1_j_n4265 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4270_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4271_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4272_o <= n4270_o & n4271_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4273 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4272_o,
    o => gen1_n8_cnot1_j_o);
  n4276_o <= gen1_n8_cnot1_j_n4273 (1);
  n4277_o <= gen1_n8_cnot1_j_n4273 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4278_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4279_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4280_o <= n4278_o & n4279_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4281 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4280_o,
    o => gen1_n9_cnot1_j_o);
  n4284_o <= gen1_n9_cnot1_j_n4281 (1);
  n4285_o <= gen1_n9_cnot1_j_n4281 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4286_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4287_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4288_o <= n4286_o & n4287_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4289 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4288_o,
    o => gen1_n10_cnot1_j_o);
  n4292_o <= gen1_n10_cnot1_j_n4289 (1);
  n4293_o <= gen1_n10_cnot1_j_n4289 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4294_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4295_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4296_o <= n4294_o & n4295_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4297 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4296_o,
    o => gen1_n11_cnot1_j_o);
  n4300_o <= gen1_n11_cnot1_j_n4297 (1);
  n4301_o <= gen1_n11_cnot1_j_n4297 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4302_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4303_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4304_o <= n4302_o & n4303_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4305 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4304_o,
    o => gen1_n12_cnot1_j_o);
  n4308_o <= gen1_n12_cnot1_j_n4305 (1);
  n4309_o <= gen1_n12_cnot1_j_n4305 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4310_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4311_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4312_o <= n4310_o & n4311_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4313 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4312_o,
    o => gen1_n13_cnot1_j_o);
  n4316_o <= gen1_n13_cnot1_j_n4313 (1);
  n4317_o <= gen1_n13_cnot1_j_n4313 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4318_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4319_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4320_o <= n4318_o & n4319_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4321 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4320_o,
    o => gen1_n14_cnot1_j_o);
  n4324_o <= gen1_n14_cnot1_j_n4321 (1);
  n4325_o <= gen1_n14_cnot1_j_n4321 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4326_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4327_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4328_o <= n4326_o & n4327_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4329 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4328_o,
    o => gen1_n15_cnot1_j_o);
  n4332_o <= gen1_n15_cnot1_j_n4329 (1);
  n4333_o <= gen1_n15_cnot1_j_n4329 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4334_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4335_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4336_o <= n4334_o & n4335_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4337 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4336_o,
    o => gen1_n16_cnot1_j_o);
  n4340_o <= gen1_n16_cnot1_j_n4337 (1);
  n4341_o <= gen1_n16_cnot1_j_n4337 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4342_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4343_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4344_o <= n4342_o & n4343_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n4345 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n4344_o,
    o => gen1_n17_cnot1_j_o);
  n4348_o <= gen1_n17_cnot1_j_n4345 (1);
  n4349_o <= gen1_n17_cnot1_j_n4345 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4350_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4351_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4352_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4353_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4354_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4355_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4356_o <= n4354_o & n4355_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n4357 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n4356_o,
    o => gen2_n17_cnot2_j_o);
  n4360_o <= gen2_n17_cnot2_j_n4357 (1);
  n4361_o <= gen2_n17_cnot2_j_n4357 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4362_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4363_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4364_o <= n4362_o & n4363_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4365 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4364_o,
    o => gen2_n16_cnot2_j_o);
  n4368_o <= gen2_n16_cnot2_j_n4365 (1);
  n4369_o <= gen2_n16_cnot2_j_n4365 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4370_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4371_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4372_o <= n4370_o & n4371_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4373 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4372_o,
    o => gen2_n15_cnot2_j_o);
  n4376_o <= gen2_n15_cnot2_j_n4373 (1);
  n4377_o <= gen2_n15_cnot2_j_n4373 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4378_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4379_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4380_o <= n4378_o & n4379_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4381 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4380_o,
    o => gen2_n14_cnot2_j_o);
  n4384_o <= gen2_n14_cnot2_j_n4381 (1);
  n4385_o <= gen2_n14_cnot2_j_n4381 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4386_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4387_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4388_o <= n4386_o & n4387_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4389 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4388_o,
    o => gen2_n13_cnot2_j_o);
  n4392_o <= gen2_n13_cnot2_j_n4389 (1);
  n4393_o <= gen2_n13_cnot2_j_n4389 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4394_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4395_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4396_o <= n4394_o & n4395_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4397 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4396_o,
    o => gen2_n12_cnot2_j_o);
  n4400_o <= gen2_n12_cnot2_j_n4397 (1);
  n4401_o <= gen2_n12_cnot2_j_n4397 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4402_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4403_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4404_o <= n4402_o & n4403_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4405 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4404_o,
    o => gen2_n11_cnot2_j_o);
  n4408_o <= gen2_n11_cnot2_j_n4405 (1);
  n4409_o <= gen2_n11_cnot2_j_n4405 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4410_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4411_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4412_o <= n4410_o & n4411_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4413 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4412_o,
    o => gen2_n10_cnot2_j_o);
  n4416_o <= gen2_n10_cnot2_j_n4413 (1);
  n4417_o <= gen2_n10_cnot2_j_n4413 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4418_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4419_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4420_o <= n4418_o & n4419_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4421 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4420_o,
    o => gen2_n9_cnot2_j_o);
  n4424_o <= gen2_n9_cnot2_j_n4421 (1);
  n4425_o <= gen2_n9_cnot2_j_n4421 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4426_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4427_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4428_o <= n4426_o & n4427_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4429 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4428_o,
    o => gen2_n8_cnot2_j_o);
  n4432_o <= gen2_n8_cnot2_j_n4429 (1);
  n4433_o <= gen2_n8_cnot2_j_n4429 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4434_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4435_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4436_o <= n4434_o & n4435_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4437 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4436_o,
    o => gen2_n7_cnot2_j_o);
  n4440_o <= gen2_n7_cnot2_j_n4437 (1);
  n4441_o <= gen2_n7_cnot2_j_n4437 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4442_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4443_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4444_o <= n4442_o & n4443_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4445 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4444_o,
    o => gen2_n6_cnot2_j_o);
  n4448_o <= gen2_n6_cnot2_j_n4445 (1);
  n4449_o <= gen2_n6_cnot2_j_n4445 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4450_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4451_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4452_o <= n4450_o & n4451_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4453 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4452_o,
    o => gen2_n5_cnot2_j_o);
  n4456_o <= gen2_n5_cnot2_j_n4453 (1);
  n4457_o <= gen2_n5_cnot2_j_n4453 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4458_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4459_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4460_o <= n4458_o & n4459_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4461 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4460_o,
    o => gen2_n4_cnot2_j_o);
  n4464_o <= gen2_n4_cnot2_j_n4461 (1);
  n4465_o <= gen2_n4_cnot2_j_n4461 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4466_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4467_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4468_o <= n4466_o & n4467_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4469 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4468_o,
    o => gen2_n3_cnot2_j_o);
  n4472_o <= gen2_n3_cnot2_j_n4469 (1);
  n4473_o <= gen2_n3_cnot2_j_n4469 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4474_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4475_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4476_o <= n4474_o & n4475_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4477 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4476_o,
    o => gen2_n2_cnot2_j_o);
  n4480_o <= gen2_n2_cnot2_j_n4477 (1);
  n4481_o <= gen2_n2_cnot2_j_n4477 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4482_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4483_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4484_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4485_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4486_o <= n4484_o & n4485_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4487_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4488_o <= n4486_o & n4487_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4489 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4488_o,
    o => gen3_n1_ccnot3_j_o);
  n4492_o <= gen3_n1_ccnot3_j_n4489 (2);
  n4493_o <= gen3_n1_ccnot3_j_n4489 (1);
  n4494_o <= gen3_n1_ccnot3_j_n4489 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4495_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4496_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4497_o <= n4495_o & n4496_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4498_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4499_o <= n4497_o & n4498_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4500 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4499_o,
    o => gen3_n2_ccnot3_j_o);
  n4503_o <= gen3_n2_ccnot3_j_n4500 (2);
  n4504_o <= gen3_n2_ccnot3_j_n4500 (1);
  n4505_o <= gen3_n2_ccnot3_j_n4500 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4506_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4507_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4508_o <= n4506_o & n4507_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4509_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4510_o <= n4508_o & n4509_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4511 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4510_o,
    o => gen3_n3_ccnot3_j_o);
  n4514_o <= gen3_n3_ccnot3_j_n4511 (2);
  n4515_o <= gen3_n3_ccnot3_j_n4511 (1);
  n4516_o <= gen3_n3_ccnot3_j_n4511 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4517_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4518_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4519_o <= n4517_o & n4518_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4520_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4521_o <= n4519_o & n4520_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4522 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4521_o,
    o => gen3_n4_ccnot3_j_o);
  n4525_o <= gen3_n4_ccnot3_j_n4522 (2);
  n4526_o <= gen3_n4_ccnot3_j_n4522 (1);
  n4527_o <= gen3_n4_ccnot3_j_n4522 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4528_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4529_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4530_o <= n4528_o & n4529_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4531_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4532_o <= n4530_o & n4531_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4533 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4532_o,
    o => gen3_n5_ccnot3_j_o);
  n4536_o <= gen3_n5_ccnot3_j_n4533 (2);
  n4537_o <= gen3_n5_ccnot3_j_n4533 (1);
  n4538_o <= gen3_n5_ccnot3_j_n4533 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4539_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4540_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4541_o <= n4539_o & n4540_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4542_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4543_o <= n4541_o & n4542_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4544 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4543_o,
    o => gen3_n6_ccnot3_j_o);
  n4547_o <= gen3_n6_ccnot3_j_n4544 (2);
  n4548_o <= gen3_n6_ccnot3_j_n4544 (1);
  n4549_o <= gen3_n6_ccnot3_j_n4544 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4550_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4551_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4552_o <= n4550_o & n4551_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4553_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4554_o <= n4552_o & n4553_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4555 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4554_o,
    o => gen3_n7_ccnot3_j_o);
  n4558_o <= gen3_n7_ccnot3_j_n4555 (2);
  n4559_o <= gen3_n7_ccnot3_j_n4555 (1);
  n4560_o <= gen3_n7_ccnot3_j_n4555 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4561_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4562_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4563_o <= n4561_o & n4562_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4564_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4565_o <= n4563_o & n4564_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4566 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4565_o,
    o => gen3_n8_ccnot3_j_o);
  n4569_o <= gen3_n8_ccnot3_j_n4566 (2);
  n4570_o <= gen3_n8_ccnot3_j_n4566 (1);
  n4571_o <= gen3_n8_ccnot3_j_n4566 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4572_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4573_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4574_o <= n4572_o & n4573_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4575_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4576_o <= n4574_o & n4575_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4577 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4576_o,
    o => gen3_n9_ccnot3_j_o);
  n4580_o <= gen3_n9_ccnot3_j_n4577 (2);
  n4581_o <= gen3_n9_ccnot3_j_n4577 (1);
  n4582_o <= gen3_n9_ccnot3_j_n4577 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4583_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4584_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4585_o <= n4583_o & n4584_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4586_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4587_o <= n4585_o & n4586_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4588 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4587_o,
    o => gen3_n10_ccnot3_j_o);
  n4591_o <= gen3_n10_ccnot3_j_n4588 (2);
  n4592_o <= gen3_n10_ccnot3_j_n4588 (1);
  n4593_o <= gen3_n10_ccnot3_j_n4588 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4594_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4595_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4596_o <= n4594_o & n4595_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4597_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4598_o <= n4596_o & n4597_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4599 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4598_o,
    o => gen3_n11_ccnot3_j_o);
  n4602_o <= gen3_n11_ccnot3_j_n4599 (2);
  n4603_o <= gen3_n11_ccnot3_j_n4599 (1);
  n4604_o <= gen3_n11_ccnot3_j_n4599 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4605_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4606_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4607_o <= n4605_o & n4606_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4608_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4609_o <= n4607_o & n4608_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4610 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4609_o,
    o => gen3_n12_ccnot3_j_o);
  n4613_o <= gen3_n12_ccnot3_j_n4610 (2);
  n4614_o <= gen3_n12_ccnot3_j_n4610 (1);
  n4615_o <= gen3_n12_ccnot3_j_n4610 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4616_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4617_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4618_o <= n4616_o & n4617_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4619_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4620_o <= n4618_o & n4619_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4621 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4620_o,
    o => gen3_n13_ccnot3_j_o);
  n4624_o <= gen3_n13_ccnot3_j_n4621 (2);
  n4625_o <= gen3_n13_ccnot3_j_n4621 (1);
  n4626_o <= gen3_n13_ccnot3_j_n4621 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4627_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4628_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4629_o <= n4627_o & n4628_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4630_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4631_o <= n4629_o & n4630_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4632 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4631_o,
    o => gen3_n14_ccnot3_j_o);
  n4635_o <= gen3_n14_ccnot3_j_n4632 (2);
  n4636_o <= gen3_n14_ccnot3_j_n4632 (1);
  n4637_o <= gen3_n14_ccnot3_j_n4632 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4638_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4639_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4640_o <= n4638_o & n4639_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4641_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4642_o <= n4640_o & n4641_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4643 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4642_o,
    o => gen3_n15_ccnot3_j_o);
  n4646_o <= gen3_n15_ccnot3_j_n4643 (2);
  n4647_o <= gen3_n15_ccnot3_j_n4643 (1);
  n4648_o <= gen3_n15_ccnot3_j_n4643 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4649_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4650_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4651_o <= n4649_o & n4650_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4652_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4653_o <= n4651_o & n4652_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4654 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4653_o,
    o => gen3_n16_ccnot3_j_o);
  n4657_o <= gen3_n16_ccnot3_j_n4654 (2);
  n4658_o <= gen3_n16_ccnot3_j_n4654 (1);
  n4659_o <= gen3_n16_ccnot3_j_n4654 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4660_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4661_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4662_o <= n4660_o & n4661_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4663_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4664_o <= n4662_o & n4663_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n4665 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n4664_o,
    o => gen3_n17_ccnot3_j_o);
  n4668_o <= gen3_n17_ccnot3_j_n4665 (2);
  n4669_o <= gen3_n17_ccnot3_j_n4665 (1);
  n4670_o <= gen3_n17_ccnot3_j_n4665 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4671_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4672_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4673_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4674_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4675_o <= n4673_o & n4674_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4676 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4675_o,
    o => cnot_4_o);
  n4679_o <= cnot_4_n4676 (1);
  n4680_o <= cnot_4_n4676 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4681_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4682_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4683_o <= n4681_o & n4682_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4684_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4685_o <= n4683_o & n4684_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n4686 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n4685_o,
    o => gen4_n16_peres4_j_o);
  n4689_o <= gen4_n16_peres4_j_n4686 (2);
  n4690_o <= gen4_n16_peres4_j_n4686 (1);
  n4691_o <= gen4_n16_peres4_j_n4686 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4692_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4693_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4694_o <= n4692_o & n4693_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4695_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4696_o <= n4694_o & n4695_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4697 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4696_o,
    o => gen4_n15_peres4_j_o);
  n4700_o <= gen4_n15_peres4_j_n4697 (2);
  n4701_o <= gen4_n15_peres4_j_n4697 (1);
  n4702_o <= gen4_n15_peres4_j_n4697 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4703_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4704_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4705_o <= n4703_o & n4704_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4706_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4707_o <= n4705_o & n4706_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4708 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4707_o,
    o => gen4_n14_peres4_j_o);
  n4711_o <= gen4_n14_peres4_j_n4708 (2);
  n4712_o <= gen4_n14_peres4_j_n4708 (1);
  n4713_o <= gen4_n14_peres4_j_n4708 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4714_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4715_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4716_o <= n4714_o & n4715_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4717_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4718_o <= n4716_o & n4717_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4719 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4718_o,
    o => gen4_n13_peres4_j_o);
  n4722_o <= gen4_n13_peres4_j_n4719 (2);
  n4723_o <= gen4_n13_peres4_j_n4719 (1);
  n4724_o <= gen4_n13_peres4_j_n4719 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4725_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4726_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4727_o <= n4725_o & n4726_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4728_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4729_o <= n4727_o & n4728_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4730 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4729_o,
    o => gen4_n12_peres4_j_o);
  n4733_o <= gen4_n12_peres4_j_n4730 (2);
  n4734_o <= gen4_n12_peres4_j_n4730 (1);
  n4735_o <= gen4_n12_peres4_j_n4730 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4736_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4737_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4738_o <= n4736_o & n4737_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4739_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4740_o <= n4738_o & n4739_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4741 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4740_o,
    o => gen4_n11_peres4_j_o);
  n4744_o <= gen4_n11_peres4_j_n4741 (2);
  n4745_o <= gen4_n11_peres4_j_n4741 (1);
  n4746_o <= gen4_n11_peres4_j_n4741 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4747_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4748_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4749_o <= n4747_o & n4748_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4750_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4751_o <= n4749_o & n4750_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4752 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4751_o,
    o => gen4_n10_peres4_j_o);
  n4755_o <= gen4_n10_peres4_j_n4752 (2);
  n4756_o <= gen4_n10_peres4_j_n4752 (1);
  n4757_o <= gen4_n10_peres4_j_n4752 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4758_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4759_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4760_o <= n4758_o & n4759_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4761_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4762_o <= n4760_o & n4761_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4763 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4762_o,
    o => gen4_n9_peres4_j_o);
  n4766_o <= gen4_n9_peres4_j_n4763 (2);
  n4767_o <= gen4_n9_peres4_j_n4763 (1);
  n4768_o <= gen4_n9_peres4_j_n4763 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4769_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4770_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4771_o <= n4769_o & n4770_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4772_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4773_o <= n4771_o & n4772_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4774 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4773_o,
    o => gen4_n8_peres4_j_o);
  n4777_o <= gen4_n8_peres4_j_n4774 (2);
  n4778_o <= gen4_n8_peres4_j_n4774 (1);
  n4779_o <= gen4_n8_peres4_j_n4774 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4780_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4781_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4782_o <= n4780_o & n4781_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4783_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4784_o <= n4782_o & n4783_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4785 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4784_o,
    o => gen4_n7_peres4_j_o);
  n4788_o <= gen4_n7_peres4_j_n4785 (2);
  n4789_o <= gen4_n7_peres4_j_n4785 (1);
  n4790_o <= gen4_n7_peres4_j_n4785 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4791_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4792_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4793_o <= n4791_o & n4792_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4794_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4795_o <= n4793_o & n4794_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4796 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4795_o,
    o => gen4_n6_peres4_j_o);
  n4799_o <= gen4_n6_peres4_j_n4796 (2);
  n4800_o <= gen4_n6_peres4_j_n4796 (1);
  n4801_o <= gen4_n6_peres4_j_n4796 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4802_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4803_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4804_o <= n4802_o & n4803_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4805_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4806_o <= n4804_o & n4805_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4807 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4806_o,
    o => gen4_n5_peres4_j_o);
  n4810_o <= gen4_n5_peres4_j_n4807 (2);
  n4811_o <= gen4_n5_peres4_j_n4807 (1);
  n4812_o <= gen4_n5_peres4_j_n4807 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4813_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4814_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4815_o <= n4813_o & n4814_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4816_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4817_o <= n4815_o & n4816_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4818 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4817_o,
    o => gen4_n4_peres4_j_o);
  n4821_o <= gen4_n4_peres4_j_n4818 (2);
  n4822_o <= gen4_n4_peres4_j_n4818 (1);
  n4823_o <= gen4_n4_peres4_j_n4818 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4824_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4825_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4826_o <= n4824_o & n4825_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4827_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4828_o <= n4826_o & n4827_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4829 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4828_o,
    o => gen4_n3_peres4_j_o);
  n4832_o <= gen4_n3_peres4_j_n4829 (2);
  n4833_o <= gen4_n3_peres4_j_n4829 (1);
  n4834_o <= gen4_n3_peres4_j_n4829 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4835_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4836_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4837_o <= n4835_o & n4836_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4838_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4839_o <= n4837_o & n4838_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4840 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4839_o,
    o => gen4_n2_peres4_j_o);
  n4843_o <= gen4_n2_peres4_j_n4840 (2);
  n4844_o <= gen4_n2_peres4_j_n4840 (1);
  n4845_o <= gen4_n2_peres4_j_n4840 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4846_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4847_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4848_o <= n4846_o & n4847_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4849_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4850_o <= n4848_o & n4849_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4851 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4850_o,
    o => gen4_n1_peres4_j_o);
  n4854_o <= gen4_n1_peres4_j_n4851 (2);
  n4855_o <= gen4_n1_peres4_j_n4851 (1);
  n4856_o <= gen4_n1_peres4_j_n4851 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4857_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4858_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4859_o <= n4857_o & n4858_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4860_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4861_o <= n4859_o & n4860_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4862 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4861_o,
    o => gen4_n0_peres4_j_o);
  n4865_o <= gen4_n0_peres4_j_n4862 (2);
  n4866_o <= gen4_n0_peres4_j_n4862 (1);
  n4867_o <= gen4_n0_peres4_j_n4862 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4868_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4869_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4870_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4871_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4872_o <= n4870_o & n4871_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4873 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4872_o,
    o => gen5_n1_cnot5_j_o);
  n4876_o <= gen5_n1_cnot5_j_n4873 (1);
  n4877_o <= gen5_n1_cnot5_j_n4873 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4878_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4879_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4880_o <= n4878_o & n4879_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4881 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4880_o,
    o => gen5_n2_cnot5_j_o);
  n4884_o <= gen5_n2_cnot5_j_n4881 (1);
  n4885_o <= gen5_n2_cnot5_j_n4881 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4886_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4887_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4888_o <= n4886_o & n4887_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4889 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4888_o,
    o => gen5_n3_cnot5_j_o);
  n4892_o <= gen5_n3_cnot5_j_n4889 (1);
  n4893_o <= gen5_n3_cnot5_j_n4889 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4894_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4895_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4896_o <= n4894_o & n4895_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4897 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4896_o,
    o => gen5_n4_cnot5_j_o);
  n4900_o <= gen5_n4_cnot5_j_n4897 (1);
  n4901_o <= gen5_n4_cnot5_j_n4897 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4902_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4903_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4904_o <= n4902_o & n4903_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4905 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4904_o,
    o => gen5_n5_cnot5_j_o);
  n4908_o <= gen5_n5_cnot5_j_n4905 (1);
  n4909_o <= gen5_n5_cnot5_j_n4905 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4910_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4911_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4912_o <= n4910_o & n4911_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4913 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4912_o,
    o => gen5_n6_cnot5_j_o);
  n4916_o <= gen5_n6_cnot5_j_n4913 (1);
  n4917_o <= gen5_n6_cnot5_j_n4913 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4918_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4919_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4920_o <= n4918_o & n4919_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4921 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4920_o,
    o => gen5_n7_cnot5_j_o);
  n4924_o <= gen5_n7_cnot5_j_n4921 (1);
  n4925_o <= gen5_n7_cnot5_j_n4921 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4926_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4927_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4928_o <= n4926_o & n4927_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4929 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4928_o,
    o => gen5_n8_cnot5_j_o);
  n4932_o <= gen5_n8_cnot5_j_n4929 (1);
  n4933_o <= gen5_n8_cnot5_j_n4929 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4934_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4935_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4936_o <= n4934_o & n4935_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4937 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4936_o,
    o => gen5_n9_cnot5_j_o);
  n4940_o <= gen5_n9_cnot5_j_n4937 (1);
  n4941_o <= gen5_n9_cnot5_j_n4937 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4942_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4943_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4944_o <= n4942_o & n4943_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4945 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4944_o,
    o => gen5_n10_cnot5_j_o);
  n4948_o <= gen5_n10_cnot5_j_n4945 (1);
  n4949_o <= gen5_n10_cnot5_j_n4945 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4950_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4951_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4952_o <= n4950_o & n4951_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4953 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4952_o,
    o => gen5_n11_cnot5_j_o);
  n4956_o <= gen5_n11_cnot5_j_n4953 (1);
  n4957_o <= gen5_n11_cnot5_j_n4953 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4958_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4959_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4960_o <= n4958_o & n4959_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4961 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4960_o,
    o => gen5_n12_cnot5_j_o);
  n4964_o <= gen5_n12_cnot5_j_n4961 (1);
  n4965_o <= gen5_n12_cnot5_j_n4961 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4966_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4967_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4968_o <= n4966_o & n4967_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4969 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4968_o,
    o => gen5_n13_cnot5_j_o);
  n4972_o <= gen5_n13_cnot5_j_n4969 (1);
  n4973_o <= gen5_n13_cnot5_j_n4969 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4974_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4975_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4976_o <= n4974_o & n4975_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4977 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4976_o,
    o => gen5_n14_cnot5_j_o);
  n4980_o <= gen5_n14_cnot5_j_n4977 (1);
  n4981_o <= gen5_n14_cnot5_j_n4977 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4982_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4983_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4984_o <= n4982_o & n4983_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4985 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4984_o,
    o => gen5_n15_cnot5_j_o);
  n4988_o <= gen5_n15_cnot5_j_n4985 (1);
  n4989_o <= gen5_n15_cnot5_j_n4985 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4990_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4991_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4992_o <= n4990_o & n4991_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4993 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4992_o,
    o => gen5_n16_cnot5_j_o);
  n4996_o <= gen5_n16_cnot5_j_n4993 (1);
  n4997_o <= gen5_n16_cnot5_j_n4993 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4998_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4999_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5000_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5001_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5002_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5003_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5004_o <= n5002_o & n5003_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5005 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5004_o,
    o => gen6_n1_cnot1_j_o);
  n5008_o <= gen6_n1_cnot1_j_n5005 (1);
  n5009_o <= gen6_n1_cnot1_j_n5005 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5010_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5011_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5012_o <= n5010_o & n5011_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5013 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5012_o,
    o => gen6_n2_cnot1_j_o);
  n5016_o <= gen6_n2_cnot1_j_n5013 (1);
  n5017_o <= gen6_n2_cnot1_j_n5013 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5018_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5019_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5020_o <= n5018_o & n5019_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5021 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5020_o,
    o => gen6_n3_cnot1_j_o);
  n5024_o <= gen6_n3_cnot1_j_n5021 (1);
  n5025_o <= gen6_n3_cnot1_j_n5021 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5026_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5027_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5028_o <= n5026_o & n5027_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5029 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5028_o,
    o => gen6_n4_cnot1_j_o);
  n5032_o <= gen6_n4_cnot1_j_n5029 (1);
  n5033_o <= gen6_n4_cnot1_j_n5029 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5034_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5035_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5036_o <= n5034_o & n5035_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5037 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5036_o,
    o => gen6_n5_cnot1_j_o);
  n5040_o <= gen6_n5_cnot1_j_n5037 (1);
  n5041_o <= gen6_n5_cnot1_j_n5037 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5042_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5043_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5044_o <= n5042_o & n5043_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5045 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5044_o,
    o => gen6_n6_cnot1_j_o);
  n5048_o <= gen6_n6_cnot1_j_n5045 (1);
  n5049_o <= gen6_n6_cnot1_j_n5045 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5050_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5051_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5052_o <= n5050_o & n5051_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5053 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5052_o,
    o => gen6_n7_cnot1_j_o);
  n5056_o <= gen6_n7_cnot1_j_n5053 (1);
  n5057_o <= gen6_n7_cnot1_j_n5053 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5058_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5059_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5060_o <= n5058_o & n5059_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5061 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5060_o,
    o => gen6_n8_cnot1_j_o);
  n5064_o <= gen6_n8_cnot1_j_n5061 (1);
  n5065_o <= gen6_n8_cnot1_j_n5061 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5066_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5067_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5068_o <= n5066_o & n5067_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5069 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5068_o,
    o => gen6_n9_cnot1_j_o);
  n5072_o <= gen6_n9_cnot1_j_n5069 (1);
  n5073_o <= gen6_n9_cnot1_j_n5069 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5074_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5075_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5076_o <= n5074_o & n5075_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5077 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5076_o,
    o => gen6_n10_cnot1_j_o);
  n5080_o <= gen6_n10_cnot1_j_n5077 (1);
  n5081_o <= gen6_n10_cnot1_j_n5077 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5082_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5083_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5084_o <= n5082_o & n5083_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5085 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5084_o,
    o => gen6_n11_cnot1_j_o);
  n5088_o <= gen6_n11_cnot1_j_n5085 (1);
  n5089_o <= gen6_n11_cnot1_j_n5085 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5090_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5091_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5092_o <= n5090_o & n5091_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5093 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5092_o,
    o => gen6_n12_cnot1_j_o);
  n5096_o <= gen6_n12_cnot1_j_n5093 (1);
  n5097_o <= gen6_n12_cnot1_j_n5093 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5098_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5099_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5100_o <= n5098_o & n5099_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5101 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5100_o,
    o => gen6_n13_cnot1_j_o);
  n5104_o <= gen6_n13_cnot1_j_n5101 (1);
  n5105_o <= gen6_n13_cnot1_j_n5101 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5106_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5107_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5108_o <= n5106_o & n5107_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5109 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5108_o,
    o => gen6_n14_cnot1_j_o);
  n5112_o <= gen6_n14_cnot1_j_n5109 (1);
  n5113_o <= gen6_n14_cnot1_j_n5109 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5114_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5115_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5116_o <= n5114_o & n5115_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5117 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5116_o,
    o => gen6_n15_cnot1_j_o);
  n5120_o <= gen6_n15_cnot1_j_n5117 (1);
  n5121_o <= gen6_n15_cnot1_j_n5117 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5122_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5123_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5124_o <= n5122_o & n5123_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5125 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5124_o,
    o => gen6_n16_cnot1_j_o);
  n5128_o <= gen6_n16_cnot1_j_n5125 (1);
  n5129_o <= gen6_n16_cnot1_j_n5125 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5130_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5131_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5132_o <= n5130_o & n5131_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n5133 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n5132_o,
    o => gen6_n17_cnot1_j_o);
  n5136_o <= gen6_n17_cnot1_j_n5133 (1);
  n5137_o <= gen6_n17_cnot1_j_n5133 (0);
  n5138_o <= n4348_o & n4340_o & n4332_o & n4324_o & n4316_o & n4308_o & n4300_o & n4292_o & n4284_o & n4276_o & n4268_o & n4260_o & n4252_o & n4244_o & n4236_o & n4228_o & n4220_o & n4350_o;
  n5139_o <= n4349_o & n4341_o & n4333_o & n4325_o & n4317_o & n4309_o & n4301_o & n4293_o & n4285_o & n4277_o & n4269_o & n4261_o & n4253_o & n4245_o & n4237_o & n4229_o & n4221_o & n4351_o;
  n5140_o <= n4353_o & n4360_o & n4368_o & n4376_o & n4384_o & n4392_o & n4400_o & n4408_o & n4416_o & n4424_o & n4432_o & n4440_o & n4448_o & n4456_o & n4464_o & n4472_o & n4480_o & n4352_o;
  n5141_o <= n4361_o & n4369_o & n4377_o & n4385_o & n4393_o & n4401_o & n4409_o & n4417_o & n4425_o & n4433_o & n4441_o & n4449_o & n4457_o & n4465_o & n4473_o & n4481_o & n4482_o;
  n5142_o <= n4670_o & n4659_o & n4648_o & n4637_o & n4626_o & n4615_o & n4604_o & n4593_o & n4582_o & n4571_o & n4560_o & n4549_o & n4538_o & n4527_o & n4516_o & n4505_o & n4494_o & n4483_o;
  n5143_o <= n4671_o & n4669_o & n4658_o & n4647_o & n4636_o & n4625_o & n4614_o & n4603_o & n4592_o & n4581_o & n4570_o & n4559_o & n4548_o & n4537_o & n4526_o & n4515_o & n4504_o & n4493_o;
  n5144_o <= n4672_o & n4668_o & n4657_o & n4646_o & n4635_o & n4624_o & n4613_o & n4602_o & n4591_o & n4580_o & n4569_o & n4558_o & n4547_o & n4536_o & n4525_o & n4514_o & n4503_o & n4492_o;
  n5145_o <= n4679_o & n4689_o & n4700_o & n4711_o & n4722_o & n4733_o & n4744_o & n4755_o & n4766_o & n4777_o & n4788_o & n4799_o & n4810_o & n4821_o & n4832_o & n4843_o & n4854_o & n4865_o;
  n5146_o <= n4691_o & n4702_o & n4713_o & n4724_o & n4735_o & n4746_o & n4757_o & n4768_o & n4779_o & n4790_o & n4801_o & n4812_o & n4823_o & n4834_o & n4845_o & n4856_o & n4867_o & n4868_o;
  n5147_o <= n4680_o & n4690_o & n4701_o & n4712_o & n4723_o & n4734_o & n4745_o & n4756_o & n4767_o & n4778_o & n4789_o & n4800_o & n4811_o & n4822_o & n4833_o & n4844_o & n4855_o & n4866_o;
  n5148_o <= n4997_o & n4989_o & n4981_o & n4973_o & n4965_o & n4957_o & n4949_o & n4941_o & n4933_o & n4925_o & n4917_o & n4909_o & n4901_o & n4893_o & n4885_o & n4877_o & n4869_o;
  n5149_o <= n4999_o & n4996_o & n4988_o & n4980_o & n4972_o & n4964_o & n4956_o & n4948_o & n4940_o & n4932_o & n4924_o & n4916_o & n4908_o & n4900_o & n4892_o & n4884_o & n4876_o & n4998_o;
  n5150_o <= n5136_o & n5128_o & n5120_o & n5112_o & n5104_o & n5096_o & n5088_o & n5080_o & n5072_o & n5064_o & n5056_o & n5048_o & n5040_o & n5032_o & n5024_o & n5016_o & n5008_o & n5000_o;
  n5151_o <= n5137_o & n5129_o & n5121_o & n5113_o & n5105_o & n5097_o & n5089_o & n5081_o & n5073_o & n5065_o & n5057_o & n5049_o & n5041_o & n5033_o & n5025_o & n5017_o & n5009_o & n5001_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4205_o : std_logic_vector (1 downto 0);
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic_vector (2 downto 0);
begin
  o <= n4211_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4205_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4206_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4207_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4208_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4209_o <= n4207_o and n4208_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4210_o <= n4206_o xor n4209_o;
  n4211_o <= n4205_o & n4210_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic_vector (1 downto 0);
begin
  o <= n4203_o;
  -- vhdl_source/cnot.vhdl:24:17
  n4199_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n4200_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n4201_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n4202_o <= n4200_o xor n4201_o;
  n4203_o <= n4199_o & n4202_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_10;

architecture rtl of angleh_lookup_17_10 is
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic_vector (16 downto 0);
begin
  o <= n4197_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4179_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4180_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4181_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4182_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4183_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4184_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4185_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4186_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4187_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4188_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4189_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4190_o <= not n4189_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4191_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4192_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4193_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4194_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4195_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4196_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4197_o <= n4179_o & n4180_o & n4181_o & n4182_o & n4183_o & n4184_o & n4185_o & n4186_o & n4187_o & n4188_o & n4190_o & n4191_o & n4192_o & n4193_o & n4194_o & n4195_o & n4196_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4098 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4106 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4114 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4117_o : std_logic;
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4122 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4125_o : std_logic;
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4130 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4133_o : std_logic;
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4138 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4146 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4154 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4162 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic;
  signal n4169_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4170 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic_vector (9 downto 0);
  signal n4177_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4175_o;
  o <= n4176_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4177_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4095_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4096_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4097_o <= n4095_o & n4096_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4098 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4097_o,
    o => gen1_n0_cnot0_o);
  n4101_o <= gen1_n0_cnot0_n4098 (1);
  n4102_o <= gen1_n0_cnot0_n4098 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4103_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4104_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4105_o <= n4103_o & n4104_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4106 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4105_o,
    o => gen1_n1_cnot0_o);
  n4109_o <= gen1_n1_cnot0_n4106 (1);
  n4110_o <= gen1_n1_cnot0_n4106 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4111_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4112_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4113_o <= n4111_o & n4112_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4114 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4113_o,
    o => gen1_n2_cnot0_o);
  n4117_o <= gen1_n2_cnot0_n4114 (1);
  n4118_o <= gen1_n2_cnot0_n4114 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4119_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4120_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4121_o <= n4119_o & n4120_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4122 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4121_o,
    o => gen1_n3_cnot0_o);
  n4125_o <= gen1_n3_cnot0_n4122 (1);
  n4126_o <= gen1_n3_cnot0_n4122 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4127_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4128_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4129_o <= n4127_o & n4128_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4130 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4129_o,
    o => gen1_n4_cnot0_o);
  n4133_o <= gen1_n4_cnot0_n4130 (1);
  n4134_o <= gen1_n4_cnot0_n4130 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4135_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4136_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4137_o <= n4135_o & n4136_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4138 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4137_o,
    o => gen1_n5_cnot0_o);
  n4141_o <= gen1_n5_cnot0_n4138 (1);
  n4142_o <= gen1_n5_cnot0_n4138 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4143_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4144_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4145_o <= n4143_o & n4144_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4146 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4145_o,
    o => gen1_n6_cnot0_o);
  n4149_o <= gen1_n6_cnot0_n4146 (1);
  n4150_o <= gen1_n6_cnot0_n4146 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4151_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4152_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4153_o <= n4151_o & n4152_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4154 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4153_o,
    o => gen1_n7_cnot0_o);
  n4157_o <= gen1_n7_cnot0_n4154 (1);
  n4158_o <= gen1_n7_cnot0_n4154 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4159_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4160_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4161_o <= n4159_o & n4160_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4162 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4161_o,
    o => gen1_n8_cnot0_o);
  n4165_o <= gen1_n8_cnot0_n4162 (1);
  n4166_o <= gen1_n8_cnot0_n4162 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4167_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4168_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4169_o <= n4167_o & n4168_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4170 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4169_o,
    o => gen1_n9_cnot0_o);
  n4173_o <= gen1_n9_cnot0_n4170 (1);
  n4174_o <= gen1_n9_cnot0_n4170 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4175_o <= ctrl_prop (10);
  n4176_o <= n4174_o & n4166_o & n4158_o & n4150_o & n4142_o & n4134_o & n4126_o & n4118_o & n4110_o & n4102_o;
  n4177_o <= n4173_o & n4165_o & n4157_o & n4149_o & n4141_o & n4133_o & n4125_o & n4117_o & n4109_o & n4101_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic;
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic_vector (16 downto 0);
begin
  o <= n4092_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4074_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4075_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4076_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4077_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4078_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4079_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4080_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4081_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4082_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4083_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4084_o <= not n4083_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4085_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4086_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4087_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4088_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4089_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4090_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4091_o <= i (0);
  n4092_o <= n4074_o & n4075_o & n4076_o & n4077_o & n4078_o & n4079_o & n4080_o & n4081_o & n4082_o & n4084_o & n4085_o & n4086_o & n4087_o & n4088_o & n4089_o & n4090_o & n4091_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4001 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4009 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4017 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4025 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4033 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4041 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4049 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4057 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4065 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic_vector (8 downto 0);
  signal n4072_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4070_o;
  o <= n4071_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4072_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3998_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3999_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4000_o <= n3998_o & n3999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4001 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4000_o,
    o => gen1_n0_cnot0_o);
  n4004_o <= gen1_n0_cnot0_n4001 (1);
  n4005_o <= gen1_n0_cnot0_n4001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4006_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4007_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4008_o <= n4006_o & n4007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4009 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4008_o,
    o => gen1_n1_cnot0_o);
  n4012_o <= gen1_n1_cnot0_n4009 (1);
  n4013_o <= gen1_n1_cnot0_n4009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4014_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4015_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4016_o <= n4014_o & n4015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4017 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4016_o,
    o => gen1_n2_cnot0_o);
  n4020_o <= gen1_n2_cnot0_n4017 (1);
  n4021_o <= gen1_n2_cnot0_n4017 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4022_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4023_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4024_o <= n4022_o & n4023_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4025 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4024_o,
    o => gen1_n3_cnot0_o);
  n4028_o <= gen1_n3_cnot0_n4025 (1);
  n4029_o <= gen1_n3_cnot0_n4025 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4030_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4031_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4032_o <= n4030_o & n4031_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4033 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4032_o,
    o => gen1_n4_cnot0_o);
  n4036_o <= gen1_n4_cnot0_n4033 (1);
  n4037_o <= gen1_n4_cnot0_n4033 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4038_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4039_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4040_o <= n4038_o & n4039_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4041 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4040_o,
    o => gen1_n5_cnot0_o);
  n4044_o <= gen1_n5_cnot0_n4041 (1);
  n4045_o <= gen1_n5_cnot0_n4041 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4046_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4047_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4048_o <= n4046_o & n4047_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4049 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4048_o,
    o => gen1_n6_cnot0_o);
  n4052_o <= gen1_n6_cnot0_n4049 (1);
  n4053_o <= gen1_n6_cnot0_n4049 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4054_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4055_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4056_o <= n4054_o & n4055_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4057 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4056_o,
    o => gen1_n7_cnot0_o);
  n4060_o <= gen1_n7_cnot0_n4057 (1);
  n4061_o <= gen1_n7_cnot0_n4057 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4062_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4063_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4064_o <= n4062_o & n4063_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4065 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4064_o,
    o => gen1_n8_cnot0_o);
  n4068_o <= gen1_n8_cnot0_n4065 (1);
  n4069_o <= gen1_n8_cnot0_n4065 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4070_o <= ctrl_prop (9);
  n4071_o <= n4069_o & n4061_o & n4053_o & n4045_o & n4037_o & n4029_o & n4021_o & n4013_o & n4005_o;
  n4072_o <= n4068_o & n4060_o & n4052_o & n4044_o & n4036_o & n4028_o & n4020_o & n4012_o & n4004_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n3977_o : std_logic;
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic;
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic_vector (16 downto 0);
begin
  o <= n3995_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3977_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3978_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3979_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3980_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3981_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3982_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3983_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3984_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3985_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3986_o <= not n3985_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3987_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3988_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3989_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3990_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3991_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3992_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3993_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3994_o <= i (0);
  n3995_o <= n3977_o & n3978_o & n3979_o & n3980_o & n3981_o & n3982_o & n3983_o & n3984_o & n3986_o & n3987_o & n3988_o & n3989_o & n3990_o & n3991_o & n3992_o & n3993_o & n3994_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3912 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3920 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3928 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3936 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3944 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3952 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3960 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3968 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic_vector (7 downto 0);
  signal n3975_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3973_o;
  o <= n3974_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3975_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3909_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3910_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3911_o <= n3909_o & n3910_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3912 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3911_o,
    o => gen1_n0_cnot0_o);
  n3915_o <= gen1_n0_cnot0_n3912 (1);
  n3916_o <= gen1_n0_cnot0_n3912 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3917_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3918_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3919_o <= n3917_o & n3918_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3920 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3919_o,
    o => gen1_n1_cnot0_o);
  n3923_o <= gen1_n1_cnot0_n3920 (1);
  n3924_o <= gen1_n1_cnot0_n3920 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3925_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3926_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3927_o <= n3925_o & n3926_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3928 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3927_o,
    o => gen1_n2_cnot0_o);
  n3931_o <= gen1_n2_cnot0_n3928 (1);
  n3932_o <= gen1_n2_cnot0_n3928 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3933_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3934_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3935_o <= n3933_o & n3934_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3936 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3935_o,
    o => gen1_n3_cnot0_o);
  n3939_o <= gen1_n3_cnot0_n3936 (1);
  n3940_o <= gen1_n3_cnot0_n3936 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3941_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3942_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3943_o <= n3941_o & n3942_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3944 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3943_o,
    o => gen1_n4_cnot0_o);
  n3947_o <= gen1_n4_cnot0_n3944 (1);
  n3948_o <= gen1_n4_cnot0_n3944 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3949_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3950_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3951_o <= n3949_o & n3950_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3952 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3951_o,
    o => gen1_n5_cnot0_o);
  n3955_o <= gen1_n5_cnot0_n3952 (1);
  n3956_o <= gen1_n5_cnot0_n3952 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3957_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3958_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3959_o <= n3957_o & n3958_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3960 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3959_o,
    o => gen1_n6_cnot0_o);
  n3963_o <= gen1_n6_cnot0_n3960 (1);
  n3964_o <= gen1_n6_cnot0_n3960 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3965_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3966_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3967_o <= n3965_o & n3966_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3968 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3967_o,
    o => gen1_n7_cnot0_o);
  n3971_o <= gen1_n7_cnot0_n3968 (1);
  n3972_o <= gen1_n7_cnot0_n3968 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3973_o <= ctrl_prop (8);
  n3974_o <= n3972_o & n3964_o & n3956_o & n3948_o & n3940_o & n3932_o & n3924_o & n3916_o;
  n3975_o <= n3971_o & n3963_o & n3955_o & n3947_o & n3939_o & n3931_o & n3923_o & n3915_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic_vector (16 downto 0);
begin
  o <= n3906_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3888_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3889_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3890_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3891_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3892_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3893_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3894_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3895_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3896_o <= not n3895_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3897_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3898_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3899_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3900_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3901_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3902_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3903_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3904_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3905_o <= i (0);
  n3906_o <= n3888_o & n3889_o & n3890_o & n3891_o & n3892_o & n3893_o & n3894_o & n3896_o & n3897_o & n3898_o & n3899_o & n3900_o & n3901_o & n3902_o & n3903_o & n3904_o & n3905_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3831 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3839 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3847 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3855 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3863 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3871 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3879 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic_vector (6 downto 0);
  signal n3886_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3884_o;
  o <= n3885_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3886_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3828_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3829_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3830_o <= n3828_o & n3829_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3831 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3830_o,
    o => gen1_n0_cnot0_o);
  n3834_o <= gen1_n0_cnot0_n3831 (1);
  n3835_o <= gen1_n0_cnot0_n3831 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3836_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3837_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3838_o <= n3836_o & n3837_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3839 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3838_o,
    o => gen1_n1_cnot0_o);
  n3842_o <= gen1_n1_cnot0_n3839 (1);
  n3843_o <= gen1_n1_cnot0_n3839 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3844_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3845_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3846_o <= n3844_o & n3845_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3847 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3846_o,
    o => gen1_n2_cnot0_o);
  n3850_o <= gen1_n2_cnot0_n3847 (1);
  n3851_o <= gen1_n2_cnot0_n3847 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3852_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3853_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3854_o <= n3852_o & n3853_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3855 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3854_o,
    o => gen1_n3_cnot0_o);
  n3858_o <= gen1_n3_cnot0_n3855 (1);
  n3859_o <= gen1_n3_cnot0_n3855 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3860_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3861_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3862_o <= n3860_o & n3861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3863 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3862_o,
    o => gen1_n4_cnot0_o);
  n3866_o <= gen1_n4_cnot0_n3863 (1);
  n3867_o <= gen1_n4_cnot0_n3863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3868_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3869_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3870_o <= n3868_o & n3869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3871 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3870_o,
    o => gen1_n5_cnot0_o);
  n3874_o <= gen1_n5_cnot0_n3871 (1);
  n3875_o <= gen1_n5_cnot0_n3871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3876_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3877_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3878_o <= n3876_o & n3877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3879 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3878_o,
    o => gen1_n6_cnot0_o);
  n3882_o <= gen1_n6_cnot0_n3879 (1);
  n3883_o <= gen1_n6_cnot0_n3879 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3884_o <= ctrl_prop (7);
  n3885_o <= n3883_o & n3875_o & n3867_o & n3859_o & n3851_o & n3843_o & n3835_o;
  n3886_o <= n3882_o & n3874_o & n3866_o & n3858_o & n3850_o & n3842_o & n3834_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic_vector (16 downto 0);
begin
  o <= n3825_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3807_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3808_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3809_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3810_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3811_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3812_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3813_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3814_o <= not n3813_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3815_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3816_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3817_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3818_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3819_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3820_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3821_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3822_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3823_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3824_o <= i (0);
  n3825_o <= n3807_o & n3808_o & n3809_o & n3810_o & n3811_o & n3812_o & n3814_o & n3815_o & n3816_o & n3817_o & n3818_o & n3819_o & n3820_o & n3821_o & n3822_o & n3823_o & n3824_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3758 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3766 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3774 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3782 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3790 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3798 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (5 downto 0);
  signal n3805_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3803_o;
  o <= n3804_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3805_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3755_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3756_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3757_o <= n3755_o & n3756_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3758 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3757_o,
    o => gen1_n0_cnot0_o);
  n3761_o <= gen1_n0_cnot0_n3758 (1);
  n3762_o <= gen1_n0_cnot0_n3758 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3763_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3764_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3765_o <= n3763_o & n3764_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3766 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3765_o,
    o => gen1_n1_cnot0_o);
  n3769_o <= gen1_n1_cnot0_n3766 (1);
  n3770_o <= gen1_n1_cnot0_n3766 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3771_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3772_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3773_o <= n3771_o & n3772_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3774 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3773_o,
    o => gen1_n2_cnot0_o);
  n3777_o <= gen1_n2_cnot0_n3774 (1);
  n3778_o <= gen1_n2_cnot0_n3774 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3779_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3780_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3781_o <= n3779_o & n3780_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3782 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3781_o,
    o => gen1_n3_cnot0_o);
  n3785_o <= gen1_n3_cnot0_n3782 (1);
  n3786_o <= gen1_n3_cnot0_n3782 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3787_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3788_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3789_o <= n3787_o & n3788_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3790 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3789_o,
    o => gen1_n4_cnot0_o);
  n3793_o <= gen1_n4_cnot0_n3790 (1);
  n3794_o <= gen1_n4_cnot0_n3790 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3795_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3796_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3797_o <= n3795_o & n3796_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3798 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3797_o,
    o => gen1_n5_cnot0_o);
  n3801_o <= gen1_n5_cnot0_n3798 (1);
  n3802_o <= gen1_n5_cnot0_n3798 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3803_o <= ctrl_prop (6);
  n3804_o <= n3802_o & n3794_o & n3786_o & n3778_o & n3770_o & n3762_o;
  n3805_o <= n3801_o & n3793_o & n3785_o & n3777_o & n3769_o & n3761_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3734_o : std_logic;
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic_vector (16 downto 0);
begin
  o <= n3752_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3734_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3735_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3736_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3737_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3738_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3739_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3740_o <= not n3739_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3741_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3742_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3743_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3744_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3745_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3746_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3747_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3748_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3749_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3750_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3751_o <= i (0);
  n3752_o <= n3734_o & n3735_o & n3736_o & n3737_o & n3738_o & n3740_o & n3741_o & n3742_o & n3743_o & n3744_o & n3745_o & n3746_o & n3747_o & n3748_o & n3749_o & n3750_o & n3751_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3693 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3701 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3709 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3717 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3725 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic_vector (4 downto 0);
  signal n3732_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3730_o;
  o <= n3731_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3732_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3690_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3691_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3692_o <= n3690_o & n3691_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3693 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3692_o,
    o => gen1_n0_cnot0_o);
  n3696_o <= gen1_n0_cnot0_n3693 (1);
  n3697_o <= gen1_n0_cnot0_n3693 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3698_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3699_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3700_o <= n3698_o & n3699_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3701 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3700_o,
    o => gen1_n1_cnot0_o);
  n3704_o <= gen1_n1_cnot0_n3701 (1);
  n3705_o <= gen1_n1_cnot0_n3701 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3706_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3707_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3708_o <= n3706_o & n3707_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3709 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3708_o,
    o => gen1_n2_cnot0_o);
  n3712_o <= gen1_n2_cnot0_n3709 (1);
  n3713_o <= gen1_n2_cnot0_n3709 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3714_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3715_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3716_o <= n3714_o & n3715_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3717 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3716_o,
    o => gen1_n3_cnot0_o);
  n3720_o <= gen1_n3_cnot0_n3717 (1);
  n3721_o <= gen1_n3_cnot0_n3717 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3722_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3723_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3724_o <= n3722_o & n3723_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3725 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3724_o,
    o => gen1_n4_cnot0_o);
  n3728_o <= gen1_n4_cnot0_n3725 (1);
  n3729_o <= gen1_n4_cnot0_n3725 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3730_o <= ctrl_prop (5);
  n3731_o <= n3729_o & n3721_o & n3713_o & n3705_o & n3697_o;
  n3732_o <= n3728_o & n3720_o & n3712_o & n3704_o & n3696_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic_vector (16 downto 0);
begin
  o <= n3687_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3667_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3668_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3669_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3670_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3671_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3672_o <= not n3671_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3673_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3674_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3675_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3676_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3677_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3678_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3679_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3680_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3681_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3682_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3683_o <= not n3682_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3684_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3685_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3686_o <= not n3685_o;
  n3687_o <= n3667_o & n3668_o & n3669_o & n3670_o & n3672_o & n3673_o & n3674_o & n3675_o & n3676_o & n3677_o & n3678_o & n3679_o & n3680_o & n3681_o & n3683_o & n3684_o & n3686_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3634 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3642 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3650 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3658 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic_vector (3 downto 0);
  signal n3665_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3663_o;
  o <= n3664_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3665_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3631_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3632_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3633_o <= n3631_o & n3632_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3634 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3633_o,
    o => gen1_n0_cnot0_o);
  n3637_o <= gen1_n0_cnot0_n3634 (1);
  n3638_o <= gen1_n0_cnot0_n3634 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3639_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3640_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3641_o <= n3639_o & n3640_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3642 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3641_o,
    o => gen1_n1_cnot0_o);
  n3645_o <= gen1_n1_cnot0_n3642 (1);
  n3646_o <= gen1_n1_cnot0_n3642 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3647_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3648_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3649_o <= n3647_o & n3648_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3650 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3649_o,
    o => gen1_n2_cnot0_o);
  n3653_o <= gen1_n2_cnot0_n3650 (1);
  n3654_o <= gen1_n2_cnot0_n3650 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3655_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3656_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3657_o <= n3655_o & n3656_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3658 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3657_o,
    o => gen1_n3_cnot0_o);
  n3661_o <= gen1_n3_cnot0_n3658 (1);
  n3662_o <= gen1_n3_cnot0_n3658 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3663_o <= ctrl_prop (4);
  n3664_o <= n3662_o & n3654_o & n3646_o & n3638_o;
  n3665_o <= n3661_o & n3653_o & n3645_o & n3637_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic_vector (16 downto 0);
begin
  o <= n3628_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3606_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3607_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3608_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3609_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3610_o <= not n3609_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3611_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3612_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3613_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3614_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3615_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3616_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3617_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3618_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3619_o <= not n3618_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3620_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3621_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3622_o <= not n3621_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3623_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3624_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3625_o <= not n3624_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3626_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3627_o <= not n3626_o;
  n3628_o <= n3606_o & n3607_o & n3608_o & n3610_o & n3611_o & n3612_o & n3613_o & n3614_o & n3615_o & n3616_o & n3617_o & n3619_o & n3620_o & n3622_o & n3623_o & n3625_o & n3627_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3581 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3589 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3597 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic_vector (2 downto 0);
  signal n3604_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3602_o;
  o <= n3603_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3604_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3578_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3579_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3580_o <= n3578_o & n3579_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3581 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3580_o,
    o => gen1_n0_cnot0_o);
  n3584_o <= gen1_n0_cnot0_n3581 (1);
  n3585_o <= gen1_n0_cnot0_n3581 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3586_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3587_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3588_o <= n3586_o & n3587_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3589 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3588_o,
    o => gen1_n1_cnot0_o);
  n3592_o <= gen1_n1_cnot0_n3589 (1);
  n3593_o <= gen1_n1_cnot0_n3589 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3594_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3595_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3596_o <= n3594_o & n3595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3597 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3596_o,
    o => gen1_n2_cnot0_o);
  n3600_o <= gen1_n2_cnot0_n3597 (1);
  n3601_o <= gen1_n2_cnot0_n3597 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3602_o <= ctrl_prop (3);
  n3603_o <= n3601_o & n3593_o & n3585_o;
  n3604_o <= n3600_o & n3592_o & n3584_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic_vector (16 downto 0);
begin
  o <= n3575_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3553_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3554_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3555_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3556_o <= not n3555_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3557_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3558_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3559_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3560_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3561_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3562_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3563_o <= not n3562_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3564_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3565_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3566_o <= not n3565_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3567_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3568_o <= not n3567_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3569_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3570_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3571_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3572_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3573_o <= not n3572_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3574_o <= i (0);
  n3575_o <= n3553_o & n3554_o & n3556_o & n3557_o & n3558_o & n3559_o & n3560_o & n3561_o & n3563_o & n3564_o & n3566_o & n3568_o & n3569_o & n3570_o & n3571_o & n3573_o & n3574_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3536 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3544 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic_vector (1 downto 0);
  signal n3551_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3549_o;
  o <= n3550_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3551_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3533_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3534_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3535_o <= n3533_o & n3534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3536 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3535_o,
    o => gen1_n0_cnot0_o);
  n3539_o <= gen1_n0_cnot0_n3536 (1);
  n3540_o <= gen1_n0_cnot0_n3536 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3541_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3542_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3543_o <= n3541_o & n3542_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3544 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3543_o,
    o => gen1_n1_cnot0_o);
  n3547_o <= gen1_n1_cnot0_n3544 (1);
  n3548_o <= gen1_n1_cnot0_n3544 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3549_o <= ctrl_prop (2);
  n3550_o <= n3548_o & n3540_o;
  n3551_o <= n3547_o & n3539_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic_vector (16 downto 0);
begin
  o <= n3530_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3504_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3505_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3506_o <= not n3505_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3507_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3508_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3509_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3510_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3511_o <= not n3510_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3512_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3513_o <= not n3512_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3514_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3515_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3516_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3517_o <= not n3516_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3518_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3519_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3520_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3521_o <= not n3520_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3522_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3523_o <= not n3522_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3524_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3525_o <= not n3524_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3526_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3527_o <= not n3526_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3528_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3529_o <= not n3528_o;
  n3530_o <= n3504_o & n3506_o & n3507_o & n3508_o & n3509_o & n3511_o & n3513_o & n3514_o & n3515_o & n3517_o & n3518_o & n3519_o & n3521_o & n3523_o & n3525_o & n3527_o & n3529_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3375 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3383 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3391 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3399 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3407 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3415 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3423 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3431 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3439 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3447 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3455 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3463 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3466_o : std_logic;
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3471 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3479 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3487 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3495 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic_vector (15 downto 0);
  signal n3502_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3500_o;
  o <= n3501_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3502_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3372_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3373_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3374_o <= n3372_o & n3373_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3375 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3374_o,
    o => gen1_n0_cnot0_o);
  n3378_o <= gen1_n0_cnot0_n3375 (1);
  n3379_o <= gen1_n0_cnot0_n3375 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3380_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3381_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3382_o <= n3380_o & n3381_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3383 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3382_o,
    o => gen1_n1_cnot0_o);
  n3386_o <= gen1_n1_cnot0_n3383 (1);
  n3387_o <= gen1_n1_cnot0_n3383 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3388_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3389_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3390_o <= n3388_o & n3389_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3391 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3390_o,
    o => gen1_n2_cnot0_o);
  n3394_o <= gen1_n2_cnot0_n3391 (1);
  n3395_o <= gen1_n2_cnot0_n3391 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3396_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3397_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3398_o <= n3396_o & n3397_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3399 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3398_o,
    o => gen1_n3_cnot0_o);
  n3402_o <= gen1_n3_cnot0_n3399 (1);
  n3403_o <= gen1_n3_cnot0_n3399 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3404_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3405_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3406_o <= n3404_o & n3405_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3407 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3406_o,
    o => gen1_n4_cnot0_o);
  n3410_o <= gen1_n4_cnot0_n3407 (1);
  n3411_o <= gen1_n4_cnot0_n3407 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3412_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3413_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3414_o <= n3412_o & n3413_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3415 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3414_o,
    o => gen1_n5_cnot0_o);
  n3418_o <= gen1_n5_cnot0_n3415 (1);
  n3419_o <= gen1_n5_cnot0_n3415 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3420_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3421_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3422_o <= n3420_o & n3421_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3423 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3422_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3426_o <= gen1_n6_cnot0_n3423 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3427_o <= gen1_n6_cnot0_n3423 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3428_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3429_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3430_o <= n3428_o & n3429_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3431 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3430_o,
    o => gen1_n7_cnot0_o);
  n3434_o <= gen1_n7_cnot0_n3431 (1);
  n3435_o <= gen1_n7_cnot0_n3431 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3436_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3437_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3438_o <= n3436_o & n3437_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3439 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3438_o,
    o => gen1_n8_cnot0_o);
  n3442_o <= gen1_n8_cnot0_n3439 (1);
  n3443_o <= gen1_n8_cnot0_n3439 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3444_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3445_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3446_o <= n3444_o & n3445_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3447 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3446_o,
    o => gen1_n9_cnot0_o);
  n3450_o <= gen1_n9_cnot0_n3447 (1);
  n3451_o <= gen1_n9_cnot0_n3447 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3452_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3453_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3454_o <= n3452_o & n3453_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3455 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3454_o,
    o => gen1_n10_cnot0_o);
  n3458_o <= gen1_n10_cnot0_n3455 (1);
  n3459_o <= gen1_n10_cnot0_n3455 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3460_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3461_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3462_o <= n3460_o & n3461_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3463 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3462_o,
    o => gen1_n11_cnot0_o);
  n3466_o <= gen1_n11_cnot0_n3463 (1);
  n3467_o <= gen1_n11_cnot0_n3463 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3468_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3469_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3470_o <= n3468_o & n3469_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3471 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3470_o,
    o => gen1_n12_cnot0_o);
  n3474_o <= gen1_n12_cnot0_n3471 (1);
  n3475_o <= gen1_n12_cnot0_n3471 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3476_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3477_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3478_o <= n3476_o & n3477_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3479 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3478_o,
    o => gen1_n13_cnot0_o);
  n3482_o <= gen1_n13_cnot0_n3479 (1);
  n3483_o <= gen1_n13_cnot0_n3479 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3484_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3485_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3486_o <= n3484_o & n3485_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3487 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3486_o,
    o => gen1_n14_cnot0_o);
  n3490_o <= gen1_n14_cnot0_n3487 (1);
  n3491_o <= gen1_n14_cnot0_n3487 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3492_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3493_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3494_o <= n3492_o & n3493_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3495 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3494_o,
    o => gen1_n15_cnot0_o);
  n3498_o <= gen1_n15_cnot0_n3495 (1);
  n3499_o <= gen1_n15_cnot0_n3495 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3500_o <= ctrl_prop (16);
  n3501_o <= n3499_o & n3491_o & n3483_o & n3475_o & n3467_o & n3459_o & n3451_o & n3443_o & n3435_o & n3427_o & n3419_o & n3411_o & n3403_o & n3395_o & n3387_o & n3379_o;
  n3502_o <= n3498_o & n3490_o & n3482_o & n3474_o & n3466_o & n3458_o & n3450_o & n3442_o & n3434_o & n3426_o & n3418_o & n3410_o & n3402_o & n3394_o & n3386_o & n3378_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3234 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3242 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3250 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3258 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3266 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3274 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3282 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3290 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3298 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3306 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3314 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3322 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3330 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3338 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3346 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3354 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3362 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic_vector (16 downto 0);
  signal n3369_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3367_o;
  o <= n3368_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3369_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3231_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3232_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3233_o <= n3231_o & n3232_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3234 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3233_o,
    o => gen1_n0_cnot0_o);
  n3237_o <= gen1_n0_cnot0_n3234 (1);
  n3238_o <= gen1_n0_cnot0_n3234 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3239_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3240_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3242 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3241_o,
    o => gen1_n1_cnot0_o);
  n3245_o <= gen1_n1_cnot0_n3242 (1);
  n3246_o <= gen1_n1_cnot0_n3242 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3247_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3248_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3249_o <= n3247_o & n3248_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3250 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3249_o,
    o => gen1_n2_cnot0_o);
  n3253_o <= gen1_n2_cnot0_n3250 (1);
  n3254_o <= gen1_n2_cnot0_n3250 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3255_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3256_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3257_o <= n3255_o & n3256_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3258 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3257_o,
    o => gen1_n3_cnot0_o);
  n3261_o <= gen1_n3_cnot0_n3258 (1);
  n3262_o <= gen1_n3_cnot0_n3258 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3263_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3264_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3266 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3265_o,
    o => gen1_n4_cnot0_o);
  n3269_o <= gen1_n4_cnot0_n3266 (1);
  n3270_o <= gen1_n4_cnot0_n3266 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3271_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3272_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3273_o <= n3271_o & n3272_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3274 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3273_o,
    o => gen1_n5_cnot0_o);
  n3277_o <= gen1_n5_cnot0_n3274 (1);
  n3278_o <= gen1_n5_cnot0_n3274 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3279_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3280_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3281_o <= n3279_o & n3280_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3282 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3281_o,
    o => gen1_n6_cnot0_o);
  n3285_o <= gen1_n6_cnot0_n3282 (1);
  n3286_o <= gen1_n6_cnot0_n3282 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3287_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3288_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3289_o <= n3287_o & n3288_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3290 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3289_o,
    o => gen1_n7_cnot0_o);
  n3293_o <= gen1_n7_cnot0_n3290 (1);
  n3294_o <= gen1_n7_cnot0_n3290 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3295_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3296_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3298 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3297_o,
    o => gen1_n8_cnot0_o);
  n3301_o <= gen1_n8_cnot0_n3298 (1);
  n3302_o <= gen1_n8_cnot0_n3298 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3303_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3304_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3305_o <= n3303_o & n3304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3306 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3305_o,
    o => gen1_n9_cnot0_o);
  n3309_o <= gen1_n9_cnot0_n3306 (1);
  n3310_o <= gen1_n9_cnot0_n3306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3311_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3312_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3313_o <= n3311_o & n3312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3314 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3313_o,
    o => gen1_n10_cnot0_o);
  n3317_o <= gen1_n10_cnot0_n3314 (1);
  n3318_o <= gen1_n10_cnot0_n3314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3319_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3320_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3322 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3321_o,
    o => gen1_n11_cnot0_o);
  n3325_o <= gen1_n11_cnot0_n3322 (1);
  n3326_o <= gen1_n11_cnot0_n3322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3327_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3328_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3330 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3329_o,
    o => gen1_n12_cnot0_o);
  n3333_o <= gen1_n12_cnot0_n3330 (1);
  n3334_o <= gen1_n12_cnot0_n3330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3335_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3336_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3338 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3337_o,
    o => gen1_n13_cnot0_o);
  n3341_o <= gen1_n13_cnot0_n3338 (1);
  n3342_o <= gen1_n13_cnot0_n3338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3343_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3344_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3345_o <= n3343_o & n3344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3346 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3345_o,
    o => gen1_n14_cnot0_o);
  n3349_o <= gen1_n14_cnot0_n3346 (1);
  n3350_o <= gen1_n14_cnot0_n3346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3351_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3352_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3354 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3353_o,
    o => gen1_n15_cnot0_o);
  n3357_o <= gen1_n15_cnot0_n3354 (1);
  n3358_o <= gen1_n15_cnot0_n3354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3359_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3360_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3361_o <= n3359_o & n3360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3362 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3361_o,
    o => gen1_n16_cnot0_o);
  n3365_o <= gen1_n16_cnot0_n3362 (1);
  n3366_o <= gen1_n16_cnot0_n3362 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3367_o <= ctrl_prop (17);
  n3368_o <= n3366_o & n3358_o & n3350_o & n3342_o & n3334_o & n3326_o & n3318_o & n3310_o & n3302_o & n3294_o & n3286_o & n3278_o & n3270_o & n3262_o & n3254_o & n3246_o & n3238_o;
  n3369_o <= n3365_o & n3357_o & n3349_o & n3341_o & n3333_o & n3325_o & n3317_o & n3309_o & n3301_o & n3293_o & n3285_o & n3277_o & n3269_o & n3261_o & n3253_o & n3245_o & n3237_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2348 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2356 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2364 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2372 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2380 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2388 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2396 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2404 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2412 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2420 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2428 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2436 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2444 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2452 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2460 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2468 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2480 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2488 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2496 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2504 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2512 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2520 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2528 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2536 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2544 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2552 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2560 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2568 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2576 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2584 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2592 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic_vector (1 downto 0);
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2604 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic_vector (1 downto 0);
  signal n2613_o : std_logic;
  signal n2614_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2615 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic_vector (1 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2626 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic_vector (1 downto 0);
  signal n2635_o : std_logic;
  signal n2636_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2637 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic_vector (1 downto 0);
  signal n2646_o : std_logic;
  signal n2647_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2648 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic_vector (1 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2659 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic_vector (1 downto 0);
  signal n2668_o : std_logic;
  signal n2669_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2670 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic_vector (1 downto 0);
  signal n2679_o : std_logic;
  signal n2680_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2681 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (1 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2692 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (1 downto 0);
  signal n2701_o : std_logic;
  signal n2702_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2703 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic_vector (1 downto 0);
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2714 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic_vector (1 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2725 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic_vector (1 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2736 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (1 downto 0);
  signal n2745_o : std_logic;
  signal n2746_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2747 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (1 downto 0);
  signal n2756_o : std_logic;
  signal n2757_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2758 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic_vector (1 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2769 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2780 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal n2788_o : std_logic;
  signal n2789_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2790 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic_vector (1 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2801 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2812 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic_vector (1 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2823 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic_vector (1 downto 0);
  signal n2832_o : std_logic;
  signal n2833_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2834 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic_vector (1 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2845 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (1 downto 0);
  signal n2854_o : std_logic;
  signal n2855_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2856 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic_vector (1 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2867 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic_vector (1 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2878 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (1 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2889 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic_vector (1 downto 0);
  signal n2898_o : std_logic;
  signal n2899_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2900 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic_vector (1 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2911 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic_vector (1 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2922 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic_vector (1 downto 0);
  signal n2931_o : std_logic;
  signal n2932_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2933 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (1 downto 0);
  signal n2942_o : std_logic;
  signal n2943_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2944 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic_vector (1 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2955 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic_vector (1 downto 0);
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2966 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2974 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2982 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2990 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2998 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3006 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3014 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3022 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3030 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3038 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3046 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3054 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3062 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3070 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3078 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3090 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3098 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3106 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3114 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3122 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3130 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3138 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3146 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3154 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3162 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3170 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3178 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3186 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3194 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3202 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3210 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic_vector (16 downto 0);
  signal n3216_o : std_logic_vector (16 downto 0);
  signal n3217_o : std_logic_vector (16 downto 0);
  signal n3218_o : std_logic_vector (16 downto 0);
  signal n3219_o : std_logic_vector (16 downto 0);
  signal n3220_o : std_logic_vector (16 downto 0);
  signal n3221_o : std_logic_vector (16 downto 0);
  signal n3222_o : std_logic_vector (16 downto 0);
  signal n3223_o : std_logic_vector (16 downto 0);
  signal n3224_o : std_logic_vector (16 downto 0);
  signal n3225_o : std_logic_vector (16 downto 0);
  signal n3226_o : std_logic_vector (16 downto 0);
  signal n3227_o : std_logic_vector (16 downto 0);
  signal n3228_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3215_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3216_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3217_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3218_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3219_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3220_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3221_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3222_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3223_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3224_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3225_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3226_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3227_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3228_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2345_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2346_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2347_o <= n2345_o & n2346_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2348 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2347_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2351_o <= gen1_n1_cnot1_j_n2348 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2352_o <= gen1_n1_cnot1_j_n2348 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2353_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2354_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2355_o <= n2353_o & n2354_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2356 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2355_o,
    o => gen1_n2_cnot1_j_o);
  n2359_o <= gen1_n2_cnot1_j_n2356 (1);
  n2360_o <= gen1_n2_cnot1_j_n2356 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2361_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2362_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2364 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2363_o,
    o => gen1_n3_cnot1_j_o);
  n2367_o <= gen1_n3_cnot1_j_n2364 (1);
  n2368_o <= gen1_n3_cnot1_j_n2364 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2369_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2370_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2371_o <= n2369_o & n2370_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2372 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2371_o,
    o => gen1_n4_cnot1_j_o);
  n2375_o <= gen1_n4_cnot1_j_n2372 (1);
  n2376_o <= gen1_n4_cnot1_j_n2372 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2377_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2378_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2379_o <= n2377_o & n2378_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2380 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2379_o,
    o => gen1_n5_cnot1_j_o);
  n2383_o <= gen1_n5_cnot1_j_n2380 (1);
  n2384_o <= gen1_n5_cnot1_j_n2380 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2385_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2386_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2388 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2387_o,
    o => gen1_n6_cnot1_j_o);
  n2391_o <= gen1_n6_cnot1_j_n2388 (1);
  n2392_o <= gen1_n6_cnot1_j_n2388 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2393_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2394_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2395_o <= n2393_o & n2394_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2396 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2395_o,
    o => gen1_n7_cnot1_j_o);
  n2399_o <= gen1_n7_cnot1_j_n2396 (1);
  n2400_o <= gen1_n7_cnot1_j_n2396 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2401_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2402_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2403_o <= n2401_o & n2402_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2404 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2403_o,
    o => gen1_n8_cnot1_j_o);
  n2407_o <= gen1_n8_cnot1_j_n2404 (1);
  n2408_o <= gen1_n8_cnot1_j_n2404 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2409_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2410_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2412 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2411_o,
    o => gen1_n9_cnot1_j_o);
  n2415_o <= gen1_n9_cnot1_j_n2412 (1);
  n2416_o <= gen1_n9_cnot1_j_n2412 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2417_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2418_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2419_o <= n2417_o & n2418_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2420 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2419_o,
    o => gen1_n10_cnot1_j_o);
  n2423_o <= gen1_n10_cnot1_j_n2420 (1);
  n2424_o <= gen1_n10_cnot1_j_n2420 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2425_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2426_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2428 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2427_o,
    o => gen1_n11_cnot1_j_o);
  n2431_o <= gen1_n11_cnot1_j_n2428 (1);
  n2432_o <= gen1_n11_cnot1_j_n2428 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2433_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2434_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2435_o <= n2433_o & n2434_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2436 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2435_o,
    o => gen1_n12_cnot1_j_o);
  n2439_o <= gen1_n12_cnot1_j_n2436 (1);
  n2440_o <= gen1_n12_cnot1_j_n2436 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2441_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2442_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2443_o <= n2441_o & n2442_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2444 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2443_o,
    o => gen1_n13_cnot1_j_o);
  n2447_o <= gen1_n13_cnot1_j_n2444 (1);
  n2448_o <= gen1_n13_cnot1_j_n2444 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2449_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2450_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2452 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2451_o,
    o => gen1_n14_cnot1_j_o);
  n2455_o <= gen1_n14_cnot1_j_n2452 (1);
  n2456_o <= gen1_n14_cnot1_j_n2452 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2457_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2458_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2459_o <= n2457_o & n2458_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2460 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2459_o,
    o => gen1_n15_cnot1_j_o);
  n2463_o <= gen1_n15_cnot1_j_n2460 (1);
  n2464_o <= gen1_n15_cnot1_j_n2460 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2465_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2466_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2467_o <= n2465_o & n2466_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2468 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2467_o,
    o => gen1_n16_cnot1_j_o);
  n2471_o <= gen1_n16_cnot1_j_n2468 (1);
  n2472_o <= gen1_n16_cnot1_j_n2468 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2473_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2474_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2475_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2476_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2477_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2478_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2479_o <= n2477_o & n2478_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2480 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2479_o,
    o => gen2_n16_cnot2_j_o);
  n2483_o <= gen2_n16_cnot2_j_n2480 (1);
  n2484_o <= gen2_n16_cnot2_j_n2480 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2485_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2486_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2488 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2487_o,
    o => gen2_n15_cnot2_j_o);
  n2491_o <= gen2_n15_cnot2_j_n2488 (1);
  n2492_o <= gen2_n15_cnot2_j_n2488 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2493_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2494_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2496 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2495_o,
    o => gen2_n14_cnot2_j_o);
  n2499_o <= gen2_n14_cnot2_j_n2496 (1);
  n2500_o <= gen2_n14_cnot2_j_n2496 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2501_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2502_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2504 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2503_o,
    o => gen2_n13_cnot2_j_o);
  n2507_o <= gen2_n13_cnot2_j_n2504 (1);
  n2508_o <= gen2_n13_cnot2_j_n2504 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2509_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2510_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2512 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2511_o,
    o => gen2_n12_cnot2_j_o);
  n2515_o <= gen2_n12_cnot2_j_n2512 (1);
  n2516_o <= gen2_n12_cnot2_j_n2512 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2517_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2518_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2520 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2519_o,
    o => gen2_n11_cnot2_j_o);
  n2523_o <= gen2_n11_cnot2_j_n2520 (1);
  n2524_o <= gen2_n11_cnot2_j_n2520 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2525_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2526_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2528 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2527_o,
    o => gen2_n10_cnot2_j_o);
  n2531_o <= gen2_n10_cnot2_j_n2528 (1);
  n2532_o <= gen2_n10_cnot2_j_n2528 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2533_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2534_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2536 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2535_o,
    o => gen2_n9_cnot2_j_o);
  n2539_o <= gen2_n9_cnot2_j_n2536 (1);
  n2540_o <= gen2_n9_cnot2_j_n2536 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2541_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2542_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2544 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2543_o,
    o => gen2_n8_cnot2_j_o);
  n2547_o <= gen2_n8_cnot2_j_n2544 (1);
  n2548_o <= gen2_n8_cnot2_j_n2544 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2549_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2550_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2552 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2551_o,
    o => gen2_n7_cnot2_j_o);
  n2555_o <= gen2_n7_cnot2_j_n2552 (1);
  n2556_o <= gen2_n7_cnot2_j_n2552 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2557_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2558_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2560 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2559_o,
    o => gen2_n6_cnot2_j_o);
  n2563_o <= gen2_n6_cnot2_j_n2560 (1);
  n2564_o <= gen2_n6_cnot2_j_n2560 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2565_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2566_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2568 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2567_o,
    o => gen2_n5_cnot2_j_o);
  n2571_o <= gen2_n5_cnot2_j_n2568 (1);
  n2572_o <= gen2_n5_cnot2_j_n2568 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2573_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2574_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2576 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2575_o,
    o => gen2_n4_cnot2_j_o);
  n2579_o <= gen2_n4_cnot2_j_n2576 (1);
  n2580_o <= gen2_n4_cnot2_j_n2576 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2581_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2582_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2584 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2583_o,
    o => gen2_n3_cnot2_j_o);
  n2587_o <= gen2_n3_cnot2_j_n2584 (1);
  n2588_o <= gen2_n3_cnot2_j_n2584 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2589_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2590_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2592 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2591_o,
    o => gen2_n2_cnot2_j_o);
  n2595_o <= gen2_n2_cnot2_j_n2592 (1);
  n2596_o <= gen2_n2_cnot2_j_n2592 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2597_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2598_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2599_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2600_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2601_o <= n2599_o & n2600_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2602_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2603_o <= n2601_o & n2602_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2604 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2603_o,
    o => gen3_n1_ccnot3_j_o);
  n2607_o <= gen3_n1_ccnot3_j_n2604 (2);
  n2608_o <= gen3_n1_ccnot3_j_n2604 (1);
  n2609_o <= gen3_n1_ccnot3_j_n2604 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2610_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2611_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2612_o <= n2610_o & n2611_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2613_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2614_o <= n2612_o & n2613_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2615 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2614_o,
    o => gen3_n2_ccnot3_j_o);
  n2618_o <= gen3_n2_ccnot3_j_n2615 (2);
  n2619_o <= gen3_n2_ccnot3_j_n2615 (1);
  n2620_o <= gen3_n2_ccnot3_j_n2615 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2621_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2622_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2623_o <= n2621_o & n2622_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2624_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2626 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2625_o,
    o => gen3_n3_ccnot3_j_o);
  n2629_o <= gen3_n3_ccnot3_j_n2626 (2);
  n2630_o <= gen3_n3_ccnot3_j_n2626 (1);
  n2631_o <= gen3_n3_ccnot3_j_n2626 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2632_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2633_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2634_o <= n2632_o & n2633_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2635_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2636_o <= n2634_o & n2635_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2637 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2636_o,
    o => gen3_n4_ccnot3_j_o);
  n2640_o <= gen3_n4_ccnot3_j_n2637 (2);
  n2641_o <= gen3_n4_ccnot3_j_n2637 (1);
  n2642_o <= gen3_n4_ccnot3_j_n2637 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2643_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2644_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2645_o <= n2643_o & n2644_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2646_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2647_o <= n2645_o & n2646_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2648 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2647_o,
    o => gen3_n5_ccnot3_j_o);
  n2651_o <= gen3_n5_ccnot3_j_n2648 (2);
  n2652_o <= gen3_n5_ccnot3_j_n2648 (1);
  n2653_o <= gen3_n5_ccnot3_j_n2648 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2654_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2655_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2656_o <= n2654_o & n2655_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2657_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2658_o <= n2656_o & n2657_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2659 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2658_o,
    o => gen3_n6_ccnot3_j_o);
  n2662_o <= gen3_n6_ccnot3_j_n2659 (2);
  n2663_o <= gen3_n6_ccnot3_j_n2659 (1);
  n2664_o <= gen3_n6_ccnot3_j_n2659 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2665_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2666_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2667_o <= n2665_o & n2666_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2668_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2669_o <= n2667_o & n2668_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2670 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2669_o,
    o => gen3_n7_ccnot3_j_o);
  n2673_o <= gen3_n7_ccnot3_j_n2670 (2);
  n2674_o <= gen3_n7_ccnot3_j_n2670 (1);
  n2675_o <= gen3_n7_ccnot3_j_n2670 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2676_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2677_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2678_o <= n2676_o & n2677_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2679_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2680_o <= n2678_o & n2679_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2681 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2680_o,
    o => gen3_n8_ccnot3_j_o);
  n2684_o <= gen3_n8_ccnot3_j_n2681 (2);
  n2685_o <= gen3_n8_ccnot3_j_n2681 (1);
  n2686_o <= gen3_n8_ccnot3_j_n2681 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2687_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2688_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2689_o <= n2687_o & n2688_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2690_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2691_o <= n2689_o & n2690_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2692 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2691_o,
    o => gen3_n9_ccnot3_j_o);
  n2695_o <= gen3_n9_ccnot3_j_n2692 (2);
  n2696_o <= gen3_n9_ccnot3_j_n2692 (1);
  n2697_o <= gen3_n9_ccnot3_j_n2692 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2698_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2699_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2700_o <= n2698_o & n2699_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2701_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2702_o <= n2700_o & n2701_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2703 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2702_o,
    o => gen3_n10_ccnot3_j_o);
  n2706_o <= gen3_n10_ccnot3_j_n2703 (2);
  n2707_o <= gen3_n10_ccnot3_j_n2703 (1);
  n2708_o <= gen3_n10_ccnot3_j_n2703 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2709_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2710_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2711_o <= n2709_o & n2710_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2712_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2714 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2713_o,
    o => gen3_n11_ccnot3_j_o);
  n2717_o <= gen3_n11_ccnot3_j_n2714 (2);
  n2718_o <= gen3_n11_ccnot3_j_n2714 (1);
  n2719_o <= gen3_n11_ccnot3_j_n2714 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2720_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2721_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2722_o <= n2720_o & n2721_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2723_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2724_o <= n2722_o & n2723_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2725 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2724_o,
    o => gen3_n12_ccnot3_j_o);
  n2728_o <= gen3_n12_ccnot3_j_n2725 (2);
  n2729_o <= gen3_n12_ccnot3_j_n2725 (1);
  n2730_o <= gen3_n12_ccnot3_j_n2725 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2731_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2732_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2733_o <= n2731_o & n2732_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2734_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2735_o <= n2733_o & n2734_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2736 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2735_o,
    o => gen3_n13_ccnot3_j_o);
  n2739_o <= gen3_n13_ccnot3_j_n2736 (2);
  n2740_o <= gen3_n13_ccnot3_j_n2736 (1);
  n2741_o <= gen3_n13_ccnot3_j_n2736 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2742_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2743_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2745_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2746_o <= n2744_o & n2745_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2747 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2746_o,
    o => gen3_n14_ccnot3_j_o);
  n2750_o <= gen3_n14_ccnot3_j_n2747 (2);
  n2751_o <= gen3_n14_ccnot3_j_n2747 (1);
  n2752_o <= gen3_n14_ccnot3_j_n2747 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2753_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2754_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2756_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2757_o <= n2755_o & n2756_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2758 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2757_o,
    o => gen3_n15_ccnot3_j_o);
  n2761_o <= gen3_n15_ccnot3_j_n2758 (2);
  n2762_o <= gen3_n15_ccnot3_j_n2758 (1);
  n2763_o <= gen3_n15_ccnot3_j_n2758 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2764_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2765_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2766_o <= n2764_o & n2765_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2767_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2768_o <= n2766_o & n2767_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2769 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2768_o,
    o => gen3_n16_ccnot3_j_o);
  n2772_o <= gen3_n16_ccnot3_j_n2769 (2);
  n2773_o <= gen3_n16_ccnot3_j_n2769 (1);
  n2774_o <= gen3_n16_ccnot3_j_n2769 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2775_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2776_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2777_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2778_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2780 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2779_o,
    o => cnot_4_o);
  n2783_o <= cnot_4_n2780 (1);
  n2784_o <= cnot_4_n2780 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2785_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2786_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2788_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2789_o <= n2787_o & n2788_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2790 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2789_o,
    o => gen4_n15_peres4_j_o);
  n2793_o <= gen4_n15_peres4_j_n2790 (2);
  n2794_o <= gen4_n15_peres4_j_n2790 (1);
  n2795_o <= gen4_n15_peres4_j_n2790 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2796_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2797_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2798_o <= n2796_o & n2797_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2799_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2800_o <= n2798_o & n2799_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2801 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2800_o,
    o => gen4_n14_peres4_j_o);
  n2804_o <= gen4_n14_peres4_j_n2801 (2);
  n2805_o <= gen4_n14_peres4_j_n2801 (1);
  n2806_o <= gen4_n14_peres4_j_n2801 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2807_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2808_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2810_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2812 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2811_o,
    o => gen4_n13_peres4_j_o);
  n2815_o <= gen4_n13_peres4_j_n2812 (2);
  n2816_o <= gen4_n13_peres4_j_n2812 (1);
  n2817_o <= gen4_n13_peres4_j_n2812 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2818_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2819_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2820_o <= n2818_o & n2819_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2821_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2822_o <= n2820_o & n2821_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2823 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2822_o,
    o => gen4_n12_peres4_j_o);
  n2826_o <= gen4_n12_peres4_j_n2823 (2);
  n2827_o <= gen4_n12_peres4_j_n2823 (1);
  n2828_o <= gen4_n12_peres4_j_n2823 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2829_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2830_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2831_o <= n2829_o & n2830_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2832_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2833_o <= n2831_o & n2832_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2834 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2833_o,
    o => gen4_n11_peres4_j_o);
  n2837_o <= gen4_n11_peres4_j_n2834 (2);
  n2838_o <= gen4_n11_peres4_j_n2834 (1);
  n2839_o <= gen4_n11_peres4_j_n2834 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2840_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2841_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2842_o <= n2840_o & n2841_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2843_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2844_o <= n2842_o & n2843_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2845 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2844_o,
    o => gen4_n10_peres4_j_o);
  n2848_o <= gen4_n10_peres4_j_n2845 (2);
  n2849_o <= gen4_n10_peres4_j_n2845 (1);
  n2850_o <= gen4_n10_peres4_j_n2845 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2851_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2852_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2853_o <= n2851_o & n2852_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2854_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2855_o <= n2853_o & n2854_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2856 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2855_o,
    o => gen4_n9_peres4_j_o);
  n2859_o <= gen4_n9_peres4_j_n2856 (2);
  n2860_o <= gen4_n9_peres4_j_n2856 (1);
  n2861_o <= gen4_n9_peres4_j_n2856 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2862_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2863_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2864_o <= n2862_o & n2863_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2865_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2866_o <= n2864_o & n2865_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2867 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2866_o,
    o => gen4_n8_peres4_j_o);
  n2870_o <= gen4_n8_peres4_j_n2867 (2);
  n2871_o <= gen4_n8_peres4_j_n2867 (1);
  n2872_o <= gen4_n8_peres4_j_n2867 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2873_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2874_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2875_o <= n2873_o & n2874_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2876_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2877_o <= n2875_o & n2876_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2878 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2877_o,
    o => gen4_n7_peres4_j_o);
  n2881_o <= gen4_n7_peres4_j_n2878 (2);
  n2882_o <= gen4_n7_peres4_j_n2878 (1);
  n2883_o <= gen4_n7_peres4_j_n2878 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2884_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2885_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2886_o <= n2884_o & n2885_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2887_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2888_o <= n2886_o & n2887_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2889 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2888_o,
    o => gen4_n6_peres4_j_o);
  n2892_o <= gen4_n6_peres4_j_n2889 (2);
  n2893_o <= gen4_n6_peres4_j_n2889 (1);
  n2894_o <= gen4_n6_peres4_j_n2889 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2895_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2896_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2897_o <= n2895_o & n2896_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2898_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2899_o <= n2897_o & n2898_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2900 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2899_o,
    o => gen4_n5_peres4_j_o);
  n2903_o <= gen4_n5_peres4_j_n2900 (2);
  n2904_o <= gen4_n5_peres4_j_n2900 (1);
  n2905_o <= gen4_n5_peres4_j_n2900 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2906_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2907_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2908_o <= n2906_o & n2907_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2909_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2910_o <= n2908_o & n2909_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2911 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2910_o,
    o => gen4_n4_peres4_j_o);
  n2914_o <= gen4_n4_peres4_j_n2911 (2);
  n2915_o <= gen4_n4_peres4_j_n2911 (1);
  n2916_o <= gen4_n4_peres4_j_n2911 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2917_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2918_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2919_o <= n2917_o & n2918_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2920_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2921_o <= n2919_o & n2920_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2922 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2921_o,
    o => gen4_n3_peres4_j_o);
  n2925_o <= gen4_n3_peres4_j_n2922 (2);
  n2926_o <= gen4_n3_peres4_j_n2922 (1);
  n2927_o <= gen4_n3_peres4_j_n2922 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2928_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2929_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2930_o <= n2928_o & n2929_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2931_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2932_o <= n2930_o & n2931_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2933 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2932_o,
    o => gen4_n2_peres4_j_o);
  n2936_o <= gen4_n2_peres4_j_n2933 (2);
  n2937_o <= gen4_n2_peres4_j_n2933 (1);
  n2938_o <= gen4_n2_peres4_j_n2933 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2939_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2940_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2942_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2943_o <= n2941_o & n2942_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2944 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2943_o,
    o => gen4_n1_peres4_j_o);
  n2947_o <= gen4_n1_peres4_j_n2944 (2);
  n2948_o <= gen4_n1_peres4_j_n2944 (1);
  n2949_o <= gen4_n1_peres4_j_n2944 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2950_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2951_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2952_o <= n2950_o & n2951_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2953_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2954_o <= n2952_o & n2953_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2955 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2954_o,
    o => gen4_n0_peres4_j_o);
  n2958_o <= gen4_n0_peres4_j_n2955 (2);
  n2959_o <= gen4_n0_peres4_j_n2955 (1);
  n2960_o <= gen4_n0_peres4_j_n2955 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2961_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2962_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2963_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2964_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2965_o <= n2963_o & n2964_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2966 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2965_o,
    o => gen5_n1_cnot5_j_o);
  n2969_o <= gen5_n1_cnot5_j_n2966 (1);
  n2970_o <= gen5_n1_cnot5_j_n2966 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2971_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2972_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2974 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2973_o,
    o => gen5_n2_cnot5_j_o);
  n2977_o <= gen5_n2_cnot5_j_n2974 (1);
  n2978_o <= gen5_n2_cnot5_j_n2974 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2979_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2980_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2981_o <= n2979_o & n2980_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2982 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2981_o,
    o => gen5_n3_cnot5_j_o);
  n2985_o <= gen5_n3_cnot5_j_n2982 (1);
  n2986_o <= gen5_n3_cnot5_j_n2982 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2987_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2988_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2989_o <= n2987_o & n2988_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2990 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2989_o,
    o => gen5_n4_cnot5_j_o);
  n2993_o <= gen5_n4_cnot5_j_n2990 (1);
  n2994_o <= gen5_n4_cnot5_j_n2990 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2995_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2996_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2997_o <= n2995_o & n2996_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2998 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2997_o,
    o => gen5_n5_cnot5_j_o);
  n3001_o <= gen5_n5_cnot5_j_n2998 (1);
  n3002_o <= gen5_n5_cnot5_j_n2998 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3003_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3004_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3005_o <= n3003_o & n3004_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3006 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3005_o,
    o => gen5_n6_cnot5_j_o);
  n3009_o <= gen5_n6_cnot5_j_n3006 (1);
  n3010_o <= gen5_n6_cnot5_j_n3006 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3011_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3012_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3013_o <= n3011_o & n3012_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3014 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3013_o,
    o => gen5_n7_cnot5_j_o);
  n3017_o <= gen5_n7_cnot5_j_n3014 (1);
  n3018_o <= gen5_n7_cnot5_j_n3014 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3019_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3020_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3021_o <= n3019_o & n3020_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3022 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3021_o,
    o => gen5_n8_cnot5_j_o);
  n3025_o <= gen5_n8_cnot5_j_n3022 (1);
  n3026_o <= gen5_n8_cnot5_j_n3022 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3027_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3028_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3029_o <= n3027_o & n3028_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3030 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3029_o,
    o => gen5_n9_cnot5_j_o);
  n3033_o <= gen5_n9_cnot5_j_n3030 (1);
  n3034_o <= gen5_n9_cnot5_j_n3030 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3035_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3036_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3037_o <= n3035_o & n3036_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3038 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3037_o,
    o => gen5_n10_cnot5_j_o);
  n3041_o <= gen5_n10_cnot5_j_n3038 (1);
  n3042_o <= gen5_n10_cnot5_j_n3038 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3043_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3044_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3046 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3045_o,
    o => gen5_n11_cnot5_j_o);
  n3049_o <= gen5_n11_cnot5_j_n3046 (1);
  n3050_o <= gen5_n11_cnot5_j_n3046 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3051_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3052_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3054 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3053_o,
    o => gen5_n12_cnot5_j_o);
  n3057_o <= gen5_n12_cnot5_j_n3054 (1);
  n3058_o <= gen5_n12_cnot5_j_n3054 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3059_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3060_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3062 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3061_o,
    o => gen5_n13_cnot5_j_o);
  n3065_o <= gen5_n13_cnot5_j_n3062 (1);
  n3066_o <= gen5_n13_cnot5_j_n3062 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3067_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3068_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3070 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3069_o,
    o => gen5_n14_cnot5_j_o);
  n3073_o <= gen5_n14_cnot5_j_n3070 (1);
  n3074_o <= gen5_n14_cnot5_j_n3070 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3075_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3076_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3078 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3077_o,
    o => gen5_n15_cnot5_j_o);
  n3081_o <= gen5_n15_cnot5_j_n3078 (1);
  n3082_o <= gen5_n15_cnot5_j_n3078 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3083_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3084_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3085_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3086_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3087_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3088_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3089_o <= n3087_o & n3088_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3090 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3089_o,
    o => gen6_n1_cnot1_j_o);
  n3093_o <= gen6_n1_cnot1_j_n3090 (1);
  n3094_o <= gen6_n1_cnot1_j_n3090 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3095_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3096_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3097_o <= n3095_o & n3096_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3098 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3097_o,
    o => gen6_n2_cnot1_j_o);
  n3101_o <= gen6_n2_cnot1_j_n3098 (1);
  n3102_o <= gen6_n2_cnot1_j_n3098 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3103_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3104_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3105_o <= n3103_o & n3104_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3106 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3105_o,
    o => gen6_n3_cnot1_j_o);
  n3109_o <= gen6_n3_cnot1_j_n3106 (1);
  n3110_o <= gen6_n3_cnot1_j_n3106 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3111_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3112_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3113_o <= n3111_o & n3112_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3114 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3113_o,
    o => gen6_n4_cnot1_j_o);
  n3117_o <= gen6_n4_cnot1_j_n3114 (1);
  n3118_o <= gen6_n4_cnot1_j_n3114 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3119_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3120_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3121_o <= n3119_o & n3120_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3122 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3121_o,
    o => gen6_n5_cnot1_j_o);
  n3125_o <= gen6_n5_cnot1_j_n3122 (1);
  n3126_o <= gen6_n5_cnot1_j_n3122 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3127_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3128_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3129_o <= n3127_o & n3128_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3130 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3129_o,
    o => gen6_n6_cnot1_j_o);
  n3133_o <= gen6_n6_cnot1_j_n3130 (1);
  n3134_o <= gen6_n6_cnot1_j_n3130 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3135_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3136_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3137_o <= n3135_o & n3136_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3138 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3137_o,
    o => gen6_n7_cnot1_j_o);
  n3141_o <= gen6_n7_cnot1_j_n3138 (1);
  n3142_o <= gen6_n7_cnot1_j_n3138 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3143_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3144_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3145_o <= n3143_o & n3144_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3146 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3145_o,
    o => gen6_n8_cnot1_j_o);
  n3149_o <= gen6_n8_cnot1_j_n3146 (1);
  n3150_o <= gen6_n8_cnot1_j_n3146 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3151_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3152_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3153_o <= n3151_o & n3152_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3154 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3153_o,
    o => gen6_n9_cnot1_j_o);
  n3157_o <= gen6_n9_cnot1_j_n3154 (1);
  n3158_o <= gen6_n9_cnot1_j_n3154 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3159_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3160_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3161_o <= n3159_o & n3160_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3162 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3161_o,
    o => gen6_n10_cnot1_j_o);
  n3165_o <= gen6_n10_cnot1_j_n3162 (1);
  n3166_o <= gen6_n10_cnot1_j_n3162 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3167_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3168_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3169_o <= n3167_o & n3168_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3170 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3169_o,
    o => gen6_n11_cnot1_j_o);
  n3173_o <= gen6_n11_cnot1_j_n3170 (1);
  n3174_o <= gen6_n11_cnot1_j_n3170 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3175_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3176_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3177_o <= n3175_o & n3176_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3178 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3177_o,
    o => gen6_n12_cnot1_j_o);
  n3181_o <= gen6_n12_cnot1_j_n3178 (1);
  n3182_o <= gen6_n12_cnot1_j_n3178 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3183_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3184_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3185_o <= n3183_o & n3184_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3186 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3185_o,
    o => gen6_n13_cnot1_j_o);
  n3189_o <= gen6_n13_cnot1_j_n3186 (1);
  n3190_o <= gen6_n13_cnot1_j_n3186 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3191_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3192_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3193_o <= n3191_o & n3192_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3194 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3193_o,
    o => gen6_n14_cnot1_j_o);
  n3197_o <= gen6_n14_cnot1_j_n3194 (1);
  n3198_o <= gen6_n14_cnot1_j_n3194 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3199_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3200_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3201_o <= n3199_o & n3200_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3202 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3201_o,
    o => gen6_n15_cnot1_j_o);
  n3205_o <= gen6_n15_cnot1_j_n3202 (1);
  n3206_o <= gen6_n15_cnot1_j_n3202 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3207_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3208_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3209_o <= n3207_o & n3208_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3210 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3209_o,
    o => gen6_n16_cnot1_j_o);
  n3213_o <= gen6_n16_cnot1_j_n3210 (1);
  n3214_o <= gen6_n16_cnot1_j_n3210 (0);
  n3215_o <= n2471_o & n2463_o & n2455_o & n2447_o & n2439_o & n2431_o & n2423_o & n2415_o & n2407_o & n2399_o & n2391_o & n2383_o & n2375_o & n2367_o & n2359_o & n2351_o & n2473_o;
  n3216_o <= n2472_o & n2464_o & n2456_o & n2448_o & n2440_o & n2432_o & n2424_o & n2416_o & n2408_o & n2400_o & n2392_o & n2384_o & n2376_o & n2368_o & n2360_o & n2352_o & n2474_o;
  n3217_o <= n2476_o & n2483_o & n2491_o & n2499_o & n2507_o & n2515_o & n2523_o & n2531_o & n2539_o & n2547_o & n2555_o & n2563_o & n2571_o & n2579_o & n2587_o & n2595_o & n2475_o;
  n3218_o <= n2484_o & n2492_o & n2500_o & n2508_o & n2516_o & n2524_o & n2532_o & n2540_o & n2548_o & n2556_o & n2564_o & n2572_o & n2580_o & n2588_o & n2596_o & n2597_o;
  n3219_o <= n2774_o & n2763_o & n2752_o & n2741_o & n2730_o & n2719_o & n2708_o & n2697_o & n2686_o & n2675_o & n2664_o & n2653_o & n2642_o & n2631_o & n2620_o & n2609_o & n2598_o;
  n3220_o <= n2775_o & n2773_o & n2762_o & n2751_o & n2740_o & n2729_o & n2718_o & n2707_o & n2696_o & n2685_o & n2674_o & n2663_o & n2652_o & n2641_o & n2630_o & n2619_o & n2608_o;
  n3221_o <= n2776_o & n2772_o & n2761_o & n2750_o & n2739_o & n2728_o & n2717_o & n2706_o & n2695_o & n2684_o & n2673_o & n2662_o & n2651_o & n2640_o & n2629_o & n2618_o & n2607_o;
  n3222_o <= n2783_o & n2793_o & n2804_o & n2815_o & n2826_o & n2837_o & n2848_o & n2859_o & n2870_o & n2881_o & n2892_o & n2903_o & n2914_o & n2925_o & n2936_o & n2947_o & n2958_o;
  n3223_o <= n2795_o & n2806_o & n2817_o & n2828_o & n2839_o & n2850_o & n2861_o & n2872_o & n2883_o & n2894_o & n2905_o & n2916_o & n2927_o & n2938_o & n2949_o & n2960_o & n2961_o;
  n3224_o <= n2784_o & n2794_o & n2805_o & n2816_o & n2827_o & n2838_o & n2849_o & n2860_o & n2871_o & n2882_o & n2893_o & n2904_o & n2915_o & n2926_o & n2937_o & n2948_o & n2959_o;
  n3225_o <= n3082_o & n3074_o & n3066_o & n3058_o & n3050_o & n3042_o & n3034_o & n3026_o & n3018_o & n3010_o & n3002_o & n2994_o & n2986_o & n2978_o & n2970_o & n2962_o;
  n3226_o <= n3084_o & n3081_o & n3073_o & n3065_o & n3057_o & n3049_o & n3041_o & n3033_o & n3025_o & n3017_o & n3009_o & n3001_o & n2993_o & n2985_o & n2977_o & n2969_o & n3083_o;
  n3227_o <= n3213_o & n3205_o & n3197_o & n3189_o & n3181_o & n3173_o & n3165_o & n3157_o & n3149_o & n3141_o & n3133_o & n3125_o & n3117_o & n3109_o & n3101_o & n3093_o & n3085_o;
  n3228_o <= n3214_o & n3206_o & n3198_o & n3190_o & n3182_o & n3174_o & n3166_o & n3158_o & n3150_o & n3142_o & n3134_o & n3126_o & n3118_o & n3110_o & n3102_o & n3094_o & n3086_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2334_o : std_logic;
  signal n2335_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2336 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2341_o;
  o <= n2340_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2342_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2334_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2335_o <= n2334_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2336 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2335_o,
    o => gen1_n0_cnot0_o);
  n2339_o <= gen1_n0_cnot0_n2336 (1);
  n2340_o <= gen1_n0_cnot0_n2336 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2341_o <= ctrl_prop (1);
  n2342_o <= n2339_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2188 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2196 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2204 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2212 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2220 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2228 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2236 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2244 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2252 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2260 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2268 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2276 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2284 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2292 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2300 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2308 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2316 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2324 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic_vector (17 downto 0);
  signal n2331_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2329_o;
  o <= n2330_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2331_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2185_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2186_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2188 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2187_o,
    o => gen1_n0_cnot0_o);
  n2191_o <= gen1_n0_cnot0_n2188 (1);
  n2192_o <= gen1_n0_cnot0_n2188 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2193_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2194_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2196 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2195_o,
    o => gen1_n1_cnot0_o);
  n2199_o <= gen1_n1_cnot0_n2196 (1);
  n2200_o <= gen1_n1_cnot0_n2196 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2201_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2202_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2204 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2203_o,
    o => gen1_n2_cnot0_o);
  n2207_o <= gen1_n2_cnot0_n2204 (1);
  n2208_o <= gen1_n2_cnot0_n2204 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2209_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2210_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2212 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2211_o,
    o => gen1_n3_cnot0_o);
  n2215_o <= gen1_n3_cnot0_n2212 (1);
  n2216_o <= gen1_n3_cnot0_n2212 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2217_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2218_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2220 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2219_o,
    o => gen1_n4_cnot0_o);
  n2223_o <= gen1_n4_cnot0_n2220 (1);
  n2224_o <= gen1_n4_cnot0_n2220 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2225_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2226_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2227_o <= n2225_o & n2226_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2228 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2227_o,
    o => gen1_n5_cnot0_o);
  n2231_o <= gen1_n5_cnot0_n2228 (1);
  n2232_o <= gen1_n5_cnot0_n2228 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2233_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2234_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2236 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2235_o,
    o => gen1_n6_cnot0_o);
  n2239_o <= gen1_n6_cnot0_n2236 (1);
  n2240_o <= gen1_n6_cnot0_n2236 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2241_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2242_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2243_o <= n2241_o & n2242_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2244 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2243_o,
    o => gen1_n7_cnot0_o);
  n2247_o <= gen1_n7_cnot0_n2244 (1);
  n2248_o <= gen1_n7_cnot0_n2244 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2249_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2250_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2252 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2251_o,
    o => gen1_n8_cnot0_o);
  n2255_o <= gen1_n8_cnot0_n2252 (1);
  n2256_o <= gen1_n8_cnot0_n2252 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2257_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2258_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2260 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2259_o,
    o => gen1_n9_cnot0_o);
  n2263_o <= gen1_n9_cnot0_n2260 (1);
  n2264_o <= gen1_n9_cnot0_n2260 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2265_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2266_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2268 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2267_o,
    o => gen1_n10_cnot0_o);
  n2271_o <= gen1_n10_cnot0_n2268 (1);
  n2272_o <= gen1_n10_cnot0_n2268 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2273_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2274_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2276 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2275_o,
    o => gen1_n11_cnot0_o);
  n2279_o <= gen1_n11_cnot0_n2276 (1);
  n2280_o <= gen1_n11_cnot0_n2276 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2281_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2282_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2284 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2283_o,
    o => gen1_n12_cnot0_o);
  n2287_o <= gen1_n12_cnot0_n2284 (1);
  n2288_o <= gen1_n12_cnot0_n2284 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2289_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2290_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2291_o <= n2289_o & n2290_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2292 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2291_o,
    o => gen1_n13_cnot0_o);
  n2295_o <= gen1_n13_cnot0_n2292 (1);
  n2296_o <= gen1_n13_cnot0_n2292 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2297_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2298_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2300 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2299_o,
    o => gen1_n14_cnot0_o);
  n2303_o <= gen1_n14_cnot0_n2300 (1);
  n2304_o <= gen1_n14_cnot0_n2300 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2305_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2306_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2307_o <= n2305_o & n2306_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2308 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2307_o,
    o => gen1_n15_cnot0_o);
  n2311_o <= gen1_n15_cnot0_n2308 (1);
  n2312_o <= gen1_n15_cnot0_n2308 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2313_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2314_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2315_o <= n2313_o & n2314_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2316 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2315_o,
    o => gen1_n16_cnot0_o);
  n2319_o <= gen1_n16_cnot0_n2316 (1);
  n2320_o <= gen1_n16_cnot0_n2316 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2321_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2322_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2323_o <= n2321_o & n2322_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2324 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2323_o,
    o => gen1_n17_cnot0_o);
  n2327_o <= gen1_n17_cnot0_n2324 (1);
  n2328_o <= gen1_n17_cnot0_n2324 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2329_o <= ctrl_prop (18);
  n2330_o <= n2328_o & n2320_o & n2312_o & n2304_o & n2296_o & n2288_o & n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & n2240_o & n2232_o & n2224_o & n2216_o & n2208_o & n2200_o & n2192_o;
  n2331_o <= n2327_o & n2319_o & n2311_o & n2303_o & n2295_o & n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2247_o & n2239_o & n2231_o & n2223_o & n2215_o & n2207_o & n2199_o & n2191_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2171 : std_logic;
  signal cnotr_n2172 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2177 : std_logic_vector (17 downto 0);
  signal add_n2178 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2171;
  a_out <= add_n2177;
  s <= add_n2178;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2172; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2171 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2172 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2177 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2178 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal cnota_n1373 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic_vector (1 downto 0);
  signal cnotb_n1380 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic_vector (1 downto 0);
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1388 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic_vector (1 downto 0);
  signal n1397_o : std_logic;
  signal n1398_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1399 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1409 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (1 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1421 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1431 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic_vector (1 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1443 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1453 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic_vector (1 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1465 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1475 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic_vector (1 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1487 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1497 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal n1507_o : std_logic;
  signal n1508_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1509 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1519 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic_vector (1 downto 0);
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1531 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1541 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic_vector (1 downto 0);
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1553 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1563 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic_vector (1 downto 0);
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1575 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1585 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic_vector (1 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1597 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1607 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic_vector (1 downto 0);
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1619 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1629 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic_vector (1 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1641 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1651 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1663 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1673 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic_vector (1 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1685 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1695 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic_vector (1 downto 0);
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1707 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1717 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (1 downto 0);
  signal n1727_o : std_logic;
  signal n1728_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1729 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1739 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic_vector (1 downto 0);
  signal n1749_o : std_logic;
  signal n1750_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1751 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1761 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic_vector (1 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1773 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1783 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1795 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1805 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1817 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1827 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (1 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1839 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1849 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (1 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1861 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1871 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (1 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1883 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1893 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (1 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1905 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1915 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1927 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1937 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1949 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1959 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1971 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1981 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1993 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2003 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2015 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2025 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2037 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2047 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n2059 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n2069 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (1 downto 0);
  signal n2079_o : std_logic;
  signal n2080_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n2081 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n2091 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2101 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic_vector (1 downto 0);
  signal cnotea_n2108 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic_vector (17 downto 0);
  signal n2114_o : std_logic_vector (17 downto 0);
  signal n2115_o : std_logic_vector (17 downto 0);
  signal n2116_o : std_logic_vector (16 downto 0);
  signal n2117_o : std_logic_vector (16 downto 0);
  signal n2118_o : std_logic_vector (16 downto 0);
  signal n2119_o : std_logic_vector (16 downto 0);
  signal n2120_o : std_logic_vector (3 downto 0);
  signal n2121_o : std_logic_vector (3 downto 0);
  signal n2122_o : std_logic_vector (3 downto 0);
  signal n2123_o : std_logic_vector (3 downto 0);
  signal n2124_o : std_logic_vector (3 downto 0);
  signal n2125_o : std_logic_vector (3 downto 0);
  signal n2126_o : std_logic_vector (3 downto 0);
  signal n2127_o : std_logic_vector (3 downto 0);
  signal n2128_o : std_logic_vector (3 downto 0);
  signal n2129_o : std_logic_vector (3 downto 0);
  signal n2130_o : std_logic_vector (3 downto 0);
  signal n2131_o : std_logic_vector (3 downto 0);
  signal n2132_o : std_logic_vector (3 downto 0);
  signal n2133_o : std_logic_vector (3 downto 0);
  signal n2134_o : std_logic_vector (3 downto 0);
  signal n2135_o : std_logic_vector (3 downto 0);
  signal n2136_o : std_logic_vector (3 downto 0);
  signal n2137_o : std_logic_vector (3 downto 0);
  signal n2138_o : std_logic_vector (3 downto 0);
  signal n2139_o : std_logic_vector (3 downto 0);
  signal n2140_o : std_logic_vector (3 downto 0);
  signal n2141_o : std_logic_vector (3 downto 0);
  signal n2142_o : std_logic_vector (3 downto 0);
  signal n2143_o : std_logic_vector (3 downto 0);
  signal n2144_o : std_logic_vector (3 downto 0);
  signal n2145_o : std_logic_vector (3 downto 0);
  signal n2146_o : std_logic_vector (3 downto 0);
  signal n2147_o : std_logic_vector (3 downto 0);
  signal n2148_o : std_logic_vector (3 downto 0);
  signal n2149_o : std_logic_vector (3 downto 0);
  signal n2150_o : std_logic_vector (3 downto 0);
  signal n2151_o : std_logic_vector (3 downto 0);
  signal n2152_o : std_logic_vector (3 downto 0);
  signal n2153_o : std_logic_vector (3 downto 0);
  signal n2154_o : std_logic_vector (3 downto 0);
  signal n2155_o : std_logic_vector (3 downto 0);
  signal n2156_o : std_logic_vector (3 downto 0);
  signal n2157_o : std_logic_vector (3 downto 0);
  signal n2158_o : std_logic_vector (3 downto 0);
  signal n2159_o : std_logic_vector (3 downto 0);
  signal n2160_o : std_logic_vector (3 downto 0);
  signal n2161_o : std_logic_vector (3 downto 0);
  signal n2162_o : std_logic_vector (3 downto 0);
  signal n2163_o : std_logic_vector (3 downto 0);
  signal n2164_o : std_logic_vector (3 downto 0);
  signal n2165_o : std_logic_vector (3 downto 0);
  signal n2166_o : std_logic_vector (3 downto 0);
  signal n2167_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2113_o;
  b_out <= n2114_o;
  s <= n2115_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2116_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2117_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2118_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2119_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1376_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1383_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1377_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1370_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1371_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1373 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1372_o,
    o => cnota_o);
  n1376_o <= cnota_n1373 (1);
  n1377_o <= cnota_n1373 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1378_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1379_o <= n1378_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1380 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1379_o,
    o => cnotb_o);
  n1383_o <= cnotb_n1380 (1);
  n1384_o <= cnotb_n1380 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1385_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1386_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1388 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1387_o,
    o => ccnotc_o);
  n1391_o <= ccnotc_n1388 (2);
  n1392_o <= ccnotc_n1388 (1);
  n1393_o <= ccnotc_n1388 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2120_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2121_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2122_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1394_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1395_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1396_o <= n1394_o & n1395_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1397_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1398_o <= n1396_o & n1397_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1399 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1398_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1402_o <= gen1_n1_ccnot1_n1399 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1403_o <= gen1_n1_ccnot1_n1399 (1);
  n1404_o <= gen1_n1_ccnot1_n1399 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1405_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1406_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1407_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1408_o <= n1406_o & n1407_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1409 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1408_o,
    o => gen1_n1_cnot1_o);
  n1412_o <= gen1_n1_cnot1_n1409 (1);
  n1413_o <= gen1_n1_cnot1_n1409 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1414_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1415_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1416_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1417_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1419_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1420_o <= n1418_o & n1419_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1421 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1420_o,
    o => gen1_n1_ccnot2_o);
  n1424_o <= gen1_n1_ccnot2_n1421 (2);
  n1425_o <= gen1_n1_ccnot2_n1421 (1);
  n1426_o <= gen1_n1_ccnot2_n1421 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1427_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1428_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1429_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1430_o <= n1428_o & n1429_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1431 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1430_o,
    o => gen1_n1_cnot2_o);
  n1434_o <= gen1_n1_cnot2_n1431 (1);
  n1435_o <= gen1_n1_cnot2_n1431 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1436_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1437_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2123_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2124_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2125_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1438_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1439_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1440_o <= n1438_o & n1439_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1441_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1443 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1442_o,
    o => gen1_n2_ccnot1_o);
  n1446_o <= gen1_n2_ccnot1_n1443 (2);
  n1447_o <= gen1_n2_ccnot1_n1443 (1);
  n1448_o <= gen1_n2_ccnot1_n1443 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1449_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1450_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1451_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1452_o <= n1450_o & n1451_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1453 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1452_o,
    o => gen1_n2_cnot1_o);
  n1456_o <= gen1_n2_cnot1_n1453 (1);
  n1457_o <= gen1_n2_cnot1_n1453 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1458_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1459_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1460_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1461_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1462_o <= n1460_o & n1461_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1463_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1464_o <= n1462_o & n1463_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1465 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1464_o,
    o => gen1_n2_ccnot2_o);
  n1468_o <= gen1_n2_ccnot2_n1465 (2);
  n1469_o <= gen1_n2_ccnot2_n1465 (1);
  n1470_o <= gen1_n2_ccnot2_n1465 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1471_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1472_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1473_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1474_o <= n1472_o & n1473_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1475 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1474_o,
    o => gen1_n2_cnot2_o);
  n1478_o <= gen1_n2_cnot2_n1475 (1);
  n1479_o <= gen1_n2_cnot2_n1475 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1480_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1481_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2126_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2127_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2128_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1482_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1483_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1484_o <= n1482_o & n1483_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1485_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1487 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1486_o,
    o => gen1_n3_ccnot1_o);
  n1490_o <= gen1_n3_ccnot1_n1487 (2);
  n1491_o <= gen1_n3_ccnot1_n1487 (1);
  n1492_o <= gen1_n3_ccnot1_n1487 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1493_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1494_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1495_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1496_o <= n1494_o & n1495_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1497 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1496_o,
    o => gen1_n3_cnot1_o);
  n1500_o <= gen1_n3_cnot1_n1497 (1);
  n1501_o <= gen1_n3_cnot1_n1497 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1502_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1503_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1504_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1505_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1507_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1508_o <= n1506_o & n1507_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1509 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1508_o,
    o => gen1_n3_ccnot2_o);
  n1512_o <= gen1_n3_ccnot2_n1509 (2);
  n1513_o <= gen1_n3_ccnot2_n1509 (1);
  n1514_o <= gen1_n3_ccnot2_n1509 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1515_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1516_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1517_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1518_o <= n1516_o & n1517_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1519 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1518_o,
    o => gen1_n3_cnot2_o);
  n1522_o <= gen1_n3_cnot2_n1519 (1);
  n1523_o <= gen1_n3_cnot2_n1519 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1524_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1525_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2129_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2130_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2131_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1526_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1527_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1528_o <= n1526_o & n1527_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1529_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1531 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1530_o,
    o => gen1_n4_ccnot1_o);
  n1534_o <= gen1_n4_ccnot1_n1531 (2);
  n1535_o <= gen1_n4_ccnot1_n1531 (1);
  n1536_o <= gen1_n4_ccnot1_n1531 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1537_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1538_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1539_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1541 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1540_o,
    o => gen1_n4_cnot1_o);
  n1544_o <= gen1_n4_cnot1_n1541 (1);
  n1545_o <= gen1_n4_cnot1_n1541 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1546_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1547_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1548_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1549_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1550_o <= n1548_o & n1549_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1551_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1552_o <= n1550_o & n1551_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1553 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1552_o,
    o => gen1_n4_ccnot2_o);
  n1556_o <= gen1_n4_ccnot2_n1553 (2);
  n1557_o <= gen1_n4_ccnot2_n1553 (1);
  n1558_o <= gen1_n4_ccnot2_n1553 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1559_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1560_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1561_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1563 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1562_o,
    o => gen1_n4_cnot2_o);
  n1566_o <= gen1_n4_cnot2_n1563 (1);
  n1567_o <= gen1_n4_cnot2_n1563 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1568_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1569_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2132_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2133_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2134_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1570_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1571_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1572_o <= n1570_o & n1571_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1573_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1575 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1574_o,
    o => gen1_n5_ccnot1_o);
  n1578_o <= gen1_n5_ccnot1_n1575 (2);
  n1579_o <= gen1_n5_ccnot1_n1575 (1);
  n1580_o <= gen1_n5_ccnot1_n1575 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1581_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1582_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1583_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1584_o <= n1582_o & n1583_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1585 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1584_o,
    o => gen1_n5_cnot1_o);
  n1588_o <= gen1_n5_cnot1_n1585 (1);
  n1589_o <= gen1_n5_cnot1_n1585 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1590_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1591_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1592_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1593_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1595_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1596_o <= n1594_o & n1595_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1597 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1596_o,
    o => gen1_n5_ccnot2_o);
  n1600_o <= gen1_n5_ccnot2_n1597 (2);
  n1601_o <= gen1_n5_ccnot2_n1597 (1);
  n1602_o <= gen1_n5_ccnot2_n1597 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1603_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1604_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1605_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1606_o <= n1604_o & n1605_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1607 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1606_o,
    o => gen1_n5_cnot2_o);
  n1610_o <= gen1_n5_cnot2_n1607 (1);
  n1611_o <= gen1_n5_cnot2_n1607 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1612_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1613_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2135_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2136_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2137_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1614_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1615_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1616_o <= n1614_o & n1615_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1617_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1619 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1618_o,
    o => gen1_n6_ccnot1_o);
  n1622_o <= gen1_n6_ccnot1_n1619 (2);
  n1623_o <= gen1_n6_ccnot1_n1619 (1);
  n1624_o <= gen1_n6_ccnot1_n1619 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1625_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1626_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1627_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1628_o <= n1626_o & n1627_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1629 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1628_o,
    o => gen1_n6_cnot1_o);
  n1632_o <= gen1_n6_cnot1_n1629 (1);
  n1633_o <= gen1_n6_cnot1_n1629 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1634_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1635_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1636_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1637_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1638_o <= n1636_o & n1637_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1639_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1641 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1640_o,
    o => gen1_n6_ccnot2_o);
  n1644_o <= gen1_n6_ccnot2_n1641 (2);
  n1645_o <= gen1_n6_ccnot2_n1641 (1);
  n1646_o <= gen1_n6_ccnot2_n1641 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1647_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1648_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1649_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1650_o <= n1648_o & n1649_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1651 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1650_o,
    o => gen1_n6_cnot2_o);
  n1654_o <= gen1_n6_cnot2_n1651 (1);
  n1655_o <= gen1_n6_cnot2_n1651 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1656_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1657_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2138_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2139_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2140_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1658_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1659_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1661_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1662_o <= n1660_o & n1661_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1663 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1662_o,
    o => gen1_n7_ccnot1_o);
  n1666_o <= gen1_n7_ccnot1_n1663 (2);
  n1667_o <= gen1_n7_ccnot1_n1663 (1);
  n1668_o <= gen1_n7_ccnot1_n1663 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1669_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1670_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1671_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1672_o <= n1670_o & n1671_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1673 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1672_o,
    o => gen1_n7_cnot1_o);
  n1676_o <= gen1_n7_cnot1_n1673 (1);
  n1677_o <= gen1_n7_cnot1_n1673 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1678_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1679_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1680_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1681_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1682_o <= n1680_o & n1681_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1683_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1685 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1684_o,
    o => gen1_n7_ccnot2_o);
  n1688_o <= gen1_n7_ccnot2_n1685 (2);
  n1689_o <= gen1_n7_ccnot2_n1685 (1);
  n1690_o <= gen1_n7_ccnot2_n1685 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1691_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1692_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1693_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1695 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1694_o,
    o => gen1_n7_cnot2_o);
  n1698_o <= gen1_n7_cnot2_n1695 (1);
  n1699_o <= gen1_n7_cnot2_n1695 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1700_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1701_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2141_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2142_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2143_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1702_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1703_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1704_o <= n1702_o & n1703_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1705_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1707 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1706_o,
    o => gen1_n8_ccnot1_o);
  n1710_o <= gen1_n8_ccnot1_n1707 (2);
  n1711_o <= gen1_n8_ccnot1_n1707 (1);
  n1712_o <= gen1_n8_ccnot1_n1707 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1713_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1714_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1715_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1716_o <= n1714_o & n1715_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1717 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1716_o,
    o => gen1_n8_cnot1_o);
  n1720_o <= gen1_n8_cnot1_n1717 (1);
  n1721_o <= gen1_n8_cnot1_n1717 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1722_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1723_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1724_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1725_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1727_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1728_o <= n1726_o & n1727_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1729 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1728_o,
    o => gen1_n8_ccnot2_o);
  n1732_o <= gen1_n8_ccnot2_n1729 (2);
  n1733_o <= gen1_n8_ccnot2_n1729 (1);
  n1734_o <= gen1_n8_ccnot2_n1729 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1735_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1736_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1737_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1739 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1738_o,
    o => gen1_n8_cnot2_o);
  n1742_o <= gen1_n8_cnot2_n1739 (1);
  n1743_o <= gen1_n8_cnot2_n1739 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1744_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1745_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2144_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2145_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2146_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1746_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1747_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1748_o <= n1746_o & n1747_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1749_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1750_o <= n1748_o & n1749_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1751 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1750_o,
    o => gen1_n9_ccnot1_o);
  n1754_o <= gen1_n9_ccnot1_n1751 (2);
  n1755_o <= gen1_n9_ccnot1_n1751 (1);
  n1756_o <= gen1_n9_ccnot1_n1751 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1757_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1758_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1759_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1761 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1760_o,
    o => gen1_n9_cnot1_o);
  n1764_o <= gen1_n9_cnot1_n1761 (1);
  n1765_o <= gen1_n9_cnot1_n1761 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1766_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1767_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1768_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1769_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1770_o <= n1768_o & n1769_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1771_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1772_o <= n1770_o & n1771_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1773 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1772_o,
    o => gen1_n9_ccnot2_o);
  n1776_o <= gen1_n9_ccnot2_n1773 (2);
  n1777_o <= gen1_n9_ccnot2_n1773 (1);
  n1778_o <= gen1_n9_ccnot2_n1773 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1779_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1780_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1781_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1783 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1782_o,
    o => gen1_n9_cnot2_o);
  n1786_o <= gen1_n9_cnot2_n1783 (1);
  n1787_o <= gen1_n9_cnot2_n1783 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1788_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1789_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2147_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2148_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2149_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1790_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1791_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1792_o <= n1790_o & n1791_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1793_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1794_o <= n1792_o & n1793_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1795 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1794_o,
    o => gen1_n10_ccnot1_o);
  n1798_o <= gen1_n10_ccnot1_n1795 (2);
  n1799_o <= gen1_n10_ccnot1_n1795 (1);
  n1800_o <= gen1_n10_ccnot1_n1795 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1801_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1802_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1803_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1805 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1804_o,
    o => gen1_n10_cnot1_o);
  n1808_o <= gen1_n10_cnot1_n1805 (1);
  n1809_o <= gen1_n10_cnot1_n1805 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1810_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1811_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1812_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1813_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1815_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1816_o <= n1814_o & n1815_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1817 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1816_o,
    o => gen1_n10_ccnot2_o);
  n1820_o <= gen1_n10_ccnot2_n1817 (2);
  n1821_o <= gen1_n10_ccnot2_n1817 (1);
  n1822_o <= gen1_n10_ccnot2_n1817 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1823_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1824_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1825_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1826_o <= n1824_o & n1825_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1827 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1826_o,
    o => gen1_n10_cnot2_o);
  n1830_o <= gen1_n10_cnot2_n1827 (1);
  n1831_o <= gen1_n10_cnot2_n1827 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1832_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1833_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2150_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2151_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2152_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1834_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1835_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1837_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1839 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1838_o,
    o => gen1_n11_ccnot1_o);
  n1842_o <= gen1_n11_ccnot1_n1839 (2);
  n1843_o <= gen1_n11_ccnot1_n1839 (1);
  n1844_o <= gen1_n11_ccnot1_n1839 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1845_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1846_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1847_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1849 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1848_o,
    o => gen1_n11_cnot1_o);
  n1852_o <= gen1_n11_cnot1_n1849 (1);
  n1853_o <= gen1_n11_cnot1_n1849 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1854_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1855_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1856_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1857_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1859_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1861 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1860_o,
    o => gen1_n11_ccnot2_o);
  n1864_o <= gen1_n11_ccnot2_n1861 (2);
  n1865_o <= gen1_n11_ccnot2_n1861 (1);
  n1866_o <= gen1_n11_ccnot2_n1861 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1867_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1868_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1869_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1871 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1870_o,
    o => gen1_n11_cnot2_o);
  n1874_o <= gen1_n11_cnot2_n1871 (1);
  n1875_o <= gen1_n11_cnot2_n1871 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1876_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1877_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2153_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2154_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2155_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1878_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1879_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1881_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1883 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1882_o,
    o => gen1_n12_ccnot1_o);
  n1886_o <= gen1_n12_ccnot1_n1883 (2);
  n1887_o <= gen1_n12_ccnot1_n1883 (1);
  n1888_o <= gen1_n12_ccnot1_n1883 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1889_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1890_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1891_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1893 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1892_o,
    o => gen1_n12_cnot1_o);
  n1896_o <= gen1_n12_cnot1_n1893 (1);
  n1897_o <= gen1_n12_cnot1_n1893 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1898_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1899_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1900_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1901_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1903_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1905 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1904_o,
    o => gen1_n12_ccnot2_o);
  n1908_o <= gen1_n12_ccnot2_n1905 (2);
  n1909_o <= gen1_n12_ccnot2_n1905 (1);
  n1910_o <= gen1_n12_ccnot2_n1905 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1911_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1912_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1913_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1914_o <= n1912_o & n1913_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1915 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1914_o,
    o => gen1_n12_cnot2_o);
  n1918_o <= gen1_n12_cnot2_n1915 (1);
  n1919_o <= gen1_n12_cnot2_n1915 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1920_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1921_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2156_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2157_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2158_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1922_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1923_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1925_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1927 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1926_o,
    o => gen1_n13_ccnot1_o);
  n1930_o <= gen1_n13_ccnot1_n1927 (2);
  n1931_o <= gen1_n13_ccnot1_n1927 (1);
  n1932_o <= gen1_n13_ccnot1_n1927 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1933_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1934_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1935_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1937 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1936_o,
    o => gen1_n13_cnot1_o);
  n1940_o <= gen1_n13_cnot1_n1937 (1);
  n1941_o <= gen1_n13_cnot1_n1937 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1942_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1943_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1944_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1945_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1946_o <= n1944_o & n1945_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1947_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1949 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1948_o,
    o => gen1_n13_ccnot2_o);
  n1952_o <= gen1_n13_ccnot2_n1949 (2);
  n1953_o <= gen1_n13_ccnot2_n1949 (1);
  n1954_o <= gen1_n13_ccnot2_n1949 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1955_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1956_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1957_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1958_o <= n1956_o & n1957_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1959 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1958_o,
    o => gen1_n13_cnot2_o);
  n1962_o <= gen1_n13_cnot2_n1959 (1);
  n1963_o <= gen1_n13_cnot2_n1959 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1964_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1965_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2159_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2160_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2161_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1966_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1967_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1969_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1970_o <= n1968_o & n1969_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1971 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1970_o,
    o => gen1_n14_ccnot1_o);
  n1974_o <= gen1_n14_ccnot1_n1971 (2);
  n1975_o <= gen1_n14_ccnot1_n1971 (1);
  n1976_o <= gen1_n14_ccnot1_n1971 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1977_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1978_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1979_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1980_o <= n1978_o & n1979_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1981 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1980_o,
    o => gen1_n14_cnot1_o);
  n1984_o <= gen1_n14_cnot1_n1981 (1);
  n1985_o <= gen1_n14_cnot1_n1981 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1986_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1987_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1988_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1989_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1991_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1993 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1992_o,
    o => gen1_n14_ccnot2_o);
  n1996_o <= gen1_n14_ccnot2_n1993 (2);
  n1997_o <= gen1_n14_ccnot2_n1993 (1);
  n1998_o <= gen1_n14_ccnot2_n1993 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1999_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2000_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2001_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2002_o <= n2000_o & n2001_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2003 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2002_o,
    o => gen1_n14_cnot2_o);
  n2006_o <= gen1_n14_cnot2_n2003 (1);
  n2007_o <= gen1_n14_cnot2_n2003 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2008_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2009_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2162_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2163_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2164_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2010_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2011_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2013_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2014_o <= n2012_o & n2013_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2015 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2014_o,
    o => gen1_n15_ccnot1_o);
  n2018_o <= gen1_n15_ccnot1_n2015 (2);
  n2019_o <= gen1_n15_ccnot1_n2015 (1);
  n2020_o <= gen1_n15_ccnot1_n2015 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2021_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2022_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2023_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2025 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2024_o,
    o => gen1_n15_cnot1_o);
  n2028_o <= gen1_n15_cnot1_n2025 (1);
  n2029_o <= gen1_n15_cnot1_n2025 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2030_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2031_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2032_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2033_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2035_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2036_o <= n2034_o & n2035_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2037 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2036_o,
    o => gen1_n15_ccnot2_o);
  n2040_o <= gen1_n15_ccnot2_n2037 (2);
  n2041_o <= gen1_n15_ccnot2_n2037 (1);
  n2042_o <= gen1_n15_ccnot2_n2037 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2043_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2044_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2045_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2046_o <= n2044_o & n2045_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2047 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2046_o,
    o => gen1_n15_cnot2_o);
  n2050_o <= gen1_n15_cnot2_n2047 (1);
  n2051_o <= gen1_n15_cnot2_n2047 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2052_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2053_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2165_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2166_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2167_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2054_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2055_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2057_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2058_o <= n2056_o & n2057_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n2059 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n2058_o,
    o => gen1_n16_ccnot1_o);
  n2062_o <= gen1_n16_ccnot1_n2059 (2);
  n2063_o <= gen1_n16_ccnot1_n2059 (1);
  n2064_o <= gen1_n16_ccnot1_n2059 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2065_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2066_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2067_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2068_o <= n2066_o & n2067_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n2069 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n2068_o,
    o => gen1_n16_cnot1_o);
  n2072_o <= gen1_n16_cnot1_n2069 (1);
  n2073_o <= gen1_n16_cnot1_n2069 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2074_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2075_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2076_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2077_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2079_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2080_o <= n2078_o & n2079_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n2081 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n2080_o,
    o => gen1_n16_ccnot2_o);
  n2084_o <= gen1_n16_ccnot2_n2081 (2);
  n2085_o <= gen1_n16_ccnot2_n2081 (1);
  n2086_o <= gen1_n16_ccnot2_n2081 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2087_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2088_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2089_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n2091 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n2090_o,
    o => gen1_n16_cnot2_o);
  n2094_o <= gen1_n16_cnot2_n2091 (1);
  n2095_o <= gen1_n16_cnot2_n2091 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2096_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2097_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2098_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2099_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2100_o <= n2098_o & n2099_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2101 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2100_o,
    o => cnoteb_o);
  n2104_o <= cnoteb_n2101 (1);
  n2105_o <= cnoteb_n2101 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2106_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2107_o <= n2106_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2108 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2107_o,
    o => cnotea_o);
  n2111_o <= cnotea_n2108 (1);
  n2112_o <= cnotea_n2108 (0);
  n2113_o <= n2111_o & a_s;
  n2114_o <= n2104_o & b_s;
  n2115_o <= n2112_o & s_s;
  n2116_o <= n2094_o & n2050_o & n2006_o & n1962_o & n1918_o & n1874_o & n1830_o & n1786_o & n1742_o & n1698_o & n1654_o & n1610_o & n1566_o & n1522_o & n1478_o & n1434_o & n1391_o;
  n2117_o <= n2096_o & n2052_o & n2008_o & n1964_o & n1920_o & n1876_o & n1832_o & n1788_o & n1744_o & n1700_o & n1656_o & n1612_o & n1568_o & n1524_o & n1480_o & n1436_o & n1392_o;
  n2118_o <= n2095_o & n2051_o & n2007_o & n1963_o & n1919_o & n1875_o & n1831_o & n1787_o & n1743_o & n1699_o & n1655_o & n1611_o & n1567_o & n1523_o & n1479_o & n1435_o & n1384_o;
  n2119_o <= n2097_o & n2053_o & n2009_o & n1965_o & n1921_o & n1877_o & n1833_o & n1789_o & n1745_o & n1701_o & n1657_o & n1613_o & n1569_o & n1525_o & n1481_o & n1437_o & n1393_o;
  n2120_o <= n1404_o & n1403_o & n1402_o & n1405_o;
  n2121_o <= n1415_o & n1413_o & n1412_o & n1414_o;
  n2122_o <= n1426_o & n1425_o & n1427_o & n1424_o;
  n2123_o <= n1448_o & n1447_o & n1446_o & n1449_o;
  n2124_o <= n1459_o & n1457_o & n1456_o & n1458_o;
  n2125_o <= n1470_o & n1469_o & n1471_o & n1468_o;
  n2126_o <= n1492_o & n1491_o & n1490_o & n1493_o;
  n2127_o <= n1503_o & n1501_o & n1500_o & n1502_o;
  n2128_o <= n1514_o & n1513_o & n1515_o & n1512_o;
  n2129_o <= n1536_o & n1535_o & n1534_o & n1537_o;
  n2130_o <= n1547_o & n1545_o & n1544_o & n1546_o;
  n2131_o <= n1558_o & n1557_o & n1559_o & n1556_o;
  n2132_o <= n1580_o & n1579_o & n1578_o & n1581_o;
  n2133_o <= n1591_o & n1589_o & n1588_o & n1590_o;
  n2134_o <= n1602_o & n1601_o & n1603_o & n1600_o;
  n2135_o <= n1624_o & n1623_o & n1622_o & n1625_o;
  n2136_o <= n1635_o & n1633_o & n1632_o & n1634_o;
  n2137_o <= n1646_o & n1645_o & n1647_o & n1644_o;
  n2138_o <= n1668_o & n1667_o & n1666_o & n1669_o;
  n2139_o <= n1679_o & n1677_o & n1676_o & n1678_o;
  n2140_o <= n1690_o & n1689_o & n1691_o & n1688_o;
  n2141_o <= n1712_o & n1711_o & n1710_o & n1713_o;
  n2142_o <= n1723_o & n1721_o & n1720_o & n1722_o;
  n2143_o <= n1734_o & n1733_o & n1735_o & n1732_o;
  n2144_o <= n1756_o & n1755_o & n1754_o & n1757_o;
  n2145_o <= n1767_o & n1765_o & n1764_o & n1766_o;
  n2146_o <= n1778_o & n1777_o & n1779_o & n1776_o;
  n2147_o <= n1800_o & n1799_o & n1798_o & n1801_o;
  n2148_o <= n1811_o & n1809_o & n1808_o & n1810_o;
  n2149_o <= n1822_o & n1821_o & n1823_o & n1820_o;
  n2150_o <= n1844_o & n1843_o & n1842_o & n1845_o;
  n2151_o <= n1855_o & n1853_o & n1852_o & n1854_o;
  n2152_o <= n1866_o & n1865_o & n1867_o & n1864_o;
  n2153_o <= n1888_o & n1887_o & n1886_o & n1889_o;
  n2154_o <= n1899_o & n1897_o & n1896_o & n1898_o;
  n2155_o <= n1910_o & n1909_o & n1911_o & n1908_o;
  n2156_o <= n1932_o & n1931_o & n1930_o & n1933_o;
  n2157_o <= n1943_o & n1941_o & n1940_o & n1942_o;
  n2158_o <= n1954_o & n1953_o & n1955_o & n1952_o;
  n2159_o <= n1976_o & n1975_o & n1974_o & n1977_o;
  n2160_o <= n1987_o & n1985_o & n1984_o & n1986_o;
  n2161_o <= n1998_o & n1997_o & n1999_o & n1996_o;
  n2162_o <= n2020_o & n2019_o & n2018_o & n2021_o;
  n2163_o <= n2031_o & n2029_o & n2028_o & n2030_o;
  n2164_o <= n2042_o & n2041_o & n2043_o & n2040_o;
  n2165_o <= n2064_o & n2063_o & n2062_o & n2065_o;
  n2166_o <= n2075_o & n2073_o & n2072_o & n2074_o;
  n2167_o <= n2086_o & n2085_o & n2087_o & n2084_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_10 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_10;

architecture rtl of cordich_stage_16_10 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1262_o : std_logic_vector (17 downto 0);
  signal add1_n1263 : std_logic_vector (17 downto 0);
  signal add1_n1264 : std_logic_vector (17 downto 0);
  signal add1_n1265 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1272_o : std_logic;
  signal addsub_n1273 : std_logic;
  signal addsub_n1274 : std_logic_vector (17 downto 0);
  signal addsub_n1275 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1282_o : std_logic;
  signal cnotr1_n1283 : std_logic;
  signal cnotr1_n1284 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1289_o : std_logic;
  signal cnotr2_n1290 : std_logic;
  signal cnotr2_n1291 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1296_o : std_logic;
  signal n1297_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1298 : std_logic;
  signal gen0_cnotr3_n1299 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1304_o : std_logic_vector (6 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1307 : std_logic;
  signal gen0_cnotr4_n1308 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1313_o : std_logic_vector (6 downto 0);
  signal n1314_o : std_logic_vector (9 downto 0);
  signal n1315_o : std_logic_vector (16 downto 0);
  signal n1316_o : std_logic;
  signal gen0_cnotr5_n1317 : std_logic;
  signal gen0_cnotr5_n1318 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1323_o : std_logic_vector (6 downto 0);
  signal n1324_o : std_logic_vector (9 downto 0);
  signal n1325_o : std_logic;
  signal n1326_o : std_logic_vector (15 downto 0);
  signal n1327_o : std_logic_vector (16 downto 0);
  signal add2_n1328 : std_logic_vector (16 downto 0);
  signal add2_n1329 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal cnotr6_n1339 : std_logic;
  signal cnotr6_n1340 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1347 : std_logic;
  signal cnotr7_n1348 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1353_o : std_logic;
  signal alut1_n1354 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1357 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1360_o : std_logic_vector (28 downto 0);
  signal n1361_o : std_logic_vector (16 downto 0);
  signal n1362_o : std_logic_vector (17 downto 0);
  signal n1363_o : std_logic_vector (17 downto 0);
  signal n1364_o : std_logic_vector (17 downto 0);
  signal n1365_o : std_logic_vector (5 downto 0);
begin
  g <= n1360_o;
  a_out <= add2_n1329;
  c_out <= n1361_o;
  x_out <= add1_n1265;
  y_out <= addsub_n1275;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1263; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1362_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1363_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1284; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1264; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1291; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1364_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1365_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1354; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1340; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1328; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1357; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1308; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1327_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1262_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1263 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1264 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1265 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1262_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1272_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1273 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1274 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1275 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1272_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1282_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1283 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1284 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1282_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1289_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1290 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1291 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1289_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1296_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1297_o <= w (28 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1298 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1299 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1296_o,
    i => n1297_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1304_o <= y (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1305_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1306_o <= y_4 (17 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1307 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1308 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1305_o,
    i => n1306_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1313_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1314_o <= y (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1316_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1317 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1318 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1316_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1323_o <= x_1 (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1324_o <= x_1 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1325_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1326_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1328 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1329 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1334_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1335_o <= not n1334_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1336_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1337_o <= not n1336_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1338_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1339 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1340 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1338_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1345_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1346_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1347 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1348 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1345_o,
    i => n1346_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1353_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1354 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1357 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_10 port map (
    i => c_3,
    o => alut2_o);
  n1360_o <= n1324_o & addsub_n1274 & cnotr7_n1347;
  n1361_o <= cnotr7_n1348 & n1353_o;
  n1362_o <= gen0_cnotr5_n1318 & gen0_cnotr5_n1317 & n1323_o;
  n1363_o <= gen0_cnotr3_n1299 & gen0_cnotr3_n1298 & n1304_o;
  n1364_o <= gen0_cnotr4_n1307 & n1315_o;
  n1365_o <= n1337_o & addsub_n1273 & cnotr6_n1339 & cnotr2_n1290 & cnotr1_n1283 & n1335_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1152_o : std_logic_vector (17 downto 0);
  signal add1_n1153 : std_logic_vector (17 downto 0);
  signal add1_n1154 : std_logic_vector (17 downto 0);
  signal add1_n1155 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1162_o : std_logic;
  signal addsub_n1163 : std_logic;
  signal addsub_n1164 : std_logic_vector (17 downto 0);
  signal addsub_n1165 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1172_o : std_logic;
  signal cnotr1_n1173 : std_logic;
  signal cnotr1_n1174 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1179_o : std_logic;
  signal cnotr2_n1180 : std_logic;
  signal cnotr2_n1181 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1186_o : std_logic;
  signal n1187_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1188 : std_logic;
  signal gen0_cnotr3_n1189 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1194_o : std_logic_vector (7 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1197 : std_logic;
  signal gen0_cnotr4_n1198 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1203_o : std_logic_vector (7 downto 0);
  signal n1204_o : std_logic_vector (8 downto 0);
  signal n1205_o : std_logic_vector (16 downto 0);
  signal n1206_o : std_logic;
  signal gen0_cnotr5_n1207 : std_logic;
  signal gen0_cnotr5_n1208 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1213_o : std_logic_vector (7 downto 0);
  signal n1214_o : std_logic_vector (8 downto 0);
  signal n1215_o : std_logic;
  signal n1216_o : std_logic_vector (15 downto 0);
  signal n1217_o : std_logic_vector (16 downto 0);
  signal add2_n1218 : std_logic_vector (16 downto 0);
  signal add2_n1219 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal cnotr6_n1229 : std_logic;
  signal cnotr6_n1230 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1237 : std_logic;
  signal cnotr7_n1238 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1243_o : std_logic;
  signal alut1_n1244 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1247 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1250_o : std_logic_vector (27 downto 0);
  signal n1251_o : std_logic_vector (16 downto 0);
  signal n1252_o : std_logic_vector (17 downto 0);
  signal n1253_o : std_logic_vector (17 downto 0);
  signal n1254_o : std_logic_vector (17 downto 0);
  signal n1255_o : std_logic_vector (5 downto 0);
begin
  g <= n1250_o;
  a_out <= add2_n1219;
  c_out <= n1251_o;
  x_out <= add1_n1155;
  y_out <= addsub_n1165;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1153; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1252_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1253_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1174; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1154; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1181; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1254_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1255_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1244; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1230; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1218; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1247; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1198; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1217_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1152_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1153 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1154 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1155 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1152_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1162_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1163 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1164 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1165 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1162_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1172_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1173 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1174 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1172_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1179_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1180 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1181 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1179_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1186_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1187_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1188 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1189 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1186_o,
    i => n1187_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1194_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1195_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1196_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1197 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1198 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1195_o,
    i => n1196_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1203_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1204_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1205_o <= n1203_o & n1204_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1206_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1207 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1208 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1206_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1213_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1214_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1215_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1216_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1218 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1219 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1224_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1225_o <= not n1224_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1226_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1227_o <= not n1226_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1228_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1229 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1230 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1228_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1235_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1236_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1237 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1238 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1235_o,
    i => n1236_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1243_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1244 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1247 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1250_o <= n1214_o & addsub_n1164 & cnotr7_n1237;
  n1251_o <= cnotr7_n1238 & n1243_o;
  n1252_o <= gen0_cnotr5_n1208 & gen0_cnotr5_n1207 & n1213_o;
  n1253_o <= gen0_cnotr3_n1189 & gen0_cnotr3_n1188 & n1194_o;
  n1254_o <= gen0_cnotr4_n1197 & n1205_o;
  n1255_o <= n1227_o & addsub_n1163 & cnotr6_n1229 & cnotr2_n1180 & cnotr1_n1173 & n1225_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1042_o : std_logic_vector (17 downto 0);
  signal add1_n1043 : std_logic_vector (17 downto 0);
  signal add1_n1044 : std_logic_vector (17 downto 0);
  signal add1_n1045 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1052_o : std_logic;
  signal addsub_n1053 : std_logic;
  signal addsub_n1054 : std_logic_vector (17 downto 0);
  signal addsub_n1055 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1062_o : std_logic;
  signal cnotr1_n1063 : std_logic;
  signal cnotr1_n1064 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1069_o : std_logic;
  signal cnotr2_n1070 : std_logic;
  signal cnotr2_n1071 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1076_o : std_logic;
  signal n1077_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1078 : std_logic;
  signal gen0_cnotr3_n1079 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1084_o : std_logic_vector (8 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1087 : std_logic;
  signal gen0_cnotr4_n1088 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1093_o : std_logic_vector (8 downto 0);
  signal n1094_o : std_logic_vector (7 downto 0);
  signal n1095_o : std_logic_vector (16 downto 0);
  signal n1096_o : std_logic;
  signal gen0_cnotr5_n1097 : std_logic;
  signal gen0_cnotr5_n1098 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1103_o : std_logic_vector (8 downto 0);
  signal n1104_o : std_logic_vector (7 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic_vector (15 downto 0);
  signal n1107_o : std_logic_vector (16 downto 0);
  signal add2_n1108 : std_logic_vector (16 downto 0);
  signal add2_n1109 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal cnotr6_n1119 : std_logic;
  signal cnotr6_n1120 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1127 : std_logic;
  signal cnotr7_n1128 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1133_o : std_logic;
  signal alut1_n1134 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1137 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1140_o : std_logic_vector (26 downto 0);
  signal n1141_o : std_logic_vector (16 downto 0);
  signal n1142_o : std_logic_vector (17 downto 0);
  signal n1143_o : std_logic_vector (17 downto 0);
  signal n1144_o : std_logic_vector (17 downto 0);
  signal n1145_o : std_logic_vector (5 downto 0);
begin
  g <= n1140_o;
  a_out <= add2_n1109;
  c_out <= n1141_o;
  x_out <= add1_n1045;
  y_out <= addsub_n1055;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1043; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1142_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1143_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1064; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1044; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1071; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1144_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1145_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1134; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1120; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1108; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1137; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1088; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1107_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1042_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1043 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1044 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1045 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1042_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1052_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1053 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1054 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1055 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1052_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1062_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1063 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1064 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1062_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1069_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1070 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1071 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1069_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1076_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1077_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1078 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1079 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1076_o,
    i => n1077_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1084_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1085_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1086_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1087 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1088 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1085_o,
    i => n1086_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1093_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1094_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1096_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1097 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1098 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1096_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1103_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1104_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1105_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1106_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1108 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1109 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1114_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1115_o <= not n1114_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1116_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1117_o <= not n1116_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1118_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1119 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1120 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1118_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1125_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1126_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1127 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1128 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1125_o,
    i => n1126_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1133_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1134 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1137 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1140_o <= n1104_o & addsub_n1054 & cnotr7_n1127;
  n1141_o <= cnotr7_n1128 & n1133_o;
  n1142_o <= gen0_cnotr5_n1098 & gen0_cnotr5_n1097 & n1103_o;
  n1143_o <= gen0_cnotr3_n1079 & gen0_cnotr3_n1078 & n1084_o;
  n1144_o <= gen0_cnotr4_n1087 & n1095_o;
  n1145_o <= n1117_o & addsub_n1053 & cnotr6_n1119 & cnotr2_n1070 & cnotr1_n1063 & n1115_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n932_o : std_logic_vector (17 downto 0);
  signal add1_n933 : std_logic_vector (17 downto 0);
  signal add1_n934 : std_logic_vector (17 downto 0);
  signal add1_n935 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n942_o : std_logic;
  signal addsub_n943 : std_logic;
  signal addsub_n944 : std_logic_vector (17 downto 0);
  signal addsub_n945 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n952_o : std_logic;
  signal cnotr1_n953 : std_logic;
  signal cnotr1_n954 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n959_o : std_logic;
  signal cnotr2_n960 : std_logic;
  signal cnotr2_n961 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n966_o : std_logic;
  signal n967_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n968 : std_logic;
  signal gen0_cnotr3_n969 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n974_o : std_logic_vector (9 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n977 : std_logic;
  signal gen0_cnotr4_n978 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n983_o : std_logic_vector (9 downto 0);
  signal n984_o : std_logic_vector (6 downto 0);
  signal n985_o : std_logic_vector (16 downto 0);
  signal n986_o : std_logic;
  signal gen0_cnotr5_n987 : std_logic;
  signal gen0_cnotr5_n988 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n993_o : std_logic_vector (9 downto 0);
  signal n994_o : std_logic_vector (6 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic_vector (15 downto 0);
  signal n997_o : std_logic_vector (16 downto 0);
  signal add2_n998 : std_logic_vector (16 downto 0);
  signal add2_n999 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal cnotr6_n1009 : std_logic;
  signal cnotr6_n1010 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1017 : std_logic;
  signal cnotr7_n1018 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1023_o : std_logic;
  signal alut1_n1024 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1027 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1030_o : std_logic_vector (25 downto 0);
  signal n1031_o : std_logic_vector (16 downto 0);
  signal n1032_o : std_logic_vector (17 downto 0);
  signal n1033_o : std_logic_vector (17 downto 0);
  signal n1034_o : std_logic_vector (17 downto 0);
  signal n1035_o : std_logic_vector (5 downto 0);
begin
  g <= n1030_o;
  a_out <= add2_n999;
  c_out <= n1031_o;
  x_out <= add1_n935;
  y_out <= addsub_n945;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n933; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1032_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1033_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n954; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n934; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n961; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1034_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1035_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1024; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1010; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n998; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1027; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n978; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n997_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n932_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n933 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n934 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n935 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n932_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n942_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n943 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n944 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n945 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n942_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n952_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n953 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n954 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n952_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n959_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n960 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n961 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n959_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n966_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n967_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n968 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n969 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n966_o,
    i => n967_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n974_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n975_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n976_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n977 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n978 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n975_o,
    i => n976_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n983_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n984_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n985_o <= n983_o & n984_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n986_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n987 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n988 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n986_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n993_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n994_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n995_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n996_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n997_o <= n995_o & n996_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n998 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n999 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1004_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1005_o <= not n1004_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1006_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1007_o <= not n1006_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1008_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1009 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1010 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1008_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1015_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1016_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1017 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1018 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1015_o,
    i => n1016_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1023_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1024 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1027 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1030_o <= n994_o & addsub_n944 & cnotr7_n1017;
  n1031_o <= cnotr7_n1018 & n1023_o;
  n1032_o <= gen0_cnotr5_n988 & gen0_cnotr5_n987 & n993_o;
  n1033_o <= gen0_cnotr3_n969 & gen0_cnotr3_n968 & n974_o;
  n1034_o <= gen0_cnotr4_n977 & n985_o;
  n1035_o <= n1007_o & addsub_n943 & cnotr6_n1009 & cnotr2_n960 & cnotr1_n953 & n1005_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n822_o : std_logic_vector (17 downto 0);
  signal add1_n823 : std_logic_vector (17 downto 0);
  signal add1_n824 : std_logic_vector (17 downto 0);
  signal add1_n825 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n832_o : std_logic;
  signal addsub_n833 : std_logic;
  signal addsub_n834 : std_logic_vector (17 downto 0);
  signal addsub_n835 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n842_o : std_logic;
  signal cnotr1_n843 : std_logic;
  signal cnotr1_n844 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n849_o : std_logic;
  signal cnotr2_n850 : std_logic;
  signal cnotr2_n851 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n858 : std_logic;
  signal gen0_cnotr3_n859 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n864_o : std_logic_vector (10 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n867 : std_logic;
  signal gen0_cnotr4_n868 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n873_o : std_logic_vector (10 downto 0);
  signal n874_o : std_logic_vector (5 downto 0);
  signal n875_o : std_logic_vector (16 downto 0);
  signal n876_o : std_logic;
  signal gen0_cnotr5_n877 : std_logic;
  signal gen0_cnotr5_n878 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n883_o : std_logic_vector (10 downto 0);
  signal n884_o : std_logic_vector (5 downto 0);
  signal n885_o : std_logic;
  signal n886_o : std_logic_vector (15 downto 0);
  signal n887_o : std_logic_vector (16 downto 0);
  signal add2_n888 : std_logic_vector (16 downto 0);
  signal add2_n889 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal cnotr6_n899 : std_logic;
  signal cnotr6_n900 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic_vector (15 downto 0);
  signal cnotr7_n907 : std_logic;
  signal cnotr7_n908 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n913_o : std_logic;
  signal alut1_n914 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n917 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n920_o : std_logic_vector (24 downto 0);
  signal n921_o : std_logic_vector (16 downto 0);
  signal n922_o : std_logic_vector (17 downto 0);
  signal n923_o : std_logic_vector (17 downto 0);
  signal n924_o : std_logic_vector (17 downto 0);
  signal n925_o : std_logic_vector (5 downto 0);
begin
  g <= n920_o;
  a_out <= add2_n889;
  c_out <= n921_o;
  x_out <= add1_n825;
  y_out <= addsub_n835;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n823; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n922_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n923_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n844; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n824; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n851; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n924_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n925_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n914; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n900; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n888; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n917; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n868; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n887_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n822_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n823 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n824 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n825 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n822_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n832_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n833 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n834 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n835 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n832_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n842_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n843 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n844 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n842_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n849_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n850 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n851 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n849_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n856_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n857_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n858 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n859 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n856_o,
    i => n857_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n864_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n865_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n866_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n867 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n868 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n865_o,
    i => n866_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n873_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n874_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n875_o <= n873_o & n874_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n876_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n877 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n878 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n876_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n883_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n884_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n885_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n886_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n887_o <= n885_o & n886_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n888 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n889 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n894_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n895_o <= not n894_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n896_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n897_o <= not n896_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n898_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n899 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n900 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n898_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n905_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n906_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n907 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n908 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n905_o,
    i => n906_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n913_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n914 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n917 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n920_o <= n884_o & addsub_n834 & cnotr7_n907;
  n921_o <= cnotr7_n908 & n913_o;
  n922_o <= gen0_cnotr5_n878 & gen0_cnotr5_n877 & n883_o;
  n923_o <= gen0_cnotr3_n859 & gen0_cnotr3_n858 & n864_o;
  n924_o <= gen0_cnotr4_n867 & n875_o;
  n925_o <= n897_o & addsub_n833 & cnotr6_n899 & cnotr2_n850 & cnotr1_n843 & n895_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n712_o : std_logic_vector (17 downto 0);
  signal add1_n713 : std_logic_vector (17 downto 0);
  signal add1_n714 : std_logic_vector (17 downto 0);
  signal add1_n715 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n722_o : std_logic;
  signal addsub_n723 : std_logic;
  signal addsub_n724 : std_logic_vector (17 downto 0);
  signal addsub_n725 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n732_o : std_logic;
  signal cnotr1_n733 : std_logic;
  signal cnotr1_n734 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n739_o : std_logic;
  signal cnotr2_n740 : std_logic;
  signal cnotr2_n741 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n746_o : std_logic;
  signal n747_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n748 : std_logic;
  signal gen0_cnotr3_n749 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n754_o : std_logic_vector (11 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n757 : std_logic;
  signal gen0_cnotr4_n758 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n763_o : std_logic_vector (11 downto 0);
  signal n764_o : std_logic_vector (4 downto 0);
  signal n765_o : std_logic_vector (16 downto 0);
  signal n766_o : std_logic;
  signal gen0_cnotr5_n767 : std_logic;
  signal gen0_cnotr5_n768 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n773_o : std_logic_vector (11 downto 0);
  signal n774_o : std_logic_vector (4 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic_vector (15 downto 0);
  signal n777_o : std_logic_vector (16 downto 0);
  signal add2_n778 : std_logic_vector (16 downto 0);
  signal add2_n779 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal cnotr6_n789 : std_logic;
  signal cnotr6_n790 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic_vector (15 downto 0);
  signal cnotr7_n797 : std_logic;
  signal cnotr7_n798 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n803_o : std_logic;
  signal alut1_n804 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n807 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n810_o : std_logic_vector (23 downto 0);
  signal n811_o : std_logic_vector (16 downto 0);
  signal n812_o : std_logic_vector (17 downto 0);
  signal n813_o : std_logic_vector (17 downto 0);
  signal n814_o : std_logic_vector (17 downto 0);
  signal n815_o : std_logic_vector (5 downto 0);
begin
  g <= n810_o;
  a_out <= add2_n779;
  c_out <= n811_o;
  x_out <= add1_n715;
  y_out <= addsub_n725;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n713; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n812_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n813_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n734; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n714; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n741; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n814_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n815_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n804; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n790; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n778; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n807; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n758; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n777_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n712_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n713 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n714 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n715 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n712_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n722_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n723 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n724 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n725 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n722_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n732_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n733 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n734 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n732_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n739_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n740 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n741 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n739_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n746_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n747_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n748 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n749 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n746_o,
    i => n747_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n754_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n755_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n756_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n757 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n758 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n755_o,
    i => n756_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n763_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n764_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n765_o <= n763_o & n764_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n766_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n767 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n768 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n766_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n773_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n774_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n775_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n776_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n777_o <= n775_o & n776_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n778 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n779 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n784_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n785_o <= not n784_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n786_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n787_o <= not n786_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n788_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n789 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n790 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n788_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n795_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n796_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n797 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n798 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n795_o,
    i => n796_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n803_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n804 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n807 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n810_o <= n774_o & addsub_n724 & cnotr7_n797;
  n811_o <= cnotr7_n798 & n803_o;
  n812_o <= gen0_cnotr5_n768 & gen0_cnotr5_n767 & n773_o;
  n813_o <= gen0_cnotr3_n749 & gen0_cnotr3_n748 & n754_o;
  n814_o <= gen0_cnotr4_n757 & n765_o;
  n815_o <= n787_o & addsub_n723 & cnotr6_n789 & cnotr2_n740 & cnotr1_n733 & n785_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n602_o : std_logic_vector (17 downto 0);
  signal add1_n603 : std_logic_vector (17 downto 0);
  signal add1_n604 : std_logic_vector (17 downto 0);
  signal add1_n605 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n612_o : std_logic;
  signal addsub_n613 : std_logic;
  signal addsub_n614 : std_logic_vector (17 downto 0);
  signal addsub_n615 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n622_o : std_logic;
  signal cnotr1_n623 : std_logic;
  signal cnotr1_n624 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n629_o : std_logic;
  signal cnotr2_n630 : std_logic;
  signal cnotr2_n631 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n636_o : std_logic;
  signal n637_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n638 : std_logic;
  signal gen0_cnotr3_n639 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n644_o : std_logic_vector (12 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n647 : std_logic;
  signal gen0_cnotr4_n648 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n653_o : std_logic_vector (12 downto 0);
  signal n654_o : std_logic_vector (3 downto 0);
  signal n655_o : std_logic_vector (16 downto 0);
  signal n656_o : std_logic;
  signal gen0_cnotr5_n657 : std_logic;
  signal gen0_cnotr5_n658 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n663_o : std_logic_vector (12 downto 0);
  signal n664_o : std_logic_vector (3 downto 0);
  signal n665_o : std_logic;
  signal n666_o : std_logic_vector (15 downto 0);
  signal n667_o : std_logic_vector (16 downto 0);
  signal add2_n668 : std_logic_vector (16 downto 0);
  signal add2_n669 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal cnotr6_n679 : std_logic;
  signal cnotr6_n680 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n685_o : std_logic;
  signal n686_o : std_logic_vector (15 downto 0);
  signal cnotr7_n687 : std_logic;
  signal cnotr7_n688 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n693_o : std_logic;
  signal alut1_n694 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n697 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n700_o : std_logic_vector (22 downto 0);
  signal n701_o : std_logic_vector (16 downto 0);
  signal n702_o : std_logic_vector (17 downto 0);
  signal n703_o : std_logic_vector (17 downto 0);
  signal n704_o : std_logic_vector (17 downto 0);
  signal n705_o : std_logic_vector (5 downto 0);
begin
  g <= n700_o;
  a_out <= add2_n669;
  c_out <= n701_o;
  x_out <= add1_n605;
  y_out <= addsub_n615;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n603; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n702_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n703_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n624; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n604; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n631; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n704_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n705_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n694; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n680; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n668; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n697; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n648; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n667_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n602_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n603 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n604 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n605 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n602_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n612_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n613 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n614 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n615 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n612_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n622_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n623 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n624 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n622_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n629_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n630 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n631 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n629_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n636_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n637_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n638 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n639 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n636_o,
    i => n637_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n644_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n645_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n646_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n647 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n648 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n645_o,
    i => n646_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n653_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n654_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n655_o <= n653_o & n654_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n656_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n657 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n658 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n656_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n663_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n664_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n665_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n666_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n667_o <= n665_o & n666_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n668 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n669 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n674_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n675_o <= not n674_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n676_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n677_o <= not n676_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n678_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n679 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n680 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n678_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n685_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n686_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n687 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n688 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n685_o,
    i => n686_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n693_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n694 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n697 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n700_o <= n664_o & addsub_n614 & cnotr7_n687;
  n701_o <= cnotr7_n688 & n693_o;
  n702_o <= gen0_cnotr5_n658 & gen0_cnotr5_n657 & n663_o;
  n703_o <= gen0_cnotr3_n639 & gen0_cnotr3_n638 & n644_o;
  n704_o <= gen0_cnotr4_n647 & n655_o;
  n705_o <= n677_o & addsub_n613 & cnotr6_n679 & cnotr2_n630 & cnotr1_n623 & n675_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n492_o : std_logic_vector (17 downto 0);
  signal add1_n493 : std_logic_vector (17 downto 0);
  signal add1_n494 : std_logic_vector (17 downto 0);
  signal add1_n495 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n502_o : std_logic;
  signal addsub_n503 : std_logic;
  signal addsub_n504 : std_logic_vector (17 downto 0);
  signal addsub_n505 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n512_o : std_logic;
  signal cnotr1_n513 : std_logic;
  signal cnotr1_n514 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n519_o : std_logic;
  signal cnotr2_n520 : std_logic;
  signal cnotr2_n521 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n526_o : std_logic;
  signal n527_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n528 : std_logic;
  signal gen0_cnotr3_n529 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n534_o : std_logic_vector (13 downto 0);
  signal n535_o : std_logic;
  signal n536_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n537 : std_logic;
  signal gen0_cnotr4_n538 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n543_o : std_logic_vector (13 downto 0);
  signal n544_o : std_logic_vector (2 downto 0);
  signal n545_o : std_logic_vector (16 downto 0);
  signal n546_o : std_logic;
  signal gen0_cnotr5_n547 : std_logic;
  signal gen0_cnotr5_n548 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n553_o : std_logic_vector (13 downto 0);
  signal n554_o : std_logic_vector (2 downto 0);
  signal n555_o : std_logic;
  signal n556_o : std_logic_vector (15 downto 0);
  signal n557_o : std_logic_vector (16 downto 0);
  signal add2_n558 : std_logic_vector (16 downto 0);
  signal add2_n559 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal cnotr6_n569 : std_logic;
  signal cnotr6_n570 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n575_o : std_logic;
  signal n576_o : std_logic_vector (15 downto 0);
  signal cnotr7_n577 : std_logic;
  signal cnotr7_n578 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n583_o : std_logic;
  signal alut1_n584 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n587 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n590_o : std_logic_vector (21 downto 0);
  signal n591_o : std_logic_vector (16 downto 0);
  signal n592_o : std_logic_vector (17 downto 0);
  signal n593_o : std_logic_vector (17 downto 0);
  signal n594_o : std_logic_vector (17 downto 0);
  signal n595_o : std_logic_vector (5 downto 0);
begin
  g <= n590_o;
  a_out <= add2_n559;
  c_out <= n591_o;
  x_out <= add1_n495;
  y_out <= addsub_n505;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n493; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n592_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n593_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n514; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n494; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n521; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n594_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n595_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n584; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n570; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n558; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n587; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n538; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n557_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n492_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n493 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n494 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n495 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n492_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n502_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n503 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n504 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n505 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n502_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n512_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n513 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n514 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n512_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n519_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n520 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n521 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n519_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n526_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n527_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n528 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n529 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n526_o,
    i => n527_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n534_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n535_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n536_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n537 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n538 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n535_o,
    i => n536_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n543_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n544_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n545_o <= n543_o & n544_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n546_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n547 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n548 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n546_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n553_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n554_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n555_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n556_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n557_o <= n555_o & n556_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n558 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n559 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n564_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n565_o <= not n564_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n566_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n567_o <= not n566_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n568_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n569 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n570 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n568_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n575_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n576_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n577 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n578 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n575_o,
    i => n576_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n583_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n584 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n587 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n590_o <= n554_o & addsub_n504 & cnotr7_n577;
  n591_o <= cnotr7_n578 & n583_o;
  n592_o <= gen0_cnotr5_n548 & gen0_cnotr5_n547 & n553_o;
  n593_o <= gen0_cnotr3_n529 & gen0_cnotr3_n528 & n534_o;
  n594_o <= gen0_cnotr4_n537 & n545_o;
  n595_o <= n567_o & addsub_n503 & cnotr6_n569 & cnotr2_n520 & cnotr1_n513 & n565_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n382_o : std_logic_vector (17 downto 0);
  signal add1_n383 : std_logic_vector (17 downto 0);
  signal add1_n384 : std_logic_vector (17 downto 0);
  signal add1_n385 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n392_o : std_logic;
  signal addsub_n393 : std_logic;
  signal addsub_n394 : std_logic_vector (17 downto 0);
  signal addsub_n395 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n402_o : std_logic;
  signal cnotr1_n403 : std_logic;
  signal cnotr1_n404 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n409_o : std_logic;
  signal cnotr2_n410 : std_logic;
  signal cnotr2_n411 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n416_o : std_logic;
  signal n417_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n418 : std_logic;
  signal gen0_cnotr3_n419 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n424_o : std_logic_vector (14 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n427 : std_logic;
  signal gen0_cnotr4_n428 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n433_o : std_logic_vector (14 downto 0);
  signal n434_o : std_logic_vector (1 downto 0);
  signal n435_o : std_logic_vector (16 downto 0);
  signal n436_o : std_logic;
  signal gen0_cnotr5_n437 : std_logic;
  signal gen0_cnotr5_n438 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n443_o : std_logic_vector (14 downto 0);
  signal n444_o : std_logic_vector (1 downto 0);
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (15 downto 0);
  signal n447_o : std_logic_vector (16 downto 0);
  signal add2_n448 : std_logic_vector (16 downto 0);
  signal add2_n449 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal cnotr6_n459 : std_logic;
  signal cnotr6_n460 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n465_o : std_logic;
  signal n466_o : std_logic_vector (15 downto 0);
  signal cnotr7_n467 : std_logic;
  signal cnotr7_n468 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n473_o : std_logic;
  signal alut1_n474 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n477 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n480_o : std_logic_vector (20 downto 0);
  signal n481_o : std_logic_vector (16 downto 0);
  signal n482_o : std_logic_vector (17 downto 0);
  signal n483_o : std_logic_vector (17 downto 0);
  signal n484_o : std_logic_vector (17 downto 0);
  signal n485_o : std_logic_vector (5 downto 0);
begin
  g <= n480_o;
  a_out <= add2_n449;
  c_out <= n481_o;
  x_out <= add1_n385;
  y_out <= addsub_n395;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n383; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n482_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n483_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n404; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n384; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n411; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n484_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n485_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n474; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n460; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n448; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n477; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n428; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n447_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n382_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n383 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n384 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n385 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n382_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n392_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n393 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n394 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n395 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n392_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n402_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n403 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n404 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n402_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n409_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n410 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n411 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n409_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n416_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n417_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n418 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n419 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n416_o,
    i => n417_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n424_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n425_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n426_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n427 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n428 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n425_o,
    i => n426_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n433_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n434_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n435_o <= n433_o & n434_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n436_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n437 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n438 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n436_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n443_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n444_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n445_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n446_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n447_o <= n445_o & n446_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n448 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n449 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n454_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n455_o <= not n454_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n456_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n457_o <= not n456_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n458_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n459 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n460 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n458_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n465_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n466_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n467 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n468 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n465_o,
    i => n466_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n473_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n474 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n477 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n480_o <= n444_o & addsub_n394 & cnotr7_n467;
  n481_o <= cnotr7_n468 & n473_o;
  n482_o <= gen0_cnotr5_n438 & gen0_cnotr5_n437 & n443_o;
  n483_o <= gen0_cnotr3_n419 & gen0_cnotr3_n418 & n424_o;
  n484_o <= gen0_cnotr4_n427 & n435_o;
  n485_o <= n457_o & addsub_n393 & cnotr6_n459 & cnotr2_n410 & cnotr1_n403 & n455_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n272_o : std_logic_vector (17 downto 0);
  signal add1_n273 : std_logic_vector (17 downto 0);
  signal add1_n274 : std_logic_vector (17 downto 0);
  signal add1_n275 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n282_o : std_logic;
  signal addsub_n283 : std_logic;
  signal addsub_n284 : std_logic_vector (17 downto 0);
  signal addsub_n285 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n292_o : std_logic;
  signal cnotr1_n293 : std_logic;
  signal cnotr1_n294 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n299_o : std_logic;
  signal cnotr2_n300 : std_logic;
  signal cnotr2_n301 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal gen0_cnotr3_n308 : std_logic;
  signal gen0_cnotr3_n309 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n314_o : std_logic_vector (15 downto 0);
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal gen0_cnotr4_n317 : std_logic;
  signal gen0_cnotr4_n318 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n323_o : std_logic_vector (15 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (16 downto 0);
  signal n326_o : std_logic;
  signal gen0_cnotr5_n327 : std_logic;
  signal gen0_cnotr5_n328 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n333_o : std_logic_vector (15 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic_vector (15 downto 0);
  signal n337_o : std_logic_vector (16 downto 0);
  signal add2_n338 : std_logic_vector (16 downto 0);
  signal add2_n339 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal cnotr6_n349 : std_logic;
  signal cnotr6_n350 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n355_o : std_logic;
  signal n356_o : std_logic_vector (15 downto 0);
  signal cnotr7_n357 : std_logic;
  signal cnotr7_n358 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n363_o : std_logic;
  signal alut1_n364 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n367 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n370_o : std_logic_vector (19 downto 0);
  signal n371_o : std_logic_vector (16 downto 0);
  signal n372_o : std_logic_vector (17 downto 0);
  signal n373_o : std_logic_vector (17 downto 0);
  signal n374_o : std_logic_vector (17 downto 0);
  signal n375_o : std_logic_vector (5 downto 0);
begin
  g <= n370_o;
  a_out <= add2_n339;
  c_out <= n371_o;
  x_out <= add1_n275;
  y_out <= addsub_n285;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n273; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n372_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n373_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n294; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n274; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n301; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n374_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n375_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n364; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n350; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n338; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n367; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n318; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n337_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n272_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n273 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n274 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n275 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n272_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n282_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n283 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n284 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n285 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n282_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n292_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n293 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n294 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n292_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n299_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n300 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n301 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n299_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n306_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n307_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n308 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n309 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n306_o,
    i => n307_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n314_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n315_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n316_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n317 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n318 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n315_o,
    i => n316_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n323_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n324_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n325_o <= n323_o & n324_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n326_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n327 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n328 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n326_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n333_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n334_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n335_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n336_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n337_o <= n335_o & n336_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n338 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n339 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n344_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n345_o <= not n344_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n346_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n347_o <= not n346_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n348_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n349 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n350 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n348_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n355_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n356_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n357 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n358 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n355_o,
    i => n356_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n363_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n364 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n367 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n370_o <= n334_o & addsub_n284 & cnotr7_n357;
  n371_o <= cnotr7_n358 & n363_o;
  n372_o <= gen0_cnotr5_n328 & gen0_cnotr5_n327 & n333_o;
  n373_o <= gen0_cnotr3_n309 & gen0_cnotr3_n308 & n314_o;
  n374_o <= gen0_cnotr4_n317 & n325_o;
  n375_o <= n347_o & addsub_n283 & cnotr6_n349 & cnotr2_n300 & cnotr1_n293 & n345_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_11 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_11;

architecture rtl of inith_lookup_17_11 is
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (16 downto 0);
begin
  o <= n266_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n242_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n243_o <= not n242_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n244_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n245_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n246_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n247_o <= not n246_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n248_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n249_o <= not n248_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n250_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n251_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n252_o <= not n251_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n253_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n254_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n255_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n256_o <= not n255_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n257_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n258_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n259_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n260_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n261_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n262_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n263_o <= not n262_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n264_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n265_o <= not n264_o;
  n266_o <= n243_o & n244_o & n245_o & n247_o & n249_o & n250_o & n252_o & n253_o & n254_o & n256_o & n257_o & n258_o & n259_o & n260_o & n261_o & n263_o & n265_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (294 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (294 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (203 downto 0);
  signal as : std_logic_vector (203 downto 0);
  signal xs : std_logic_vector (215 downto 0);
  signal ys : std_logic_vector (215 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (27 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n215_o : std_logic_vector (28 downto 0);
  signal n216_o : std_logic_vector (16 downto 0);
  signal n217_o : std_logic_vector (16 downto 0);
  signal n218_o : std_logic_vector (17 downto 0);
  signal n219_o : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n220 : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_n221 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n222 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n223 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n224 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (17 downto 0);
  signal n236_o : std_logic_vector (294 downto 0);
  signal n237_o : std_logic_vector (203 downto 0);
  signal n238_o : std_logic_vector (203 downto 0);
  signal n239_o : std_logic_vector (215 downto 0);
  signal n240_o : std_logic_vector (215 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n236_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n237_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n238_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n239_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n240_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_11 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (203 downto 187);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (203 downto 187);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (215 downto 198);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (215 downto 198);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n215_o <= wrap_W (267 downto 239);
  -- vhdl_source/cordich.vhdl:118:71
  n216_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:118:83
  n217_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:119:71
  n218_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:119:83
  n219_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n10_stagex_n220 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n10_stagex_n221 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n10_stagex_n222 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n10_stagex_n223 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n10_stagex_n224 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n10_stagex : entity work.cordich_stage_16_10 port map (
    w => n215_o,
    a => n216_o,
    c => n217_o,
    x => n218_o,
    y => n219_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  n236_o <= (26 downto 0 => 'Z') & gen1_n10_stagex_n220 & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n237_o <= gen1_n10_stagex_n222 & gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n238_o <= gen1_n10_stagex_n221 & gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n239_o <= gen1_n10_stagex_n223 & gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n240_o <= gen1_n10_stagex_n224 & gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
