/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module prim_xilinx_pad_wrapper(clk_scan_i, scanmode_i, inout_io, in_o, in_raw_o, ie_i, out_i, oe_i, \attr_i.od_en , \attr_i.schmitt_en , \attr_i.keep_en , \attr_i.pull_select , \attr_i.pull_en , \attr_i.virt_od_en , \attr_i.invert , \attr_i.drive_strength , pok_i, \attr_i.slew_rate );
  wire _0_;
  input [3:0] \attr_i.drive_strength ;
  wire [3:0] \attr_i.drive_strength ;
  input \attr_i.invert ;
  wire \attr_i.invert ;
  input \attr_i.keep_en ;
  wire \attr_i.keep_en ;
  input \attr_i.od_en ;
  wire \attr_i.od_en ;
  input \attr_i.pull_en ;
  wire \attr_i.pull_en ;
  input \attr_i.pull_select ;
  wire \attr_i.pull_select ;
  input \attr_i.schmitt_en ;
  wire \attr_i.schmitt_en ;
  input [1:0] \attr_i.slew_rate ;
  wire [1:0] \attr_i.slew_rate ;
  input \attr_i.virt_od_en ;
  wire \attr_i.virt_od_en ;
  input clk_scan_i;
  wire clk_scan_i;
  wire \gen_bidir.u_iobuf.I ;
  input ie_i;
  wire ie_i;
  output in_o;
  wire in_o;
  output in_raw_o;
  wire in_raw_o;
  inout inout_io;
  wire inout_io;
  input oe_i;
  wire oe_i;
  input out_i;
  wire out_i;
  input [7:0] pok_i;
  wire [7:0] pok_i;
  input scanmode_i;
  wire scanmode_i;
  assign _0_ = 16'b1101011100000000 >> { oe_i, out_i, \attr_i.invert , \attr_i.virt_od_en  };
  assign in_o = 4'b0110 >> { in_raw_o, \attr_i.invert  };
  assign \gen_bidir.u_iobuf.I  = 4'b0110 >> { \attr_i.invert , out_i };
  \$_TBUF_  _4_ (
    .A(inout_io),
    .E(ie_i),
    .Y(in_raw_o)
  );
  \$_TBUF_  _5_ (
    .A(\gen_bidir.u_iobuf.I ),
    .E(_0_),
    .Y(inout_io)
  );
endmodule
