INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:20:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.945ns period=5.890ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.945ns period=5.890ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.890ns  (clk rise@5.890ns - clk rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.034ns (35.752%)  route 3.655ns (64.248%))
  Logic Levels:           17  (CARRY4=7 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.373 - 5.890 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1112, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y113        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=13, routed)          0.304     1.066    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_0[1]
    SLICE_X13Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.109 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.109    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.360 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.360    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.505 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[3]
                         net (fo=36, routed)          0.282     1.787    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_4
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.120     1.907 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[25]_i_3/O
                         net (fo=2, routed)           0.325     2.232    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[25]_i_3_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry__2_i_22/O
                         net (fo=8, routed)           0.434     2.709    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg_reg[25]
    SLICE_X17Y111        LUT4 (Prop_lut4_I3_O)        0.043     2.752 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[25]_i_7/O
                         net (fo=2, routed)           0.185     2.937    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[25]_i_7_n_0
    SLICE_X16Y113        LUT5 (Prop_lut5_I4_O)        0.043     2.980 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[9]_i_6/O
                         net (fo=16, routed)          0.453     3.432    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp1_in
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.043     3.475 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[12]_i_3/O
                         net (fo=5, routed)           0.218     3.693    mem_controller2/read_arbiter/data/fracR[10]
    SLICE_X19Y115        LUT6 (Prop_lut6_I4_O)        0.043     3.736 r  mem_controller2/read_arbiter/data/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.168     3.904    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X16Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.149 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.149    addf0/operator/ltOp_carry__0_n_0
    SLICE_X16Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.199 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.199    addf0/operator/ltOp_carry__1_n_0
    SLICE_X16Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.249 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.249    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.371 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=94, routed)          0.319     4.690    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/CO[0]
    SLICE_X12Y119        LUT5 (Prop_lut5_I4_O)        0.127     4.817 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/i__carry__0_i_2/O
                         net (fo=1, routed)           0.250     5.067    addf0/operator/ps_c1_reg[3]_0[1]
    SLICE_X15Y119        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.251     5.318 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.332     5.650    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.118     5.768 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.112     5.881    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ps_c1_reg[4]
    SLICE_X14Y119        LUT4 (Prop_lut4_I0_O)        0.043     5.924 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.274     6.197    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X13Y120        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.890     5.890 r  
                                                      0.000     5.890 r  clk (IN)
                         net (fo=1112, unset)         0.483     6.373    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y120        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     6.373    
                         clock uncertainty           -0.035     6.337    
    SLICE_X13Y120        FDRE (Setup_fdre_C_R)       -0.295     6.042    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                 -0.155    




