library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
ENTITY UART_tx IS
PORt
(
textin :IN STD_Logic_vector(7 DOWNTo 0):="01000011";
CLOckIn :IN STD_logic;
TX :OUT STD_logic:='1';
RESet:in STD_logic;

);
END;