Design Entry;HDL Check||(null)||Checking HDL syntax of 'LED_RG.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ps2
Implementation;Synthesis||null||@W:Net BUS_WRITE_EN is not declared.||ps2.srr(25);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/25||delayWrapper.v(130);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\delayWrapper.v'/linenumber/130
Implementation;Synthesis||null||@W:Net BUS_READ_EN is not declared.||ps2.srr(26);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/26||delayWrapper.v(131);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\delayWrapper.v'/linenumber/131
Implementation;Synthesis||null||@W:Net BUS_WRITE_EN is not declared.||ps2.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/37||timerWrapper.v(154);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\timerWrapper.v'/linenumber/154
Implementation;Synthesis||null||@W:Net BUS_READ_EN is not declared.||ps2.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/38||timerWrapper.v(155);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\timerWrapper.v'/linenumber/155
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ps2.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/47||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||ps2.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/128||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 4 of bus_addr[7:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/378||timerWrapper.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\timerWrapper.v'/linenumber/16
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of bus_addr[7:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/379||timerWrapper.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\timerWrapper.v'/linenumber/16
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 20 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||ps2.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/392||pwm_v.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\pwm_v.v'/linenumber/45
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/393||pwm_v.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\pwm_v.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/394||pwm_v.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\pwm_v.v'/linenumber/29
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 20 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||ps2.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/407||pwm_h.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\pwm_h.v'/linenumber/45
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/408||pwm_h.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\pwm_h.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/409||pwm_h.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\pwm_h.v'/linenumber/29
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ps2.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/410||ps2_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\component\work\ps2_MSS\MSS_CCC_0\ps2_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ps2.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/411||ps2_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\component\work\ps2_MSS\MSS_CCC_0\ps2_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ps2.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/412||ps2_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\component\work\ps2_MSS\MSS_CCC_0\ps2_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 17 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||ps2.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/443||motor_right.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\motor_right.v'/linenumber/45
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/444||motor_right.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\motor_right.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/445||motor_right.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\motor_right.v'/linenumber/29
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 17 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||ps2.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/461||motor_left.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\motor_left.v'/linenumber/45
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/462||motor_left.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\motor_left.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/463||motor_left.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\motor_left.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/464||LED_RG.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\LED_RG.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/465||LED_RG.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\LED_RG.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 5 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/466||LED_RG.v(30);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\LED_RG.v'/linenumber/30
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||ps2.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/469||fire.v(46);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\fire.v'/linenumber/46
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/470||fire.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\fire.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/471||fire.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\fire.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 1 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/472||fire.v(30);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\fire.v'/linenumber/30
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 4 of bus_addr[7:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/473||delayWrapper.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\delayWrapper.v'/linenumber/14
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of bus_addr[7:0] are unused. Assign logic for all port bits or change the input port size.||ps2.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/474||delayWrapper.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\hdl\delayWrapper.v'/linenumber/14
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||ps2.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/761||ps2_mss.v(759);liberoaction://cross_probe/hdl/file/'c:\users\jimzhang\documents\ps2try\ps2try\component\work\ps2_mss\ps2_mss.v'/linenumber/759
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||ps2.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/762||ps2_mss.v(684);liberoaction://cross_probe/hdl/file/'c:\users\jimzhang\documents\ps2try\ps2try\component\work\ps2_mss\ps2_mss.v'/linenumber/684
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 20.00ns ||ps2.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/763||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 20.00ns ||ps2.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/764||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ps2.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/781||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ps2.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/783||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||ps2.srr(800);liberoaction://cross_probe/hdl/file/'C:\Users\jimzhang\Documents\ps2try\ps2try\synthesis\ps2.srr'/linenumber/800||null;null
Implementation;Compile;RootName:ps2
Implementation;Compile||(null)||Please refer to the log file for details about 279 Warning(s) , 1 Info(s)||ps2_compile_log.rpt;liberoaction://open_report/file/ps2_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:ps2
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||ps2_placeroute_log.rpt;liberoaction://open_report/file/ps2_placeroute_log.rpt||(null);(null)
