--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run8\klm_scrod.ncd
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run8\klm_scrod.pcf
-xml
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run8\klm_scrod.twx
-v 3 -s 3 -n 3 -fastpaths -o
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\implement\smartxplorer_results\run8\klm_scrod.twr

Design file:              klm_scrod.ncd
Physical constraint file: klm_scrod.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.527ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.861ns
  Low pulse: 3.930ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------
Slack: 4.527ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.861ns
  High pulse: 3.930ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------
Slack: 6.009ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 4.736ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_GCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00
  Location pin: GTPA1_DUAL_X0Y1.GCLK00
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.916ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.014ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.916ns (255.363MHz) (Tdspper_BREG_MREG)
  Physical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Logical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TTB = PERIOD TIMEGRP "TNM_TTB" 100000 ns HIGH 12 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is 1791.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TTB = PERIOD TIMEGRP "TNM_TTB" 100000 ns HIGH 12 ns;
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst/SR
  Location pin: SLICE_X24Y71.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Location pin: SLICE_X46Y27.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Location pin: SLICE_X4Y58.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP 
"TDC_2X_GRP"         TS_TTD_CLK * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32514 paths analyzed, 77 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.418ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3 (SLICE_X72Y89.DX), 564 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3 (FF)
  Requirement:          15.722ns
  Data Path Delay:      10.137ns (Levels of Logic = 6)
  Clock Path Skew:      -0.201ns (0.735 - 0.936)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<4><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0
    SLICE_X58Y92.A1      net (fanout=2)        1.731   conc_intfc_ins/tdc_dout<4><0>
    SLICE_X58Y92.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22
    SLICE_X56Y94.A2      net (fanout=1)        0.804   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y100.CX     net (fanout=12)       1.476   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y100.CMUX   Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N45
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW13
    SLICE_X73Y100.A5     net (fanout=1)        0.401   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N45
    SLICE_X73Y100.A      Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin41
    SLICE_X72Y89.DX      net (fanout=1)        1.168   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<3>
    SLICE_X72Y89.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3
    -------------------------------------------------  ---------------------------
    Total                                     10.137ns (1.842ns logic, 8.295ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.201ns (0.735 - 0.936)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<4><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0
    SLICE_X58Y92.A1      net (fanout=2)        1.731   conc_intfc_ins/tdc_dout<4><0>
    SLICE_X58Y92.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22
    SLICE_X56Y94.A2      net (fanout=1)        0.804   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X72Y100.CX     net (fanout=12)       1.550   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X72Y100.CMUX   Tcxc                  0.164   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N46
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW14
    SLICE_X73Y100.A6     net (fanout=1)        0.146   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N46
    SLICE_X73Y100.A      Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin41
    SLICE_X72Y89.DX      net (fanout=1)        1.168   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<3>
    SLICE_X72Y89.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3
    -------------------------------------------------  ---------------------------
    Total                                      9.957ns (1.843ns logic, 8.114ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.882ns (Levels of Logic = 6)
  Clock Path Skew:      -0.219ns (0.824 - 1.043)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.CQ      Tcko                  0.391   conc_intfc_ins/tdc_dout<5><7>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6
    SLICE_X56Y92.A2      net (fanout=3)        1.527   conc_intfc_ins/tdc_dout<5><6>
    SLICE_X56Y92.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d24_SW0
    SLICE_X56Y94.A1      net (fanout=1)        0.772   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y100.CX     net (fanout=12)       1.476   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y100.CMUX   Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N45
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW13
    SLICE_X73Y100.A5     net (fanout=1)        0.401   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N45
    SLICE_X73Y100.A      Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin41
    SLICE_X72Y89.DX      net (fanout=1)        1.168   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<3>
    SLICE_X72Y89.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3
    -------------------------------------------------  ---------------------------
    Total                                      9.882ns (1.823ns logic, 8.059ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4 (SLICE_X72Y89.A2), 564 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.966ns (Levels of Logic = 7)
  Clock Path Skew:      -0.201ns (0.735 - 0.936)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<4><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0
    SLICE_X58Y92.A1      net (fanout=2)        1.731   conc_intfc_ins/tdc_dout<4><0>
    SLICE_X58Y92.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22
    SLICE_X56Y94.A2      net (fanout=1)        0.804   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y99.CX      net (fanout=12)       1.315   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y99.CMUX    Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N43
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW12
    SLICE_X73Y99.A5      net (fanout=1)        0.401   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N43
    SLICE_X73Y99.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin51
    SLICE_X72Y89.A2      net (fanout=1)        1.090   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>
    SLICE_X72Y89.CLK     Tas                   0.154   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>_rt
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4
    -------------------------------------------------  ---------------------------
    Total                                      9.966ns (1.910ns logic, 8.056ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.735ns (Levels of Logic = 6)
  Clock Path Skew:      -0.201ns (0.735 - 0.936)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<4><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0
    SLICE_X58Y92.A1      net (fanout=2)        1.731   conc_intfc_ins/tdc_dout<4><0>
    SLICE_X58Y92.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22
    SLICE_X56Y94.A2      net (fanout=1)        0.804   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X49Y93.C1      net (fanout=8)        1.079   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X49Y93.C       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin1<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_cmin111
    SLICE_X48Y92.A3      net (fanout=3)        0.476   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_cmin11
    SLICE_X48Y92.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<6>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin71
    SLICE_X73Y99.A2      net (fanout=14)       2.864   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<6>
    SLICE_X73Y99.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin51
    SLICE_X72Y89.A2      net (fanout=1)        1.090   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>
    SLICE_X72Y89.CLK     Tas                   0.154   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>_rt
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (1.691ns logic, 8.044ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.219ns (0.824 - 1.043)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.CQ      Tcko                  0.391   conc_intfc_ins/tdc_dout<5><7>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6
    SLICE_X56Y92.A2      net (fanout=3)        1.527   conc_intfc_ins/tdc_dout<5><6>
    SLICE_X56Y92.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d24_SW0
    SLICE_X56Y94.A1      net (fanout=1)        0.772   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y99.CX      net (fanout=12)       1.315   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y99.CMUX    Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N43
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW12
    SLICE_X73Y99.A5      net (fanout=1)        0.401   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N43
    SLICE_X73Y99.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin51
    SLICE_X72Y89.A2      net (fanout=1)        1.090   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>
    SLICE_X72Y89.CLK     Tas                   0.154   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<4>_rt
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4
    -------------------------------------------------  ---------------------------
    Total                                      9.711ns (1.891ns logic, 7.820ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (SLICE_X72Y89.CX), 564 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.935ns (Levels of Logic = 6)
  Clock Path Skew:      -0.201ns (0.735 - 0.936)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<4><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0
    SLICE_X58Y92.A1      net (fanout=2)        1.731   conc_intfc_ins/tdc_dout<4><0>
    SLICE_X58Y92.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22
    SLICE_X56Y94.A2      net (fanout=1)        0.804   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y98.CX      net (fanout=12)       1.149   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y98.CMUX    Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N49
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW16
    SLICE_X75Y98.D2      net (fanout=1)        0.621   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N49
    SLICE_X75Y98.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin31
    SLICE_X72Y89.CX      net (fanout=1)        1.073   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<2>
    SLICE_X72Y89.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    -------------------------------------------------  ---------------------------
    Total                                      9.935ns (1.842ns logic, 8.093ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.219ns (0.824 - 1.043)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.CQ      Tcko                  0.391   conc_intfc_ins/tdc_dout<5><7>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6
    SLICE_X56Y92.A2      net (fanout=3)        1.527   conc_intfc_ins/tdc_dout<5><6>
    SLICE_X56Y92.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d24_SW0
    SLICE_X56Y94.A1      net (fanout=1)        0.772   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/N0
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y98.CX      net (fanout=12)       1.149   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y98.CMUX    Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N49
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW16
    SLICE_X75Y98.D2      net (fanout=1)        0.621   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N49
    SLICE_X75Y98.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin31
    SLICE_X72Y89.CX      net (fanout=1)        1.073   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<2>
    SLICE_X72Y89.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    -------------------------------------------------  ---------------------------
    Total                                      9.680ns (1.823ns logic, 7.857ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.670ns (Levels of Logic = 6)
  Clock Path Skew:      -0.212ns (0.735 - 0.947)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.391   conc_intfc_ins/tdc_dout<5><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2
    SLICE_X58Y92.A3      net (fanout=2)        1.483   conc_intfc_ins/tdc_dout<5><2>
    SLICE_X58Y92.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d22
    SLICE_X56Y94.A2      net (fanout=1)        0.804   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d21
    SLICE_X56Y94.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d25
    SLICE_X59Y92.A5      net (fanout=8)        0.719   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/comp_d
    SLICE_X59Y92.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<0>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_11/Mmux_dmin91
    SLICE_X73Y96.A4      net (fanout=16)       1.996   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin1<8>
    SLICE_X73Y96.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_cmin111_SW0
    SLICE_X74Y98.CX      net (fanout=12)       1.149   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N3
    SLICE_X74Y98.CMUX    Tcxc                  0.163   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N49
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/comp_d25_SW16
    SLICE_X75Y98.D2      net (fanout=1)        0.621   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/N49
    SLICE_X75Y98.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/tom_4_21/Mmux_dmin31
    SLICE_X72Y89.CX      net (fanout=1)        1.073   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin2<2>
    SLICE_X72Y89.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    -------------------------------------------------  ---------------------------
    Total                                      9.670ns (1.825ns logic, 7.845ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP "TDC_2X_GRP"         TS_TTD_CLK * 2;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (SLICE_X62Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_0 to conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.AQ      Tcko                  0.200   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    SLICE_X62Y94.A6      net (fanout=3)        0.029   conc_intfc_ins/tmodr_ins/rdfail_ctr<0>
    SLICE_X62Y94.CLK     Tah         (-Th)    -0.190   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<0>11_INV_0
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_2 (SLICE_X63Y94.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.044 - 0.042)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_1 to conc_intfc_ins/tmodr_ins/rdfail_ctr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.BQ      Tcko                  0.200   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    SLICE_X63Y94.A5      net (fanout=2)        0.078   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
    SLICE_X63Y94.CLK     Tah         (-Th)    -0.155   conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<2>12
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<2>11
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.355ns logic, 0.078ns route)
                                                       (82.0% logic, 18.0% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (SLICE_X62Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_1 to conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.BQ      Tcko                  0.200   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    SLICE_X62Y94.B5      net (fanout=2)        0.076   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
    SLICE_X62Y94.CLK     Tah         (-Th)    -0.190   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<1>11
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.390ns logic, 0.076ns route)
                                                       (83.7% logic, 16.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP "SYS_CLK_GRP" TO 
TIMEGRP         "SYS_CLK2X_GRP" TS_SYS_CLK2X DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.905ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X42Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.DQ      Tcko                  0.391   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset
    SLICE_X42Y101.SR     net (fanout=126)      3.229   b2tt_runreset
    SLICE_X42Y101.CLK    Trck                  0.285   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (0.676ns logic, 3.229ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X42Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.DQ      Tcko                  0.391   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset
    SLICE_X42Y101.SR     net (fanout=126)      3.229   b2tt_runreset
    SLICE_X42Y101.CLK    Trck                  0.274   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (0.665ns logic, 3.229ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X42Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.DQ      Tcko                  0.391   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset
    SLICE_X42Y101.SR     net (fanout=126)      3.229   b2tt_runreset
    SLICE_X42Y101.CLK    Trck                  0.251   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (0.642ns logic, 3.229ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP "SYS_CLK_GRP" TO TIMEGRP         "SYS_CLK2X_GRP" TS_SYS_CLK2X DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X38Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.BQ     Tcko                  0.200   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X38Y107.BX     net (fanout=1)        0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X38Y107.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (SLICE_X38Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.AMUX   Tshcko                0.238   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X38Y107.AX     net (fanout=1)        0.331   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
    SLICE_X38Y107.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.286ns logic, 0.331ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X39Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.BMUX   Tshcko                0.244   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X39Y104.DX     net (fanout=1)        0.318   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X39Y104.CLK    Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.303ns logic, 0.318ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP "SYS_CLK2X_GRP" TO 
TIMEGRP         "SYS_CLK_GRP" TS_SYS_CLK2X DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.315ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X39Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y109.CMUX   Tshcko                0.455   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X39Y109.AX     net (fanout=1)        0.797   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X39Y109.CLK    Tdick                 0.063   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.518ns logic, 0.797ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X39Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y109.AMUX   Tshcko                0.488   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X39Y109.DX     net (fanout=1)        0.755   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X39Y109.CLK    Tdick                 0.063   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.551ns logic, 0.755ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X41Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y109.CQ     Tcko                  0.408   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X41Y109.DX     net (fanout=1)        0.728   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X41Y109.CLK    Tdick                 0.063   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.471ns logic, 0.728ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP "SYS_CLK2X_GRP" TO TIMEGRP         "SYS_CLK_GRP" TS_SYS_CLK2X DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X41Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y109.BQ     Tcko                  0.200   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X41Y109.CX     net (fanout=1)        0.202   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X41Y109.CLK    Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.259ns logic, 0.202ns route)
                                                       (56.2% logic, 43.8% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X41Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y109.AMUX   Tshcko                0.238   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X41Y109.BX     net (fanout=1)        0.204   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X41Y109.CLK    Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.297ns logic, 0.204ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X38Y110.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y109.BQ     Tcko                  0.234   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X38Y110.BX     net (fanout=1)        0.232   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X38Y110.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.282ns logic, 0.232ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD 
TIMEGRP         "b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" TS_TTD_CLK PHASE 
3.9305         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" TS_TTD_CLK PHASE 3.9305
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.131ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_invg/I0
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_invg/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: b2tt_ins/gen_useextclk0.map_clk/sig_xcm127b
--------------------------------------------------------------------------------
Slack: 6.458ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: b2tt_ins/map_encode/map_od/sig_oq/CLK1
  Logical resource: b2tt_ins/map_encode/map_od/map_od/CK1
  Location pin: OLOGIC_X18Y3.CLK1
  Clock network: b2tt_ins/clk_inv
--------------------------------------------------------------------------------
Slack: 7.047ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: b2tt_ins/map_decode/map_is/sig_raw2<1>/CLK1
  Logical resource: b2tt_ins/map_decode/map_is/map_id/CLK1
  Location pin: ILOGIC_X19Y3.CLK1
  Clock network: b2tt_ins/clk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" 
TS_TTD_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 94609 paths analyzed, 12786 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.379ns.
--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107 (SLICE_X2Y2.D2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In44_SW0_FRB (FF)
  Destination:          b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.135ns (0.952 - 0.817)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In44_SW0_FRB to b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.CMUX    Tshcko                0.461   b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In411_FRB
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In44_SW0_FRB
    SLICE_X26Y41.C1      net (fanout=4)        0.925   b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In44_SW0_FRB
    SLICE_X26Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_is/map_iscan/_n0464_inv4
                                                       b2tt_ins/map_decode/map_is/map_iscan/_n0579<0>1
    SLICE_X2Y2.D2        net (fanout=232)      5.546   b2tt_ins/map_decode/map_is/map_iscan/_n0579
    SLICE_X2Y2.CLK       Tas                   0.289   b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8<107>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8[339]_GND_28_o_mux_51_OUT<107>1
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (0.954ns logic, 6.471ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9 (FF)
  Destination:          b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.381ns (Levels of Logic = 2)
  Clock Path Skew:      0.132ns (0.952 - 0.820)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9 to b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.BQ      Tcko                  0.391   b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle<11>
                                                       b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9
    SLICE_X26Y41.C4      net (fanout=7)        0.951   b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle<9>
    SLICE_X26Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_is/map_iscan/_n0464_inv4
                                                       b2tt_ins/map_decode/map_is/map_iscan/_n0579<0>1
    SLICE_X2Y2.D2        net (fanout=232)      5.546   b2tt_ins/map_decode/map_is/map_iscan/_n0579
    SLICE_X2Y2.CLK       Tas                   0.289   b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8<107>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8[339]_GND_28_o_mux_51_OUT<107>1
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (0.884ns logic, 6.497ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In411_FRB (FF)
  Destination:          b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.376ns (Levels of Logic = 2)
  Clock Path Skew:      0.135ns (0.952 - 0.817)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In411_FRB to b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.DQ      Tcko                  0.391   b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In411_FRB
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In411_FRB
    SLICE_X26Y41.C2      net (fanout=26)       0.946   b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2-In411_FRB
    SLICE_X26Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_is/map_iscan/_n0464_inv4
                                                       b2tt_ins/map_decode/map_is/map_iscan/_n0579<0>1
    SLICE_X2Y2.D2        net (fanout=232)      5.546   b2tt_ins/map_decode/map_is/map_iscan/_n0579
    SLICE_X2Y2.CLK       Tas                   0.289   b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8<107>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8[339]_GND_28_o_mux_51_OUT<107>1
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (0.884ns logic, 6.492ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (SLICE_X43Y126.AX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset (FF)
  Destination:          conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.221ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.958 - 0.977)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset to conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.DQ      Tcko                  0.391   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset
    SLICE_X45Y126.A4     net (fanout=126)      5.606   b2tt_runreset
    SLICE_X45Y126.A      Tilo                  0.259   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_11_o11
    SLICE_X43Y126.AX     net (fanout=1)        0.902   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_11_o
    SLICE_X43Y126.CLK    Tdick                 0.063   conc_intfc_ins/daq_fifo_epty
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (0.713ns logic, 6.508ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Requirement:          7.861ns
  Data Path Delay:      5.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y60.DOPBDOP1 Trcko_DOPB            1.650   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X40Y123.A6     net (fanout=3)        1.151   conc_intfc_ins/daq_fifo_do<17>
    SLICE_X40Y123.A      Tilo                  0.203   conc_intfc_ins/tx_fsm_cs_FSM_FFd1
                                                       conc_intfc_ins/Mmux_daq_fifo_re1
    SLICE_X44Y124.C3     net (fanout=3)        0.891   conc_intfc_ins/daq_fifo_re
    SLICE_X44Y124.C      Tilo                  0.204   conc_intfc_ins/daq_fifo_afull
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
    SLICE_X45Y126.A2     net (fanout=6)        0.645   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X45Y126.A      Tilo                  0.259   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_11_o11
    SLICE_X43Y126.AX     net (fanout=1)        0.902   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_11_o
    SLICE_X43Y126.CLK    Tdick                 0.063   conc_intfc_ins/daq_fifo_epty
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (2.379ns logic, 3.589ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Requirement:          7.861ns
  Data Path Delay:      5.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y60.DOBDO15  Trcko_DOB             1.850   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X40Y123.A4     net (fanout=4)        0.882   conc_intfc_ins/daq_fifo_do<16>
    SLICE_X40Y123.A      Tilo                  0.203   conc_intfc_ins/tx_fsm_cs_FSM_FFd1
                                                       conc_intfc_ins/Mmux_daq_fifo_re1
    SLICE_X44Y124.C3     net (fanout=3)        0.891   conc_intfc_ins/daq_fifo_re
    SLICE_X44Y124.C      Tilo                  0.204   conc_intfc_ins/daq_fifo_afull
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
    SLICE_X45Y126.A2     net (fanout=6)        0.645   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X45Y126.A      Tilo                  0.259   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_11_o11
    SLICE_X43Y126.AX     net (fanout=1)        0.902   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_11_o
    SLICE_X43Y126.CLK    Tdick                 0.063   conc_intfc_ins/daq_fifo_epty
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (2.579ns logic, 3.320ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_oc/sta_octet (SLICE_X22Y53.A2), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_2 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/sta_octet (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.133ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.238 - 0.256)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_2 to b2tt_ins/map_decode/map_oc/sta_octet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.CQ      Tcko                  0.408   b2tt_ins/map_decode/bit10<3>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_2
    SLICE_X31Y51.A2      net (fanout=11)       1.089   b2tt_ins/map_decode/bit10<2>
    SLICE_X31Y51.A       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<3>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout541
    SLICE_X29Y53.D4      net (fanout=1)        0.610   b2tt_ins/map_decode/map_10/sig_8b<3>
    SLICE_X29Y53.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<3>
                                                       b2tt_ins/map_decode/map_10/octet<3>1
    SLICE_X28Y56.C1      net (fanout=15)       1.489   b2tt_ins/map_decode/octet<3>
    SLICE_X28Y56.C       Tilo                  0.205   b2tt_ins/map_decode/map_oc/N4
                                                       b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32
    SLICE_X22Y53.D1      net (fanout=10)       1.533   b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32
    SLICE_X22Y53.CMUX    Topdc                 0.368   b2tt_ins/map_decode/staoctet
                                                       b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot_F
                                                       b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot
    SLICE_X22Y53.A2      net (fanout=1)        0.624   b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot
    SLICE_X22Y53.CLK     Tas                   0.289   b2tt_ins/map_decode/staoctet
                                                       b2tt_ins/map_decode/map_oc/sta_octet_dpot
                                                       b2tt_ins/map_decode/map_oc/sta_octet
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (1.788ns logic, 5.345ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_3 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/sta_octet (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.941ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.238 - 0.256)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_3 to b2tt_ins/map_decode/map_oc/sta_octet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.408   b2tt_ins/map_decode/bit10<3>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_3
    SLICE_X31Y53.B6      net (fanout=11)       0.894   b2tt_ins/map_decode/bit10<3>
    SLICE_X31Y53.B       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<2>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout521
    SLICE_X29Y53.B6      net (fanout=1)        0.304   b2tt_ins/map_decode/map_10/sig_8b<1>
    SLICE_X29Y53.B       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<3>
                                                       b2tt_ins/map_decode/map_10/octet<1>1
    SLICE_X28Y56.D4      net (fanout=12)       1.136   b2tt_ins/map_decode/octet<1>
    SLICE_X28Y56.D       Tilo                  0.205   b2tt_ins/map_decode/map_oc/N4
                                                       b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32_SW0
    SLICE_X28Y56.C4      net (fanout=4)        0.457   b2tt_ins/map_decode/map_oc/N4
    SLICE_X28Y56.C       Tilo                  0.205   b2tt_ins/map_decode/map_oc/N4
                                                       b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32
    SLICE_X22Y53.D1      net (fanout=10)       1.533   b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32
    SLICE_X22Y53.CMUX    Topdc                 0.368   b2tt_ins/map_decode/staoctet
                                                       b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot_F
                                                       b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot
    SLICE_X22Y53.A2      net (fanout=1)        0.624   b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot
    SLICE_X22Y53.CLK     Tas                   0.289   b2tt_ins/map_decode/staoctet
                                                       b2tt_ins/map_decode/map_oc/sta_octet_dpot
                                                       b2tt_ins/map_decode/map_oc/sta_octet
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (1.993ns logic, 4.948ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_7 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/sta_octet (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_7 to b2tt_ins/map_decode/map_oc/sta_octet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y52.DQ      Tcko                  0.408   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_7
    SLICE_X31Y53.B2      net (fanout=10)       0.828   b2tt_ins/map_decode/bit10<7>
    SLICE_X31Y53.B       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<2>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout521
    SLICE_X29Y53.B6      net (fanout=1)        0.304   b2tt_ins/map_decode/map_10/sig_8b<1>
    SLICE_X29Y53.B       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<3>
                                                       b2tt_ins/map_decode/map_10/octet<1>1
    SLICE_X28Y56.D4      net (fanout=12)       1.136   b2tt_ins/map_decode/octet<1>
    SLICE_X28Y56.D       Tilo                  0.205   b2tt_ins/map_decode/map_oc/N4
                                                       b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32_SW0
    SLICE_X28Y56.C4      net (fanout=4)        0.457   b2tt_ins/map_decode/map_oc/N4
    SLICE_X28Y56.C       Tilo                  0.205   b2tt_ins/map_decode/map_oc/N4
                                                       b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32
    SLICE_X22Y53.D1      net (fanout=10)       1.533   b2tt_ins/map_decode/map_oc/Mmux_GND_35_o_sig_rxerr[5]_mux_51_OUT32
    SLICE_X22Y53.CMUX    Topdc                 0.368   b2tt_ins/map_decode/staoctet
                                                       b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot_F
                                                       b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot
    SLICE_X22Y53.A2      net (fanout=1)        0.624   b2tt_ins/map_decode/map_oc/_n0394_inv_rstpot
    SLICE_X22Y53.CLK     Tas                   0.289   b2tt_ins/map_decode/staoctet
                                                       b2tt_ins/map_decode/map_oc/sta_octet_dpot
                                                       b2tt_ins/map_decode/map_oc/sta_octet
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.993ns logic, 4.882ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" TS_TTD_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/Mshreg_daq_data_q_0_0 (SLICE_X26Y113.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               daq_gen_ins/data_lfsr_r_15 (FF)
  Destination:          conc_intfc_ins/Mshreg_daq_data_q_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: daq_gen_ins/data_lfsr_r_15 to conc_intfc_ins/Mshreg_daq_data_q_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y113.AQ     Tcko                  0.198   daq_data<5>
                                                       daq_gen_ins/data_lfsr_r_15
    SLICE_X26Y113.AI     net (fanout=2)        0.023   daq_data<0>
    SLICE_X26Y113.CLK    Tdh         (-Th)    -0.030   conc_intfc_ins/daq_data_q_0<3>
                                                       conc_intfc_ins/Mshreg_daq_data_q_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.228ns logic, 0.023ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3 (SLICE_X22Y157.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i (FF)
  Destination:          aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i to aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y157.AQ     Tcko                  0.198   aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/downcounter_r<2>
                                                       aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    SLICE_X22Y157.AI     net (fanout=4)        0.037   aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    SLICE_X22Y157.CLK    Tdh         (-Th)    -0.030   aurora_ins/klm_aurora_ins/gen_a_i
                                                       aurora_ins/klm_aurora_ins/global_logic_i/idle_and_ver_gen_i/Mshreg_lfsr_shift_register_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.228ns logic, 0.037ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/Mshreg_daq_data_q_0_9 (SLICE_X30Y113.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               daq_gen_ins/data_lfsr_r_6 (FF)
  Destination:          conc_intfc_ins/Mshreg_daq_data_q_0_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: daq_gen_ins/data_lfsr_r_6 to conc_intfc_ins/Mshreg_daq_data_q_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.DMUX   Tshcko                0.244   daq_gen_ins/_n0102_inv
                                                       daq_gen_ins/data_lfsr_r_6
    SLICE_X30Y113.BI     net (fanout=2)        0.021   daq_data<9>
    SLICE_X30Y113.CLK    Tdh         (-Th)    -0.029   conc_intfc_ins/daq_data_q_0<11>
                                                       conc_intfc_ins/Mshreg_daq_data_q_0_9
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.273ns logic, 0.021ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" TS_TTD_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 4.736ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_GCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/PLLCLK00
  Location pin: GTPA1_DUAL_X0Y1.GCLK00
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD 
TIMEGRP         "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4796 paths analyzed, 3519 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.916ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5 (SLICE_X80Y92.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/src_re_q0_6 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.242 - 0.250)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/src_re_q0_6 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.447   conc_intfc_ins/tdc_rden<4>
                                                       conc_intfc_ins/tmodr_ins/src_re_q0_6
    SLICE_X91Y92.C3      net (fanout=2)        1.625   conc_intfc_ins/tdc_rden<6>
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X80Y92.CE      net (fanout=5)        0.842   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X80Y92.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (1.091ns logic, 2.467ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y92.DMUX    Tshcko                0.455   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/_n0069
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X91Y92.C2      net (fanout=3)        1.208   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X80Y92.CE      net (fanout=5)        0.842   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X80Y92.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.099ns logic, 2.050ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y92.DMUX    Tshcko                0.488   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1
    SLICE_X91Y92.C5      net (fanout=4)        0.766   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<1>
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X80Y92.CE      net (fanout=5)        0.842   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X80Y92.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (1.132ns logic, 1.608ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1 (SLICE_X84Y93.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/src_re_q0_6 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.526ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.243 - 0.250)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/src_re_q0_6 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.447   conc_intfc_ins/tdc_rden<4>
                                                       conc_intfc_ins/tmodr_ins/src_re_q0_6
    SLICE_X91Y92.C3      net (fanout=2)        1.625   conc_intfc_ins/tdc_rden<6>
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X84Y93.CE      net (fanout=5)        0.810   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X84Y93.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.091ns logic, 2.435ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y92.DMUX    Tshcko                0.455   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/_n0069
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X91Y92.C2      net (fanout=3)        1.208   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X84Y93.CE      net (fanout=5)        0.810   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X84Y93.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.099ns logic, 2.018ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y92.DMUX    Tshcko                0.488   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1
    SLICE_X91Y92.C5      net (fanout=4)        0.766   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<1>
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X84Y93.CE      net (fanout=5)        0.810   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X84Y93.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (1.132ns logic, 1.576ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7 (SLICE_X80Y92.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/src_re_q0_6 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.242 - 0.250)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/src_re_q0_6 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.447   conc_intfc_ins/tdc_rden<4>
                                                       conc_intfc_ins/tmodr_ins/src_re_q0_6
    SLICE_X91Y92.C3      net (fanout=2)        1.625   conc_intfc_ins/tdc_rden<6>
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X80Y92.CE      net (fanout=5)        0.842   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X80Y92.CLK     Tceck                 0.296   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.056ns logic, 2.467ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y92.DMUX    Tshcko                0.455   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/_n0069
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X91Y92.C2      net (fanout=3)        1.208   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X80Y92.CE      net (fanout=5)        0.842   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X80Y92.CLK     Tceck                 0.296   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.064ns logic, 2.050ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.705ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y92.DMUX    Tshcko                0.488   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1
    SLICE_X91Y92.C5      net (fanout=4)        0.766   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<1>
    SLICE_X91Y92.CMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X80Y92.CE      net (fanout=5)        0.842   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X80Y92.CLK     Tceck                 0.296   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (1.097ns logic, 1.608ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0 (SLICE_X40Y119.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/out_cmp_q2 (FF)
  Destination:          conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/out_cmp_q2 to conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y119.AQ     Tcko                  0.198   conc_intfc_ins/to_dst_we
                                                       conc_intfc_ins/tmodr_ins/out_cmp_q2
    SLICE_X40Y119.AI     net (fanout=1)        0.017   conc_intfc_ins/to_dst_we
    SLICE_X40Y119.CLK    Tdh         (-Th)    -0.030   conc_intfc_ins/trg_ch_valid
                                                       conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.228ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/DP (SLICE_X90Y93.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y92.BQ      Tcko                  0.198   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1
    SLICE_X90Y93.D4      net (fanout=8)        0.255   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr<1>
    SLICE_X90Y93.CLK     Tah         (-Th)     0.128   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.070ns logic, 0.255ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/SP (SLICE_X90Y93.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y92.BQ      Tcko                  0.198   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1
    SLICE_X90Y93.D4      net (fanout=8)        0.255   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr<1>
    SLICE_X90Y93.CLK     Tah         (-Th)     0.128   conc_intfc_ins/tdc_ins/tdc_dout_q0<6><8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t9/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.070ns logic, 0.255ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.014ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.916ns (255.363MHz) (Tdspper_BREG_MREG)
  Physical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Logical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_TTD_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TTD_CLK                     |      7.861ns|      3.334ns|      7.832ns|            0|            0|            0|       131919|
| TS_TDC_2X                     |     15.722ns|     10.418ns|          N/A|            0|            0|        32514|            0|
| TS_b2tt_ins_gen_useextclk0_map|      7.861ns|      1.730ns|          N/A|            0|            0|            0|            0|
| _clk_sig_xcm127b              |             |             |             |             |             |             |             |
| TS_b2tt_ins_rawclk            |      7.861ns|      7.379ns|          N/A|            0|            0|        94609|            0|
| TS_b2tt_ins_gen_useextclk0_map|      3.930ns|      3.916ns|          N/A|            0|            0|         4796|            0|
| _clk_sig_xcm254               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.861ns|      6.250ns|      7.832ns|            0|            0|            0|           41|
| TS_SYS_CLK2X                  |      3.930ns|      3.916ns|      3.905ns|            0|            0|            0|           41|
|  TS_CCD_TDC2SYS               |      3.930ns|      3.905ns|          N/A|            0|            0|           31|            0|
|  TS_CCD_SYS2TDC               |      3.930ns|      1.315ns|          N/A|            0|            0|           10|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ttdclkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ttdclkn        |   10.418|         |         |         |
ttdclkp        |   10.418|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ttdclkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ttdclkn        |   10.418|         |         |         |
ttdclkp        |   10.418|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 131960 paths, 0 nets, and 17340 connections

Design statistics:
   Minimum period: 1791.666ns{1}   (Maximum frequency:   0.558MHz)
   Maximum path delay from/to any node:  10.418ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 12 20:35:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 463 MB



