{
  "70502857": {
    "file_id": "70502857",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754296630\\artifacts\\designs\\alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "5240654701793303005",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T16:37:46.931236",
    "description": "由enhanced_real_code_review_agent创建的verilog文件",
    "metadata": {},
    "port_info": {
      "module_name": "alu_32bit",
      "ports": [
        {
          "name": "a",
          "direction": "input",
          "width": 32,
          "msb": 31,
          "lsb": 0
        },
        {
          "name": "b",
          "direction": "input",
          "width": 32,
          "msb": 31,
          "lsb": 0
        },
        {
          "name": "op",
          "direction": "input",
          "width": 4,
          "msb": 3,
          "lsb": 0
        },
        {
          "name": "result",
          "direction": "output",
          "width": 32,
          "msb": 31,
          "lsb": 0
        },
        {
          "name": "zero",
          "direction": "output",
          "width": 1,
          "msb": 0,
          "lsb": 0
        }
      ],
      "port_count": 5
    },
    "version": 1
  },
  "fa9af962": {
    "file_id": "fa9af962",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754296630\\artifacts\\testbenches\\testbench_alu_32bit.v",
    "file_type": "testbench",
    "content_hash": "908490212208127032",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T16:37:46.935610",
    "description": "由enhanced_real_code_review_agent创建的testbench文件",
    "metadata": {},
    "port_info": {},
    "version": 1
  }
}