
10-SPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000281a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  0000281a  000028ae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000018  0080006a  0080006a  000028b8  2**0
                  ALLOC
  3 .stab         00002d9c  00000000  00000000  000028b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000015ea  00000000  00000000  00005654  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006c3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006eee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008b37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009a22  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a7d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a930  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000abbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b38b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 28 08 	jmp	0x1050	; 0x1050 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 c5 07 	jmp	0xf8a	; 0xf8a <__vector_10>
      2c:	0c 94 62 07 	jmp	0xec4	; 0xec4 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 77 0d 	jmp	0x1aee	; 0x1aee <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e1       	ldi	r30, 0x1A	; 26
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 36       	cpi	r26, 0x6A	; 106
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e6       	ldi	r26, 0x6A	; 106
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 79 13 	call	0x26f2	; 0x26f2 <main>
      8a:	0c 94 0b 14 	jmp	0x2816	; 0x2816 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d4 13 	jmp	0x27a8	; 0x27a8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d4 13 	jmp	0x27a8	; 0x27a8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 e4 13 	jmp	0x27c8	; 0x27c8 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <MWDT_vTurnOn>:
#include"WDT_int.h"
#include"WDT_prv.h"
#include"WDT_cfg.h"


void MWDT_vTurnOn(u8 A_u8Timeout){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
     b50:	89 83       	std	Y+1, r24	; 0x01

	/* set timeout */

	WDTCR = (WDTCR& 0XF8) | A_u8Timeout;
     b52:	a1 e4       	ldi	r26, 0x41	; 65
     b54:	b0 e0       	ldi	r27, 0x00	; 0
     b56:	e1 e4       	ldi	r30, 0x41	; 65
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	98 2f       	mov	r25, r24
     b5e:	98 7f       	andi	r25, 0xF8	; 248
     b60:	89 81       	ldd	r24, Y+1	; 0x01
     b62:	89 2b       	or	r24, r25
     b64:	8c 93       	st	X, r24
	/* set WDE */

	SET_BIT(WDTCR,WDE);
     b66:	a1 e4       	ldi	r26, 0x41	; 65
     b68:	b0 e0       	ldi	r27, 0x00	; 0
     b6a:	e1 e4       	ldi	r30, 0x41	; 65
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	80 81       	ld	r24, Z
     b70:	88 60       	ori	r24, 0x08	; 8
     b72:	8c 93       	st	X, r24



}
     b74:	0f 90       	pop	r0
     b76:	cf 91       	pop	r28
     b78:	df 91       	pop	r29
     b7a:	08 95       	ret

00000b7c <MWDT_vTurnOff>:
void MWDT_vTurnOff(void){
     b7c:	df 93       	push	r29
     b7e:	cf 93       	push	r28
     b80:	cd b7       	in	r28, 0x3d	; 61
     b82:	de b7       	in	r29, 0x3e	; 62

	WDTCR = 0b0011000;
     b84:	e1 e4       	ldi	r30, 0x41	; 65
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	88 e1       	ldi	r24, 0x18	; 24
     b8a:	80 83       	st	Z, r24
	WDTCR = 0;
     b8c:	e1 e4       	ldi	r30, 0x41	; 65
     b8e:	f0 e0       	ldi	r31, 0x00	; 0
     b90:	10 82       	st	Z, r1

}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <MUART_vInit>:
#include "UART_int.h"
#include "UART_prv.h"
#include "UART_cfg.h"

void MUART_vInit(void)
{
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
	UCSRB = 0b00011000 ;
     ba0:	ea e2       	ldi	r30, 0x2A	; 42
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	88 e1       	ldi	r24, 0x18	; 24
     ba6:	80 83       	st	Z, r24
	UCSRC = 0b10000110 ;
     ba8:	e0 e4       	ldi	r30, 0x40	; 64
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	86 e8       	ldi	r24, 0x86	; 134
     bae:	80 83       	st	Z, r24
	UBRRL=51; 		//9600
     bb0:	e9 e2       	ldi	r30, 0x29	; 41
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
     bb4:	83 e3       	ldi	r24, 0x33	; 51
     bb6:	80 83       	st	Z, r24
}
     bb8:	cf 91       	pop	r28
     bba:	df 91       	pop	r29
     bbc:	08 95       	ret

00000bbe <MUART_vTransmit>:
void MUART_vTransmit(u8 A_u8Byte){
     bbe:	df 93       	push	r29
     bc0:	cf 93       	push	r28
     bc2:	0f 92       	push	r0
     bc4:	cd b7       	in	r28, 0x3d	; 61
     bc6:	de b7       	in	r29, 0x3e	; 62
     bc8:	89 83       	std	Y+1, r24	; 0x01

	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
     bca:	eb e2       	ldi	r30, 0x2B	; 43
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	88 2f       	mov	r24, r24
     bd2:	90 e0       	ldi	r25, 0x00	; 0
     bd4:	80 72       	andi	r24, 0x20	; 32
     bd6:	90 70       	andi	r25, 0x00	; 0
     bd8:	00 97       	sbiw	r24, 0x00	; 0
     bda:	b9 f3       	breq	.-18     	; 0xbca <MUART_vTransmit+0xc>
	;
	/* Put data into buffer, sends the data */
	UDR = A_u8Byte;
     bdc:	ec e2       	ldi	r30, 0x2C	; 44
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	89 81       	ldd	r24, Y+1	; 0x01
     be2:	80 83       	st	Z, r24
}
     be4:	0f 90       	pop	r0
     be6:	cf 91       	pop	r28
     be8:	df 91       	pop	r29
     bea:	08 95       	ret

00000bec <MUART_u8Recieve>:

u8 MUART_u8Recieve(void){
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62

	/* Wait for data to be received */
	while ( !(UCSRA & (1<<RXC)) )
     bf4:	eb e2       	ldi	r30, 0x2B	; 43
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	80 81       	ld	r24, Z
     bfa:	88 23       	and	r24, r24
     bfc:	dc f7       	brge	.-10     	; 0xbf4 <MUART_u8Recieve+0x8>
	;
	/* Get and return received data from buffer */
	return UDR;
     bfe:	ec e2       	ldi	r30, 0x2C	; 44
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z

}
     c04:	cf 91       	pop	r28
     c06:	df 91       	pop	r29
     c08:	08 95       	ret

00000c0a <MTIMERS_vInit>:
//static void (*G_TIM0_Callback[2])(void);

u32  G_u32IntervalCount;

void MTIMERS_vInit(void)
{
     c0a:	df 93       	push	r29
     c0c:	cf 93       	push	r28
     c0e:	cd b7       	in	r28, 0x3d	; 61
     c10:	de b7       	in	r29, 0x3e	; 62

#endif



    TCCR0 = 0b01101010;
     c12:	e3 e5       	ldi	r30, 0x53	; 83
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	8a e6       	ldi	r24, 0x6A	; 106
     c18:	80 83       	st	Z, r24
//	SET_BIT(TIMSK, 0) ; //TOIE0
//	SET_BIT(TIMSK, 1) ; //OCIE0
  	TCCR1A= 0b10000000 ;
     c1a:	ef e4       	ldi	r30, 0x4F	; 79
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 e8       	ldi	r24, 0x80	; 128
     c20:	80 83       	st	Z, r24
  	TCCR1B= 0b01000010 ;
     c22:	ee e4       	ldi	r30, 0x4E	; 78
     c24:	f0 e0       	ldi	r31, 0x00	; 0
     c26:	82 e4       	ldi	r24, 0x42	; 66
     c28:	80 83       	st	Z, r24
// 	ICR1  = 625;  //	20ms

}
     c2a:	cf 91       	pop	r28
     c2c:	df 91       	pop	r29
     c2e:	08 95       	ret

00000c30 <MTIMERS_vSetPreloadValue>:

void MTIMERS_vSetPreloadValue(u8 A_u8TimerId , u16 A_u16Preload)
{
     c30:	df 93       	push	r29
     c32:	cf 93       	push	r28
     c34:	00 d0       	rcall	.+0      	; 0xc36 <MTIMERS_vSetPreloadValue+0x6>
     c36:	0f 92       	push	r0
     c38:	cd b7       	in	r28, 0x3d	; 61
     c3a:	de b7       	in	r29, 0x3e	; 62
     c3c:	89 83       	std	Y+1, r24	; 0x01
     c3e:	7b 83       	std	Y+3, r23	; 0x03
     c40:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8TimerId)
     c42:	89 81       	ldd	r24, Y+1	; 0x01
     c44:	88 2f       	mov	r24, r24
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	00 97       	sbiw	r24, 0x00	; 0
     c4a:	21 f4       	brne	.+8      	; 0xc54 <MTIMERS_vSetPreloadValue+0x24>
	{
	case TIMER0:
		TCNT0 = A_u16Preload ;
     c4c:	e2 e5       	ldi	r30, 0x52	; 82
     c4e:	f0 e0       	ldi	r31, 0x00	; 0
     c50:	8a 81       	ldd	r24, Y+2	; 0x02
     c52:	80 83       	st	Z, r24
		break;
	}
}
     c54:	0f 90       	pop	r0
     c56:	0f 90       	pop	r0
     c58:	0f 90       	pop	r0
     c5a:	cf 91       	pop	r28
     c5c:	df 91       	pop	r29
     c5e:	08 95       	ret

00000c60 <MTIMERS_vSetCompareValue>:
void MTIMERS_vSetCompareValue(u8 A_u8TimerId ,u16 A_u16CompareValue)
{
     c60:	df 93       	push	r29
     c62:	cf 93       	push	r28
     c64:	00 d0       	rcall	.+0      	; 0xc66 <MTIMERS_vSetCompareValue+0x6>
     c66:	00 d0       	rcall	.+0      	; 0xc68 <MTIMERS_vSetCompareValue+0x8>
     c68:	0f 92       	push	r0
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	89 83       	std	Y+1, r24	; 0x01
     c70:	7b 83       	std	Y+3, r23	; 0x03
     c72:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8TimerId)
     c74:	89 81       	ldd	r24, Y+1	; 0x01
     c76:	28 2f       	mov	r18, r24
     c78:	30 e0       	ldi	r19, 0x00	; 0
     c7a:	3d 83       	std	Y+5, r19	; 0x05
     c7c:	2c 83       	std	Y+4, r18	; 0x04
     c7e:	8c 81       	ldd	r24, Y+4	; 0x04
     c80:	9d 81       	ldd	r25, Y+5	; 0x05
     c82:	00 97       	sbiw	r24, 0x00	; 0
     c84:	31 f0       	breq	.+12     	; 0xc92 <MTIMERS_vSetCompareValue+0x32>
     c86:	2c 81       	ldd	r18, Y+4	; 0x04
     c88:	3d 81       	ldd	r19, Y+5	; 0x05
     c8a:	21 30       	cpi	r18, 0x01	; 1
     c8c:	31 05       	cpc	r19, r1
     c8e:	31 f0       	breq	.+12     	; 0xc9c <MTIMERS_vSetCompareValue+0x3c>
     c90:	0b c0       	rjmp	.+22     	; 0xca8 <MTIMERS_vSetCompareValue+0x48>
	{
	case TIMER0:
		OCR0 = A_u16CompareValue ;
     c92:	ec e5       	ldi	r30, 0x5C	; 92
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	8a 81       	ldd	r24, Y+2	; 0x02
     c98:	80 83       	st	Z, r24
     c9a:	06 c0       	rjmp	.+12     	; 0xca8 <MTIMERS_vSetCompareValue+0x48>
		break;
	case TIMER_1A:
		OCR1A = A_u16CompareValue ;
     c9c:	ea e4       	ldi	r30, 0x4A	; 74
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	8a 81       	ldd	r24, Y+2	; 0x02
     ca2:	9b 81       	ldd	r25, Y+3	; 0x03
     ca4:	91 83       	std	Z+1, r25	; 0x01
     ca6:	80 83       	st	Z, r24
		break;
	}
}
     ca8:	0f 90       	pop	r0
     caa:	0f 90       	pop	r0
     cac:	0f 90       	pop	r0
     cae:	0f 90       	pop	r0
     cb0:	0f 90       	pop	r0
     cb2:	cf 91       	pop	r28
     cb4:	df 91       	pop	r29
     cb6:	08 95       	ret

00000cb8 <MTIMERS_vSetInterval_Asynch>:
void MTIMERS_vSetInterval_Asynch(u16 A_u16IntervalCounts, void (*A_fptr)(void))
{
     cb8:	df 93       	push	r29
     cba:	cf 93       	push	r28
     cbc:	00 d0       	rcall	.+0      	; 0xcbe <MTIMERS_vSetInterval_Asynch+0x6>
     cbe:	00 d0       	rcall	.+0      	; 0xcc0 <MTIMERS_vSetInterval_Asynch+0x8>
     cc0:	cd b7       	in	r28, 0x3d	; 61
     cc2:	de b7       	in	r29, 0x3e	; 62
     cc4:	9a 83       	std	Y+2, r25	; 0x02
     cc6:	89 83       	std	Y+1, r24	; 0x01
     cc8:	7c 83       	std	Y+4, r23	; 0x04
     cca:	6b 83       	std	Y+3, r22	; 0x03
	G_u32IntervalCount = A_u16IntervalCounts ;
     ccc:	89 81       	ldd	r24, Y+1	; 0x01
     cce:	9a 81       	ldd	r25, Y+2	; 0x02
     cd0:	cc 01       	movw	r24, r24
     cd2:	a0 e0       	ldi	r26, 0x00	; 0
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	80 93 78 00 	sts	0x0078, r24
     cda:	90 93 79 00 	sts	0x0079, r25
     cde:	a0 93 7a 00 	sts	0x007A, r26
     ce2:	b0 93 7b 00 	sts	0x007B, r27
	G_TIM0_OVF_Callback = A_fptr ;
     ce6:	8b 81       	ldd	r24, Y+3	; 0x03
     ce8:	9c 81       	ldd	r25, Y+4	; 0x04
     cea:	90 93 73 00 	sts	0x0073, r25
     cee:	80 93 72 00 	sts	0x0072, r24
//	G_TIM0_Callback[TIM_CB_OVF] = A_fptr ;

	/*  start timer */
	MTIMERS_vStartTimer();
     cf2:	0e 94 ad 06 	call	0xd5a	; 0xd5a <MTIMERS_vStartTimer>

}
     cf6:	0f 90       	pop	r0
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	cf 91       	pop	r28
     d00:	df 91       	pop	r29
     d02:	08 95       	ret

00000d04 <MTIMERS_vSetInterval_CTC_Asynch>:

void MTIMERS_vSetInterval_CTC_Asynch(u16 A_u16IntervalCounts,
									u16 A_u16CompareValue,
									void (*A_fptr)(void))
{
     d04:	df 93       	push	r29
     d06:	cf 93       	push	r28
     d08:	00 d0       	rcall	.+0      	; 0xd0a <MTIMERS_vSetInterval_CTC_Asynch+0x6>
     d0a:	00 d0       	rcall	.+0      	; 0xd0c <MTIMERS_vSetInterval_CTC_Asynch+0x8>
     d0c:	00 d0       	rcall	.+0      	; 0xd0e <MTIMERS_vSetInterval_CTC_Asynch+0xa>
     d0e:	cd b7       	in	r28, 0x3d	; 61
     d10:	de b7       	in	r29, 0x3e	; 62
     d12:	9a 83       	std	Y+2, r25	; 0x02
     d14:	89 83       	std	Y+1, r24	; 0x01
     d16:	7c 83       	std	Y+4, r23	; 0x04
     d18:	6b 83       	std	Y+3, r22	; 0x03
     d1a:	5e 83       	std	Y+6, r21	; 0x06
     d1c:	4d 83       	std	Y+5, r20	; 0x05
	G_u32IntervalCount = A_u16IntervalCounts ;
     d1e:	89 81       	ldd	r24, Y+1	; 0x01
     d20:	9a 81       	ldd	r25, Y+2	; 0x02
     d22:	cc 01       	movw	r24, r24
     d24:	a0 e0       	ldi	r26, 0x00	; 0
     d26:	b0 e0       	ldi	r27, 0x00	; 0
     d28:	80 93 78 00 	sts	0x0078, r24
     d2c:	90 93 79 00 	sts	0x0079, r25
     d30:	a0 93 7a 00 	sts	0x007A, r26
     d34:	b0 93 7b 00 	sts	0x007B, r27
	G_TIM0_CTC_Callback = A_fptr ;
     d38:	8d 81       	ldd	r24, Y+5	; 0x05
     d3a:	9e 81       	ldd	r25, Y+6	; 0x06
     d3c:	90 93 75 00 	sts	0x0075, r25
     d40:	80 93 74 00 	sts	0x0074, r24
//	G_TIM0_Callback[TIM_CB_CTC] = AfPtr;

//	MTIMERS_vSetCompareValue(A_u16CompareValue);
	/*  start timer */
	MTIMERS_vStartTimer();
     d44:	0e 94 ad 06 	call	0xd5a	; 0xd5a <MTIMERS_vStartTimer>

}
     d48:	26 96       	adiw	r28, 0x06	; 6
     d4a:	0f b6       	in	r0, 0x3f	; 63
     d4c:	f8 94       	cli
     d4e:	de bf       	out	0x3e, r29	; 62
     d50:	0f be       	out	0x3f, r0	; 63
     d52:	cd bf       	out	0x3d, r28	; 61
     d54:	cf 91       	pop	r28
     d56:	df 91       	pop	r29
     d58:	08 95       	ret

00000d5a <MTIMERS_vStartTimer>:

void MTIMERS_vStartTimer(/* Timer ID ?*/)
{
     d5a:	df 93       	push	r29
     d5c:	cf 93       	push	r28
     d5e:	cd b7       	in	r28, 0x3d	; 61
     d60:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = (TCCR0 & 0xF8) | (TIMER0_PRESCALER) ;
     d62:	a3 e5       	ldi	r26, 0x53	; 83
     d64:	b0 e0       	ldi	r27, 0x00	; 0
     d66:	e3 e5       	ldi	r30, 0x53	; 83
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	80 81       	ld	r24, Z
     d6c:	88 7f       	andi	r24, 0xF8	; 248
     d6e:	82 60       	ori	r24, 0x02	; 2
     d70:	8c 93       	st	X, r24
}
     d72:	cf 91       	pop	r28
     d74:	df 91       	pop	r29
     d76:	08 95       	ret

00000d78 <MTIMERS_vStopTimer>:

void MTIMERS_vStopTimer(/* Timer ID ?*/)
{
     d78:	df 93       	push	r29
     d7a:	cf 93       	push	r28
     d7c:	cd b7       	in	r28, 0x3d	; 61
     d7e:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = (TCCR0 & 0xF8) | (0b000) ;
     d80:	a3 e5       	ldi	r26, 0x53	; 83
     d82:	b0 e0       	ldi	r27, 0x00	; 0
     d84:	e3 e5       	ldi	r30, 0x53	; 83
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	80 81       	ld	r24, Z
     d8a:	88 7f       	andi	r24, 0xF8	; 248
     d8c:	8c 93       	st	X, r24
}
     d8e:	cf 91       	pop	r28
     d90:	df 91       	pop	r29
     d92:	08 95       	ret

00000d94 <MTIMERS_u16GetElapsedTime>:




u16 MTIMERS_u16GetElapsedTime(u8 A_u8TimerId)
{
     d94:	df 93       	push	r29
     d96:	cf 93       	push	r28
     d98:	00 d0       	rcall	.+0      	; 0xd9a <MTIMERS_u16GetElapsedTime+0x6>
     d9a:	00 d0       	rcall	.+0      	; 0xd9c <MTIMERS_u16GetElapsedTime+0x8>
     d9c:	0f 92       	push	r0
     d9e:	cd b7       	in	r28, 0x3d	; 61
     da0:	de b7       	in	r29, 0x3e	; 62
     da2:	8b 83       	std	Y+3, r24	; 0x03

	u16 L_u16ElapsedTime =0 ;
     da4:	1a 82       	std	Y+2, r1	; 0x02
     da6:	19 82       	std	Y+1, r1	; 0x01
	switch(A_u8TimerId)
     da8:	8b 81       	ldd	r24, Y+3	; 0x03
     daa:	28 2f       	mov	r18, r24
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	3d 83       	std	Y+5, r19	; 0x05
     db0:	2c 83       	std	Y+4, r18	; 0x04
     db2:	8c 81       	ldd	r24, Y+4	; 0x04
     db4:	9d 81       	ldd	r25, Y+5	; 0x05
     db6:	00 97       	sbiw	r24, 0x00	; 0
     db8:	31 f0       	breq	.+12     	; 0xdc6 <MTIMERS_u16GetElapsedTime+0x32>
     dba:	2c 81       	ldd	r18, Y+4	; 0x04
     dbc:	3d 81       	ldd	r19, Y+5	; 0x05
     dbe:	22 30       	cpi	r18, 0x02	; 2
     dc0:	31 05       	cpc	r19, r1
     dc2:	49 f0       	breq	.+18     	; 0xdd6 <MTIMERS_u16GetElapsedTime+0x42>
     dc4:	0e c0       	rjmp	.+28     	; 0xde2 <MTIMERS_u16GetElapsedTime+0x4e>
	{
	case TIMER0:
		L_u16ElapsedTime =TCNT0;
     dc6:	e2 e5       	ldi	r30, 0x52	; 82
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	88 2f       	mov	r24, r24
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	9a 83       	std	Y+2, r25	; 0x02
     dd2:	89 83       	std	Y+1, r24	; 0x01
     dd4:	06 c0       	rjmp	.+12     	; 0xde2 <MTIMERS_u16GetElapsedTime+0x4e>
		break;
	case TIMER1:
		L_u16ElapsedTime =TCNT1;
     dd6:	ec e4       	ldi	r30, 0x4C	; 76
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	91 81       	ldd	r25, Z+1	; 0x01
     dde:	9a 83       	std	Y+2, r25	; 0x02
     de0:	89 83       	std	Y+1, r24	; 0x01
		break;

	}

	return L_u16ElapsedTime;
     de2:	89 81       	ldd	r24, Y+1	; 0x01
     de4:	9a 81       	ldd	r25, Y+2	; 0x02

}
     de6:	0f 90       	pop	r0
     de8:	0f 90       	pop	r0
     dea:	0f 90       	pop	r0
     dec:	0f 90       	pop	r0
     dee:	0f 90       	pop	r0
     df0:	cf 91       	pop	r28
     df2:	df 91       	pop	r29
     df4:	08 95       	ret

00000df6 <MTIMERS_u16GetCapturedTme>:

u16 MTIMERS_u16GetCapturedTme(void){
     df6:	df 93       	push	r29
     df8:	cf 93       	push	r28
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
     dfe:	e6 e4       	ldi	r30, 0x46	; 70
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	91 81       	ldd	r25, Z+1	; 0x01

}
     e06:	cf 91       	pop	r28
     e08:	df 91       	pop	r29
     e0a:	08 95       	ret

00000e0c <MTIMERS_vSetIcuTrigger>:


void MTIMERS_vSetIcuTrigger(ICU_Trigger_t A_xIcuTrigger){
     e0c:	df 93       	push	r29
     e0e:	cf 93       	push	r28
     e10:	00 d0       	rcall	.+0      	; 0xe12 <MTIMERS_vSetIcuTrigger+0x6>
     e12:	0f 92       	push	r0
     e14:	cd b7       	in	r28, 0x3d	; 61
     e16:	de b7       	in	r29, 0x3e	; 62
     e18:	89 83       	std	Y+1, r24	; 0x01

	switch(A_xIcuTrigger){
     e1a:	89 81       	ldd	r24, Y+1	; 0x01
     e1c:	28 2f       	mov	r18, r24
     e1e:	30 e0       	ldi	r19, 0x00	; 0
     e20:	3b 83       	std	Y+3, r19	; 0x03
     e22:	2a 83       	std	Y+2, r18	; 0x02
     e24:	8a 81       	ldd	r24, Y+2	; 0x02
     e26:	9b 81       	ldd	r25, Y+3	; 0x03
     e28:	00 97       	sbiw	r24, 0x00	; 0
     e2a:	31 f0       	breq	.+12     	; 0xe38 <MTIMERS_vSetIcuTrigger+0x2c>
     e2c:	2a 81       	ldd	r18, Y+2	; 0x02
     e2e:	3b 81       	ldd	r19, Y+3	; 0x03
     e30:	21 30       	cpi	r18, 0x01	; 1
     e32:	31 05       	cpc	r19, r1
     e34:	49 f0       	breq	.+18     	; 0xe48 <MTIMERS_vSetIcuTrigger+0x3c>
     e36:	0f c0       	rjmp	.+30     	; 0xe56 <MTIMERS_vSetIcuTrigger+0x4a>
	case ICU_Falling:
		CLR_BIT(TCCR1B,6); //ICES
     e38:	ae e4       	ldi	r26, 0x4E	; 78
     e3a:	b0 e0       	ldi	r27, 0x00	; 0
     e3c:	ee e4       	ldi	r30, 0x4E	; 78
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	80 81       	ld	r24, Z
     e42:	8f 7b       	andi	r24, 0xBF	; 191
     e44:	8c 93       	st	X, r24
     e46:	07 c0       	rjmp	.+14     	; 0xe56 <MTIMERS_vSetIcuTrigger+0x4a>
		break;
	case ICU_Rising:
		SET_BIT(TCCR1B,6);
     e48:	ae e4       	ldi	r26, 0x4E	; 78
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	ee e4       	ldi	r30, 0x4E	; 78
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	80 64       	ori	r24, 0x40	; 64
     e54:	8c 93       	st	X, r24
		break;

	}

}
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	0f 90       	pop	r0
     e5c:	cf 91       	pop	r28
     e5e:	df 91       	pop	r29
     e60:	08 95       	ret

00000e62 <MTIMERS_vEnableInterrupt>:
void MTIMERS_vEnableInterrupt()/* Timer ID ?*/ //u8 A_u8InterruptType){
{
     e62:	df 93       	push	r29
     e64:	cf 93       	push	r28
     e66:	cd b7       	in	r28, 0x3d	; 61
     e68:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,5);
     e6a:	a9 e5       	ldi	r26, 0x59	; 89
     e6c:	b0 e0       	ldi	r27, 0x00	; 0
     e6e:	e9 e5       	ldi	r30, 0x59	; 89
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	80 81       	ld	r24, Z
     e74:	80 62       	ori	r24, 0x20	; 32
     e76:	8c 93       	st	X, r24
}
     e78:	cf 91       	pop	r28
     e7a:	df 91       	pop	r29
     e7c:	08 95       	ret

00000e7e <MTIMERS_vDisableInterrupt>:
void MTIMERS_vDisableInterrupt(/* Timer ID ?*/ u8 A_u8InterruptType){
     e7e:	df 93       	push	r29
     e80:	cf 93       	push	r28
     e82:	0f 92       	push	r0
     e84:	cd b7       	in	r28, 0x3d	; 61
     e86:	de b7       	in	r29, 0x3e	; 62
     e88:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(TIMSK,5);
     e8a:	a9 e5       	ldi	r26, 0x59	; 89
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	e9 e5       	ldi	r30, 0x59	; 89
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8f 7d       	andi	r24, 0xDF	; 223
     e96:	8c 93       	st	X, r24

}
     e98:	0f 90       	pop	r0
     e9a:	cf 91       	pop	r28
     e9c:	df 91       	pop	r29
     e9e:	08 95       	ret

00000ea0 <MTIMERS_vSetCallback>:
void MTIMERS_vSetCallback( /* Timer ID ?*/ void (*A_xfptr)(void))
{
     ea0:	df 93       	push	r29
     ea2:	cf 93       	push	r28
     ea4:	00 d0       	rcall	.+0      	; 0xea6 <MTIMERS_vSetCallback+0x6>
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62
     eaa:	9a 83       	std	Y+2, r25	; 0x02
     eac:	89 83       	std	Y+1, r24	; 0x01
	GS_TIM1_ICU_Callback=A_xfptr;
     eae:	89 81       	ldd	r24, Y+1	; 0x01
     eb0:	9a 81       	ldd	r25, Y+2	; 0x02
     eb2:	90 93 77 00 	sts	0x0077, r25
     eb6:	80 93 76 00 	sts	0x0076, r24
}
     eba:	0f 90       	pop	r0
     ebc:	0f 90       	pop	r0
     ebe:	cf 91       	pop	r28
     ec0:	df 91       	pop	r29
     ec2:	08 95       	ret

00000ec4 <__vector_11>:


/* Timer 0 Overflow ISR */
void __vector_11(void)  __attribute__((signal));
void __vector_11(void)
{
     ec4:	1f 92       	push	r1
     ec6:	0f 92       	push	r0
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	0f 92       	push	r0
     ecc:	11 24       	eor	r1, r1
     ece:	2f 93       	push	r18
     ed0:	3f 93       	push	r19
     ed2:	4f 93       	push	r20
     ed4:	5f 93       	push	r21
     ed6:	6f 93       	push	r22
     ed8:	7f 93       	push	r23
     eda:	8f 93       	push	r24
     edc:	9f 93       	push	r25
     ede:	af 93       	push	r26
     ee0:	bf 93       	push	r27
     ee2:	ef 93       	push	r30
     ee4:	ff 93       	push	r31
     ee6:	df 93       	push	r29
     ee8:	cf 93       	push	r28
     eea:	cd b7       	in	r28, 0x3d	; 61
     eec:	de b7       	in	r29, 0x3e	; 62
	static u32 LS_u32Counter = 0;

	LS_u32Counter++ ;
     eee:	80 91 6a 00 	lds	r24, 0x006A
     ef2:	90 91 6b 00 	lds	r25, 0x006B
     ef6:	a0 91 6c 00 	lds	r26, 0x006C
     efa:	b0 91 6d 00 	lds	r27, 0x006D
     efe:	01 96       	adiw	r24, 0x01	; 1
     f00:	a1 1d       	adc	r26, r1
     f02:	b1 1d       	adc	r27, r1
     f04:	80 93 6a 00 	sts	0x006A, r24
     f08:	90 93 6b 00 	sts	0x006B, r25
     f0c:	a0 93 6c 00 	sts	0x006C, r26
     f10:	b0 93 6d 00 	sts	0x006D, r27

	if(LS_u32Counter == G_u32IntervalCount)
     f14:	20 91 6a 00 	lds	r18, 0x006A
     f18:	30 91 6b 00 	lds	r19, 0x006B
     f1c:	40 91 6c 00 	lds	r20, 0x006C
     f20:	50 91 6d 00 	lds	r21, 0x006D
     f24:	80 91 78 00 	lds	r24, 0x0078
     f28:	90 91 79 00 	lds	r25, 0x0079
     f2c:	a0 91 7a 00 	lds	r26, 0x007A
     f30:	b0 91 7b 00 	lds	r27, 0x007B
     f34:	28 17       	cp	r18, r24
     f36:	39 07       	cpc	r19, r25
     f38:	4a 07       	cpc	r20, r26
     f3a:	5b 07       	cpc	r21, r27
     f3c:	99 f4       	brne	.+38     	; 0xf64 <__vector_11+0xa0>
	{
		if(G_TIM0_OVF_Callback != NULL)
     f3e:	80 91 72 00 	lds	r24, 0x0072
     f42:	90 91 73 00 	lds	r25, 0x0073
     f46:	00 97       	sbiw	r24, 0x00	; 0
     f48:	69 f0       	breq	.+26     	; 0xf64 <__vector_11+0xa0>
		{
			G_TIM0_OVF_Callback();
     f4a:	e0 91 72 00 	lds	r30, 0x0072
     f4e:	f0 91 73 00 	lds	r31, 0x0073
     f52:	09 95       	icall
			LS_u32Counter = 0;
     f54:	10 92 6a 00 	sts	0x006A, r1
     f58:	10 92 6b 00 	sts	0x006B, r1
     f5c:	10 92 6c 00 	sts	0x006C, r1
     f60:	10 92 6d 00 	sts	0x006D, r1
		}
	}
}
     f64:	cf 91       	pop	r28
     f66:	df 91       	pop	r29
     f68:	ff 91       	pop	r31
     f6a:	ef 91       	pop	r30
     f6c:	bf 91       	pop	r27
     f6e:	af 91       	pop	r26
     f70:	9f 91       	pop	r25
     f72:	8f 91       	pop	r24
     f74:	7f 91       	pop	r23
     f76:	6f 91       	pop	r22
     f78:	5f 91       	pop	r21
     f7a:	4f 91       	pop	r20
     f7c:	3f 91       	pop	r19
     f7e:	2f 91       	pop	r18
     f80:	0f 90       	pop	r0
     f82:	0f be       	out	0x3f, r0	; 63
     f84:	0f 90       	pop	r0
     f86:	1f 90       	pop	r1
     f88:	18 95       	reti

00000f8a <__vector_10>:

/* Timer 0 CTC ISR */
void __vector_10(void) __attribute__((signal))  ;
void __vector_10(void)
{
     f8a:	1f 92       	push	r1
     f8c:	0f 92       	push	r0
     f8e:	0f b6       	in	r0, 0x3f	; 63
     f90:	0f 92       	push	r0
     f92:	11 24       	eor	r1, r1
     f94:	2f 93       	push	r18
     f96:	3f 93       	push	r19
     f98:	4f 93       	push	r20
     f9a:	5f 93       	push	r21
     f9c:	6f 93       	push	r22
     f9e:	7f 93       	push	r23
     fa0:	8f 93       	push	r24
     fa2:	9f 93       	push	r25
     fa4:	af 93       	push	r26
     fa6:	bf 93       	push	r27
     fa8:	ef 93       	push	r30
     faa:	ff 93       	push	r31
     fac:	df 93       	push	r29
     fae:	cf 93       	push	r28
     fb0:	cd b7       	in	r28, 0x3d	; 61
     fb2:	de b7       	in	r29, 0x3e	; 62
	static u32 LS_u32Counter = 0;

	LS_u32Counter++ ;
     fb4:	80 91 6e 00 	lds	r24, 0x006E
     fb8:	90 91 6f 00 	lds	r25, 0x006F
     fbc:	a0 91 70 00 	lds	r26, 0x0070
     fc0:	b0 91 71 00 	lds	r27, 0x0071
     fc4:	01 96       	adiw	r24, 0x01	; 1
     fc6:	a1 1d       	adc	r26, r1
     fc8:	b1 1d       	adc	r27, r1
     fca:	80 93 6e 00 	sts	0x006E, r24
     fce:	90 93 6f 00 	sts	0x006F, r25
     fd2:	a0 93 70 00 	sts	0x0070, r26
     fd6:	b0 93 71 00 	sts	0x0071, r27

	if(LS_u32Counter == G_u32IntervalCount)
     fda:	20 91 6e 00 	lds	r18, 0x006E
     fde:	30 91 6f 00 	lds	r19, 0x006F
     fe2:	40 91 70 00 	lds	r20, 0x0070
     fe6:	50 91 71 00 	lds	r21, 0x0071
     fea:	80 91 78 00 	lds	r24, 0x0078
     fee:	90 91 79 00 	lds	r25, 0x0079
     ff2:	a0 91 7a 00 	lds	r26, 0x007A
     ff6:	b0 91 7b 00 	lds	r27, 0x007B
     ffa:	28 17       	cp	r18, r24
     ffc:	39 07       	cpc	r19, r25
     ffe:	4a 07       	cpc	r20, r26
    1000:	5b 07       	cpc	r21, r27
    1002:	99 f4       	brne	.+38     	; 0x102a <__vector_10+0xa0>
	{
		if(G_TIM0_CTC_Callback != NULL)
    1004:	80 91 74 00 	lds	r24, 0x0074
    1008:	90 91 75 00 	lds	r25, 0x0075
    100c:	00 97       	sbiw	r24, 0x00	; 0
    100e:	69 f0       	breq	.+26     	; 0x102a <__vector_10+0xa0>
		{
			G_TIM0_CTC_Callback();
    1010:	e0 91 74 00 	lds	r30, 0x0074
    1014:	f0 91 75 00 	lds	r31, 0x0075
    1018:	09 95       	icall
			LS_u32Counter = 0;
    101a:	10 92 6e 00 	sts	0x006E, r1
    101e:	10 92 6f 00 	sts	0x006F, r1
    1022:	10 92 70 00 	sts	0x0070, r1
    1026:	10 92 71 00 	sts	0x0071, r1
		}
	}
}
    102a:	cf 91       	pop	r28
    102c:	df 91       	pop	r29
    102e:	ff 91       	pop	r31
    1030:	ef 91       	pop	r30
    1032:	bf 91       	pop	r27
    1034:	af 91       	pop	r26
    1036:	9f 91       	pop	r25
    1038:	8f 91       	pop	r24
    103a:	7f 91       	pop	r23
    103c:	6f 91       	pop	r22
    103e:	5f 91       	pop	r21
    1040:	4f 91       	pop	r20
    1042:	3f 91       	pop	r19
    1044:	2f 91       	pop	r18
    1046:	0f 90       	pop	r0
    1048:	0f be       	out	0x3f, r0	; 63
    104a:	0f 90       	pop	r0
    104c:	1f 90       	pop	r1
    104e:	18 95       	reti

00001050 <__vector_6>:

void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
    1050:	1f 92       	push	r1
    1052:	0f 92       	push	r0
    1054:	0f b6       	in	r0, 0x3f	; 63
    1056:	0f 92       	push	r0
    1058:	11 24       	eor	r1, r1
    105a:	2f 93       	push	r18
    105c:	3f 93       	push	r19
    105e:	4f 93       	push	r20
    1060:	5f 93       	push	r21
    1062:	6f 93       	push	r22
    1064:	7f 93       	push	r23
    1066:	8f 93       	push	r24
    1068:	9f 93       	push	r25
    106a:	af 93       	push	r26
    106c:	bf 93       	push	r27
    106e:	ef 93       	push	r30
    1070:	ff 93       	push	r31
    1072:	df 93       	push	r29
    1074:	cf 93       	push	r28
    1076:	cd b7       	in	r28, 0x3d	; 61
    1078:	de b7       	in	r29, 0x3e	; 62
	GS_TIM1_ICU_Callback();
    107a:	e0 91 76 00 	lds	r30, 0x0076
    107e:	f0 91 77 00 	lds	r31, 0x0077
    1082:	09 95       	icall
}
    1084:	cf 91       	pop	r28
    1086:	df 91       	pop	r29
    1088:	ff 91       	pop	r31
    108a:	ef 91       	pop	r30
    108c:	bf 91       	pop	r27
    108e:	af 91       	pop	r26
    1090:	9f 91       	pop	r25
    1092:	8f 91       	pop	r24
    1094:	7f 91       	pop	r23
    1096:	6f 91       	pop	r22
    1098:	5f 91       	pop	r21
    109a:	4f 91       	pop	r20
    109c:	3f 91       	pop	r19
    109e:	2f 91       	pop	r18
    10a0:	0f 90       	pop	r0
    10a2:	0f be       	out	0x3f, r0	; 63
    10a4:	0f 90       	pop	r0
    10a6:	1f 90       	pop	r1
    10a8:	18 95       	reti

000010aa <MSPI_vInit>:
#include"SPI_int.h"
#include"SPI_prv.h"


void MSPI_vInit(void)
{
    10aa:	df 93       	push	r29
    10ac:	cf 93       	push	r28
    10ae:	0f 92       	push	r0
    10b0:	cd b7       	in	r28, 0x3d	; 61
    10b2:	de b7       	in	r29, 0x3e	; 62

#if SPI_MODE==MASTER
	MDIO_vSetPinDIR(DIO_PORTB,DIO_PIN5,DIO_OUTPUT);   //MOSI ---> OUTPUT
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	65 e0       	ldi	r22, 0x05	; 5
    10b8:	41 e0       	ldi	r20, 0x01	; 1
    10ba:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
	MDIO_vSetPinDIR(DIO_PORTB,DIO_PIN7,DIO_OUTPUT);   //SCK ---> OUTPUT
    10be:	81 e0       	ldi	r24, 0x01	; 1
    10c0:	67 e0       	ldi	r22, 0x07	; 7
    10c2:	41 e0       	ldi	r20, 0x01	; 1
    10c4:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
	MDIO_vSetPinDIR(DIO_PORTB,DIO_PIN6,DIO_INPUT);   //MISO ---> INPUT
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	66 e0       	ldi	r22, 0x06	; 6
    10cc:	40 e0       	ldi	r20, 0x00	; 0
    10ce:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
#endif
	u8 SPCR_setting= 0b01011110;
    10d2:	8e e5       	ldi	r24, 0x5E	; 94
    10d4:	89 83       	std	Y+1, r24	; 0x01



	SPCR= SPCR_setting;
    10d6:	ed e2       	ldi	r30, 0x2D	; 45
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	80 83       	st	Z, r24
}
    10de:	0f 90       	pop	r0
    10e0:	cf 91       	pop	r28
    10e2:	df 91       	pop	r29
    10e4:	08 95       	ret

000010e6 <MSPI_u8Transmit__receive>:
u8   MSPI_u8Transmit__receive(u8 A_u8Data)
{
    10e6:	df 93       	push	r29
    10e8:	cf 93       	push	r28
    10ea:	00 d0       	rcall	.+0      	; 0x10ec <MSPI_u8Transmit__receive+0x6>
    10ec:	cd b7       	in	r28, 0x3d	; 61
    10ee:	de b7       	in	r29, 0x3e	; 62
    10f0:	8a 83       	std	Y+2, r24	; 0x02

	u8 dummy;
	/* Start transmission */
	SPDR = A_u8Data;
    10f2:	ef e2       	ldi	r30, 0x2F	; 47
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	8a 81       	ldd	r24, Y+2	; 0x02
    10f8:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
    10fa:	ee e2       	ldi	r30, 0x2E	; 46
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	88 23       	and	r24, r24
    1102:	dc f7       	brge	.-10     	; 0x10fa <MSPI_u8Transmit__receive+0x14>

	dummy =SPSR ;
    1104:	ee e2       	ldi	r30, 0x2E	; 46
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	89 83       	std	Y+1, r24	; 0x01
	dummy =SPDR ;
    110c:	ef e2       	ldi	r30, 0x2F	; 47
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	89 83       	std	Y+1, r24	; 0x01

	return SPDR;
    1114:	ef e2       	ldi	r30, 0x2F	; 47
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
}
    111a:	0f 90       	pop	r0
    111c:	0f 90       	pop	r0
    111e:	cf 91       	pop	r28
    1120:	df 91       	pop	r29
    1122:	08 95       	ret

00001124 <MGIE_vEnableGlobalInterrupt>:

#include"GIE_int.h"



void MGIE_vEnableGlobalInterrupt(void){
    1124:	df 93       	push	r29
    1126:	cf 93       	push	r28
    1128:	cd b7       	in	r28, 0x3d	; 61
    112a:	de b7       	in	r29, 0x3e	; 62

	SET_BIT(SREG,7);
    112c:	af e5       	ldi	r26, 0x5F	; 95
    112e:	b0 e0       	ldi	r27, 0x00	; 0
    1130:	ef e5       	ldi	r30, 0x5F	; 95
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	80 68       	ori	r24, 0x80	; 128
    1138:	8c 93       	st	X, r24

}
    113a:	cf 91       	pop	r28
    113c:	df 91       	pop	r29
    113e:	08 95       	ret

00001140 <MGIE_vDisableGlobalInterrupt>:
void MGIE_vDisableGlobalInterrupt(void){
    1140:	df 93       	push	r29
    1142:	cf 93       	push	r28
    1144:	cd b7       	in	r28, 0x3d	; 61
    1146:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,7);
    1148:	af e5       	ldi	r26, 0x5F	; 95
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	ef e5       	ldi	r30, 0x5F	; 95
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	8f 77       	andi	r24, 0x7F	; 127
    1154:	8c 93       	st	X, r24


}
    1156:	cf 91       	pop	r28
    1158:	df 91       	pop	r29
    115a:	08 95       	ret

0000115c <MEXTI_vInit>:

#include "EXTI_int.h"
#include "EXTI_cfg.h"

void MEXTI_vInit(void)
{
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62

#if EXTI_LINE0==ENABLE
	/* 1- Sense control    */
#if EXTI_LIN0_SENSE_CTRL==EXTI_FALLING
	/* Falling Edge for INT0 */
	SET_BIT(MCUCR, 3);
    1164:	a5 e5       	ldi	r26, 0x55	; 85
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	e5 e5       	ldi	r30, 0x55	; 85
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	88 60       	ori	r24, 0x08	; 8
    1170:	8c 93       	st	X, r24
	CLR_BIT(MCUCR, 2);
    1172:	a5 e5       	ldi	r26, 0x55	; 85
    1174:	b0 e0       	ldi	r27, 0x00	; 0
    1176:	e5 e5       	ldi	r30, 0x55	; 85
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	80 81       	ld	r24, Z
    117c:	8b 7f       	andi	r24, 0xFB	; 251
    117e:	8c 93       	st	X, r24
	SET_BIT(MCUCR, 2);
#else
#error "Sense Control must be Falling, Rising, ..."
#endif
	/* 2- Enable interrupt */
	SET_BIT(GICR, 6);
    1180:	ab e5       	ldi	r26, 0x5B	; 91
    1182:	b0 e0       	ldi	r27, 0x00	; 0
    1184:	eb e5       	ldi	r30, 0x5B	; 91
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	80 81       	ld	r24, Z
    118a:	80 64       	ori	r24, 0x40	; 64
    118c:	8c 93       	st	X, r24
#endif

#if EXTI_LINE1==ENABLE
	/* 1- Sense control    */
	/* Falling Edge for INT0 */
	SET_BIT(MCUCR, 1);
    118e:	a5 e5       	ldi	r26, 0x55	; 85
    1190:	b0 e0       	ldi	r27, 0x00	; 0
    1192:	e5 e5       	ldi	r30, 0x55	; 85
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	82 60       	ori	r24, 0x02	; 2
    119a:	8c 93       	st	X, r24
	CLR_BIT(MCUCR, 0);
    119c:	a5 e5       	ldi	r26, 0x55	; 85
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e5 e5       	ldi	r30, 0x55	; 85
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	8e 7f       	andi	r24, 0xFE	; 254
    11a8:	8c 93       	st	X, r24
	/* 2- Enable interrupt */
	SET_BIT(GICR, 6);
    11aa:	ab e5       	ldi	r26, 0x5B	; 91
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	eb e5       	ldi	r30, 0x5B	; 91
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	80 64       	ori	r24, 0x40	; 64
    11b6:	8c 93       	st	X, r24
#endif

#if EXTI_LINE2==ENABLE
	/* 1- Sense control    */
	/* Falling Edge for INT0 */
	SET_BIT(MCUCSR, 6);
    11b8:	a4 e5       	ldi	r26, 0x54	; 84
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	e4 e5       	ldi	r30, 0x54	; 84
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	80 64       	ori	r24, 0x40	; 64
    11c4:	8c 93       	st	X, r24
	/* 2- Enable interrupt */
	SET_BIT(GICR, 6);
    11c6:	ab e5       	ldi	r26, 0x5B	; 91
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	eb e5       	ldi	r30, 0x5B	; 91
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	80 64       	ori	r24, 0x40	; 64
    11d2:	8c 93       	st	X, r24
#endif



}
    11d4:	cf 91       	pop	r28
    11d6:	df 91       	pop	r29
    11d8:	08 95       	ret

000011da <MEXTI_vEnableInterrupt>:

void MEXTI_vEnableInterrupt(u8 A_u8ExtiLineNo)
{
    11da:	df 93       	push	r29
    11dc:	cf 93       	push	r28
    11de:	0f 92       	push	r0
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    11e4:	89 83       	std	Y+1, r24	; 0x01

}
    11e6:	0f 90       	pop	r0
    11e8:	cf 91       	pop	r28
    11ea:	df 91       	pop	r29
    11ec:	08 95       	ret

000011ee <MEXTI_vDisableInterrupt>:

void MEXTI_vDisableInterrupt(u8 A_u8ExtiLineNo)
{
    11ee:	df 93       	push	r29
    11f0:	cf 93       	push	r28
    11f2:	0f 92       	push	r0
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
    11f8:	89 83       	std	Y+1, r24	; 0x01

}
    11fa:	0f 90       	pop	r0
    11fc:	cf 91       	pop	r28
    11fe:	df 91       	pop	r29
    1200:	08 95       	ret

00001202 <MEXTI_vSetSenseControl>:

void MEXTI_vSetSenseControl(u8 A_u8ExtiLineNo, u8 A_u8SenseCtrl)
{
    1202:	df 93       	push	r29
    1204:	cf 93       	push	r28
    1206:	00 d0       	rcall	.+0      	; 0x1208 <MEXTI_vSetSenseControl+0x6>
    1208:	cd b7       	in	r28, 0x3d	; 61
    120a:	de b7       	in	r29, 0x3e	; 62
    120c:	89 83       	std	Y+1, r24	; 0x01
    120e:	6a 83       	std	Y+2, r22	; 0x02

}
    1210:	0f 90       	pop	r0
    1212:	0f 90       	pop	r0
    1214:	cf 91       	pop	r28
    1216:	df 91       	pop	r29
    1218:	08 95       	ret

0000121a <MDIO_vSetPinDIR>:




Error_t MDIO_vSetPinDIR(u8 A_u8PortNo , u8 A_u8PinNo , u8 A_u8Dir)
{
    121a:	df 93       	push	r29
    121c:	cf 93       	push	r28
    121e:	cd b7       	in	r28, 0x3d	; 61
    1220:	de b7       	in	r29, 0x3e	; 62
    1222:	28 97       	sbiw	r28, 0x08	; 8
    1224:	0f b6       	in	r0, 0x3f	; 63
    1226:	f8 94       	cli
    1228:	de bf       	out	0x3e, r29	; 62
    122a:	0f be       	out	0x3f, r0	; 63
    122c:	cd bf       	out	0x3d, r28	; 61
    122e:	8a 83       	std	Y+2, r24	; 0x02
    1230:	6b 83       	std	Y+3, r22	; 0x03
    1232:	4c 83       	std	Y+4, r20	; 0x04
	Error_t err= OK;
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	89 83       	std	Y+1, r24	; 0x01
	if (A_u8Dir== DIO_OUTPUT)
    1238:	8c 81       	ldd	r24, Y+4	; 0x04
    123a:	81 30       	cpi	r24, 0x01	; 1
    123c:	09 f0       	breq	.+2      	; 0x1240 <MDIO_vSetPinDIR+0x26>
    123e:	6f c0       	rjmp	.+222    	; 0x131e <MDIO_vSetPinDIR+0x104>
	{
		switch(A_u8PortNo)
    1240:	8a 81       	ldd	r24, Y+2	; 0x02
    1242:	28 2f       	mov	r18, r24
    1244:	30 e0       	ldi	r19, 0x00	; 0
    1246:	38 87       	std	Y+8, r19	; 0x08
    1248:	2f 83       	std	Y+7, r18	; 0x07
    124a:	8f 81       	ldd	r24, Y+7	; 0x07
    124c:	98 85       	ldd	r25, Y+8	; 0x08
    124e:	81 30       	cpi	r24, 0x01	; 1
    1250:	91 05       	cpc	r25, r1
    1252:	49 f1       	breq	.+82     	; 0x12a6 <MDIO_vSetPinDIR+0x8c>
    1254:	2f 81       	ldd	r18, Y+7	; 0x07
    1256:	38 85       	ldd	r19, Y+8	; 0x08
    1258:	22 30       	cpi	r18, 0x02	; 2
    125a:	31 05       	cpc	r19, r1
    125c:	2c f4       	brge	.+10     	; 0x1268 <MDIO_vSetPinDIR+0x4e>
    125e:	8f 81       	ldd	r24, Y+7	; 0x07
    1260:	98 85       	ldd	r25, Y+8	; 0x08
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	61 f0       	breq	.+24     	; 0x127e <MDIO_vSetPinDIR+0x64>
    1266:	d4 c0       	rjmp	.+424    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
    1268:	2f 81       	ldd	r18, Y+7	; 0x07
    126a:	38 85       	ldd	r19, Y+8	; 0x08
    126c:	22 30       	cpi	r18, 0x02	; 2
    126e:	31 05       	cpc	r19, r1
    1270:	71 f1       	breq	.+92     	; 0x12ce <MDIO_vSetPinDIR+0xb4>
    1272:	8f 81       	ldd	r24, Y+7	; 0x07
    1274:	98 85       	ldd	r25, Y+8	; 0x08
    1276:	83 30       	cpi	r24, 0x03	; 3
    1278:	91 05       	cpc	r25, r1
    127a:	e9 f1       	breq	.+122    	; 0x12f6 <MDIO_vSetPinDIR+0xdc>
    127c:	c9 c0       	rjmp	.+402    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
		{
			case DIO_PORTA:
				SET_BIT(DDRA , A_u8PinNo);
    127e:	aa e3       	ldi	r26, 0x3A	; 58
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	ea e3       	ldi	r30, 0x3A	; 58
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	48 2f       	mov	r20, r24
    128a:	8b 81       	ldd	r24, Y+3	; 0x03
    128c:	28 2f       	mov	r18, r24
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	02 2e       	mov	r0, r18
    1296:	02 c0       	rjmp	.+4      	; 0x129c <MDIO_vSetPinDIR+0x82>
    1298:	88 0f       	add	r24, r24
    129a:	99 1f       	adc	r25, r25
    129c:	0a 94       	dec	r0
    129e:	e2 f7       	brpl	.-8      	; 0x1298 <MDIO_vSetPinDIR+0x7e>
    12a0:	84 2b       	or	r24, r20
    12a2:	8c 93       	st	X, r24
    12a4:	b5 c0       	rjmp	.+362    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
			case DIO_PORTB:
				SET_BIT(DDRB , A_u8PinNo);
    12a6:	a7 e3       	ldi	r26, 0x37	; 55
    12a8:	b0 e0       	ldi	r27, 0x00	; 0
    12aa:	e7 e3       	ldi	r30, 0x37	; 55
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	48 2f       	mov	r20, r24
    12b2:	8b 81       	ldd	r24, Y+3	; 0x03
    12b4:	28 2f       	mov	r18, r24
    12b6:	30 e0       	ldi	r19, 0x00	; 0
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	02 2e       	mov	r0, r18
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <MDIO_vSetPinDIR+0xaa>
    12c0:	88 0f       	add	r24, r24
    12c2:	99 1f       	adc	r25, r25
    12c4:	0a 94       	dec	r0
    12c6:	e2 f7       	brpl	.-8      	; 0x12c0 <MDIO_vSetPinDIR+0xa6>
    12c8:	84 2b       	or	r24, r20
    12ca:	8c 93       	st	X, r24
    12cc:	a1 c0       	rjmp	.+322    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
			case DIO_PORTC:
				SET_BIT(DDRC , A_u8PinNo);
    12ce:	a4 e3       	ldi	r26, 0x34	; 52
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	e4 e3       	ldi	r30, 0x34	; 52
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	48 2f       	mov	r20, r24
    12da:	8b 81       	ldd	r24, Y+3	; 0x03
    12dc:	28 2f       	mov	r18, r24
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	02 2e       	mov	r0, r18
    12e6:	02 c0       	rjmp	.+4      	; 0x12ec <MDIO_vSetPinDIR+0xd2>
    12e8:	88 0f       	add	r24, r24
    12ea:	99 1f       	adc	r25, r25
    12ec:	0a 94       	dec	r0
    12ee:	e2 f7       	brpl	.-8      	; 0x12e8 <MDIO_vSetPinDIR+0xce>
    12f0:	84 2b       	or	r24, r20
    12f2:	8c 93       	st	X, r24
    12f4:	8d c0       	rjmp	.+282    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
			case DIO_PORTD:
				SET_BIT(DDRD , A_u8PinNo);
    12f6:	a1 e3       	ldi	r26, 0x31	; 49
    12f8:	b0 e0       	ldi	r27, 0x00	; 0
    12fa:	e1 e3       	ldi	r30, 0x31	; 49
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	48 2f       	mov	r20, r24
    1302:	8b 81       	ldd	r24, Y+3	; 0x03
    1304:	28 2f       	mov	r18, r24
    1306:	30 e0       	ldi	r19, 0x00	; 0
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	02 2e       	mov	r0, r18
    130e:	02 c0       	rjmp	.+4      	; 0x1314 <MDIO_vSetPinDIR+0xfa>
    1310:	88 0f       	add	r24, r24
    1312:	99 1f       	adc	r25, r25
    1314:	0a 94       	dec	r0
    1316:	e2 f7       	brpl	.-8      	; 0x1310 <MDIO_vSetPinDIR+0xf6>
    1318:	84 2b       	or	r24, r20
    131a:	8c 93       	st	X, r24
    131c:	79 c0       	rjmp	.+242    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
		}
	}
	else if(A_u8Dir== DIO_INPUT)
    131e:	8c 81       	ldd	r24, Y+4	; 0x04
    1320:	88 23       	and	r24, r24
    1322:	09 f0       	breq	.+2      	; 0x1326 <MDIO_vSetPinDIR+0x10c>
    1324:	74 c0       	rjmp	.+232    	; 0x140e <MDIO_vSetPinDIR+0x1f4>
	{
		switch(A_u8PortNo)
    1326:	8a 81       	ldd	r24, Y+2	; 0x02
    1328:	28 2f       	mov	r18, r24
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	3e 83       	std	Y+6, r19	; 0x06
    132e:	2d 83       	std	Y+5, r18	; 0x05
    1330:	8d 81       	ldd	r24, Y+5	; 0x05
    1332:	9e 81       	ldd	r25, Y+6	; 0x06
    1334:	81 30       	cpi	r24, 0x01	; 1
    1336:	91 05       	cpc	r25, r1
    1338:	59 f1       	breq	.+86     	; 0x1390 <MDIO_vSetPinDIR+0x176>
    133a:	2d 81       	ldd	r18, Y+5	; 0x05
    133c:	3e 81       	ldd	r19, Y+6	; 0x06
    133e:	22 30       	cpi	r18, 0x02	; 2
    1340:	31 05       	cpc	r19, r1
    1342:	2c f4       	brge	.+10     	; 0x134e <MDIO_vSetPinDIR+0x134>
    1344:	8d 81       	ldd	r24, Y+5	; 0x05
    1346:	9e 81       	ldd	r25, Y+6	; 0x06
    1348:	00 97       	sbiw	r24, 0x00	; 0
    134a:	69 f0       	breq	.+26     	; 0x1366 <MDIO_vSetPinDIR+0x14c>
    134c:	61 c0       	rjmp	.+194    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
    134e:	2d 81       	ldd	r18, Y+5	; 0x05
    1350:	3e 81       	ldd	r19, Y+6	; 0x06
    1352:	22 30       	cpi	r18, 0x02	; 2
    1354:	31 05       	cpc	r19, r1
    1356:	89 f1       	breq	.+98     	; 0x13ba <MDIO_vSetPinDIR+0x1a0>
    1358:	8d 81       	ldd	r24, Y+5	; 0x05
    135a:	9e 81       	ldd	r25, Y+6	; 0x06
    135c:	83 30       	cpi	r24, 0x03	; 3
    135e:	91 05       	cpc	r25, r1
    1360:	09 f4       	brne	.+2      	; 0x1364 <MDIO_vSetPinDIR+0x14a>
    1362:	40 c0       	rjmp	.+128    	; 0x13e4 <MDIO_vSetPinDIR+0x1ca>
    1364:	55 c0       	rjmp	.+170    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
		{
			case DIO_PORTA:
				CLR_BIT(DDRA , A_u8PinNo);
    1366:	aa e3       	ldi	r26, 0x3A	; 58
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	ea e3       	ldi	r30, 0x3A	; 58
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	48 2f       	mov	r20, r24
    1372:	8b 81       	ldd	r24, Y+3	; 0x03
    1374:	28 2f       	mov	r18, r24
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	81 e0       	ldi	r24, 0x01	; 1
    137a:	90 e0       	ldi	r25, 0x00	; 0
    137c:	02 2e       	mov	r0, r18
    137e:	02 c0       	rjmp	.+4      	; 0x1384 <MDIO_vSetPinDIR+0x16a>
    1380:	88 0f       	add	r24, r24
    1382:	99 1f       	adc	r25, r25
    1384:	0a 94       	dec	r0
    1386:	e2 f7       	brpl	.-8      	; 0x1380 <MDIO_vSetPinDIR+0x166>
    1388:	80 95       	com	r24
    138a:	84 23       	and	r24, r20
    138c:	8c 93       	st	X, r24
    138e:	40 c0       	rjmp	.+128    	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
			case DIO_PORTB:
				CLR_BIT(DDRB , A_u8PinNo);
    1390:	a7 e3       	ldi	r26, 0x37	; 55
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	e7 e3       	ldi	r30, 0x37	; 55
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	48 2f       	mov	r20, r24
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	28 2f       	mov	r18, r24
    13a0:	30 e0       	ldi	r19, 0x00	; 0
    13a2:	81 e0       	ldi	r24, 0x01	; 1
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	02 2e       	mov	r0, r18
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <MDIO_vSetPinDIR+0x194>
    13aa:	88 0f       	add	r24, r24
    13ac:	99 1f       	adc	r25, r25
    13ae:	0a 94       	dec	r0
    13b0:	e2 f7       	brpl	.-8      	; 0x13aa <MDIO_vSetPinDIR+0x190>
    13b2:	80 95       	com	r24
    13b4:	84 23       	and	r24, r20
    13b6:	8c 93       	st	X, r24
    13b8:	2b c0       	rjmp	.+86     	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
			case DIO_PORTC:
				CLR_BIT(DDRC , A_u8PinNo);
    13ba:	a4 e3       	ldi	r26, 0x34	; 52
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	e4 e3       	ldi	r30, 0x34	; 52
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	48 2f       	mov	r20, r24
    13c6:	8b 81       	ldd	r24, Y+3	; 0x03
    13c8:	28 2f       	mov	r18, r24
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	02 2e       	mov	r0, r18
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <MDIO_vSetPinDIR+0x1be>
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	0a 94       	dec	r0
    13da:	e2 f7       	brpl	.-8      	; 0x13d4 <MDIO_vSetPinDIR+0x1ba>
    13dc:	80 95       	com	r24
    13de:	84 23       	and	r24, r20
    13e0:	8c 93       	st	X, r24
    13e2:	16 c0       	rjmp	.+44     	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
				break;
			case DIO_PORTD:
				CLR_BIT(DDRD , A_u8PinNo);
    13e4:	a1 e3       	ldi	r26, 0x31	; 49
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e1 e3       	ldi	r30, 0x31	; 49
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	48 2f       	mov	r20, r24
    13f0:	8b 81       	ldd	r24, Y+3	; 0x03
    13f2:	28 2f       	mov	r18, r24
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	02 2e       	mov	r0, r18
    13fc:	02 c0       	rjmp	.+4      	; 0x1402 <MDIO_vSetPinDIR+0x1e8>
    13fe:	88 0f       	add	r24, r24
    1400:	99 1f       	adc	r25, r25
    1402:	0a 94       	dec	r0
    1404:	e2 f7       	brpl	.-8      	; 0x13fe <MDIO_vSetPinDIR+0x1e4>
    1406:	80 95       	com	r24
    1408:	84 23       	and	r24, r20
    140a:	8c 93       	st	X, r24
    140c:	01 c0       	rjmp	.+2      	; 0x1410 <MDIO_vSetPinDIR+0x1f6>
		}
	}
	else{


		err= NOK;
    140e:	19 82       	std	Y+1, r1	; 0x01
	}
	return err;
    1410:	89 81       	ldd	r24, Y+1	; 0x01
}
    1412:	28 96       	adiw	r28, 0x08	; 8
    1414:	0f b6       	in	r0, 0x3f	; 63
    1416:	f8 94       	cli
    1418:	de bf       	out	0x3e, r29	; 62
    141a:	0f be       	out	0x3f, r0	; 63
    141c:	cd bf       	out	0x3d, r28	; 61
    141e:	cf 91       	pop	r28
    1420:	df 91       	pop	r29
    1422:	08 95       	ret

00001424 <MDIO_vSetPinVal>:
void MDIO_vSetPinVal(u8 A_u8PortNo , u8 A_u8PinNo , u8 A_u8Val)
{
    1424:	df 93       	push	r29
    1426:	cf 93       	push	r28
    1428:	cd b7       	in	r28, 0x3d	; 61
    142a:	de b7       	in	r29, 0x3e	; 62
    142c:	27 97       	sbiw	r28, 0x07	; 7
    142e:	0f b6       	in	r0, 0x3f	; 63
    1430:	f8 94       	cli
    1432:	de bf       	out	0x3e, r29	; 62
    1434:	0f be       	out	0x3f, r0	; 63
    1436:	cd bf       	out	0x3d, r28	; 61
    1438:	89 83       	std	Y+1, r24	; 0x01
    143a:	6a 83       	std	Y+2, r22	; 0x02
    143c:	4b 83       	std	Y+3, r20	; 0x03

	if (A_u8Val== DIO_HIGH)
    143e:	8b 81       	ldd	r24, Y+3	; 0x03
    1440:	81 30       	cpi	r24, 0x01	; 1
    1442:	09 f0       	breq	.+2      	; 0x1446 <MDIO_vSetPinVal+0x22>
    1444:	6f c0       	rjmp	.+222    	; 0x1524 <MDIO_vSetPinVal+0x100>
	{
		switch(A_u8PortNo)
    1446:	89 81       	ldd	r24, Y+1	; 0x01
    1448:	28 2f       	mov	r18, r24
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	3f 83       	std	Y+7, r19	; 0x07
    144e:	2e 83       	std	Y+6, r18	; 0x06
    1450:	8e 81       	ldd	r24, Y+6	; 0x06
    1452:	9f 81       	ldd	r25, Y+7	; 0x07
    1454:	81 30       	cpi	r24, 0x01	; 1
    1456:	91 05       	cpc	r25, r1
    1458:	49 f1       	breq	.+82     	; 0x14ac <MDIO_vSetPinVal+0x88>
    145a:	2e 81       	ldd	r18, Y+6	; 0x06
    145c:	3f 81       	ldd	r19, Y+7	; 0x07
    145e:	22 30       	cpi	r18, 0x02	; 2
    1460:	31 05       	cpc	r19, r1
    1462:	2c f4       	brge	.+10     	; 0x146e <MDIO_vSetPinVal+0x4a>
    1464:	8e 81       	ldd	r24, Y+6	; 0x06
    1466:	9f 81       	ldd	r25, Y+7	; 0x07
    1468:	00 97       	sbiw	r24, 0x00	; 0
    146a:	61 f0       	breq	.+24     	; 0x1484 <MDIO_vSetPinVal+0x60>
    146c:	d2 c0       	rjmp	.+420    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
    146e:	2e 81       	ldd	r18, Y+6	; 0x06
    1470:	3f 81       	ldd	r19, Y+7	; 0x07
    1472:	22 30       	cpi	r18, 0x02	; 2
    1474:	31 05       	cpc	r19, r1
    1476:	71 f1       	breq	.+92     	; 0x14d4 <MDIO_vSetPinVal+0xb0>
    1478:	8e 81       	ldd	r24, Y+6	; 0x06
    147a:	9f 81       	ldd	r25, Y+7	; 0x07
    147c:	83 30       	cpi	r24, 0x03	; 3
    147e:	91 05       	cpc	r25, r1
    1480:	e9 f1       	breq	.+122    	; 0x14fc <MDIO_vSetPinVal+0xd8>
    1482:	c7 c0       	rjmp	.+398    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
		{
			case DIO_PORTA:
				SET_BIT(PORTA , A_u8PinNo);
    1484:	ab e3       	ldi	r26, 0x3B	; 59
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	eb e3       	ldi	r30, 0x3B	; 59
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	48 2f       	mov	r20, r24
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	28 2f       	mov	r18, r24
    1494:	30 e0       	ldi	r19, 0x00	; 0
    1496:	81 e0       	ldi	r24, 0x01	; 1
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	02 2e       	mov	r0, r18
    149c:	02 c0       	rjmp	.+4      	; 0x14a2 <MDIO_vSetPinVal+0x7e>
    149e:	88 0f       	add	r24, r24
    14a0:	99 1f       	adc	r25, r25
    14a2:	0a 94       	dec	r0
    14a4:	e2 f7       	brpl	.-8      	; 0x149e <MDIO_vSetPinVal+0x7a>
    14a6:	84 2b       	or	r24, r20
    14a8:	8c 93       	st	X, r24
    14aa:	b3 c0       	rjmp	.+358    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTB:
				SET_BIT(PORTB , A_u8PinNo);
    14ac:	a8 e3       	ldi	r26, 0x38	; 56
    14ae:	b0 e0       	ldi	r27, 0x00	; 0
    14b0:	e8 e3       	ldi	r30, 0x38	; 56
    14b2:	f0 e0       	ldi	r31, 0x00	; 0
    14b4:	80 81       	ld	r24, Z
    14b6:	48 2f       	mov	r20, r24
    14b8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ba:	28 2f       	mov	r18, r24
    14bc:	30 e0       	ldi	r19, 0x00	; 0
    14be:	81 e0       	ldi	r24, 0x01	; 1
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	02 2e       	mov	r0, r18
    14c4:	02 c0       	rjmp	.+4      	; 0x14ca <MDIO_vSetPinVal+0xa6>
    14c6:	88 0f       	add	r24, r24
    14c8:	99 1f       	adc	r25, r25
    14ca:	0a 94       	dec	r0
    14cc:	e2 f7       	brpl	.-8      	; 0x14c6 <MDIO_vSetPinVal+0xa2>
    14ce:	84 2b       	or	r24, r20
    14d0:	8c 93       	st	X, r24
    14d2:	9f c0       	rjmp	.+318    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTC:
				SET_BIT(PORTC , A_u8PinNo);
    14d4:	a5 e3       	ldi	r26, 0x35	; 53
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e5 e3       	ldi	r30, 0x35	; 53
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	48 2f       	mov	r20, r24
    14e0:	8a 81       	ldd	r24, Y+2	; 0x02
    14e2:	28 2f       	mov	r18, r24
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	81 e0       	ldi	r24, 0x01	; 1
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	02 2e       	mov	r0, r18
    14ec:	02 c0       	rjmp	.+4      	; 0x14f2 <MDIO_vSetPinVal+0xce>
    14ee:	88 0f       	add	r24, r24
    14f0:	99 1f       	adc	r25, r25
    14f2:	0a 94       	dec	r0
    14f4:	e2 f7       	brpl	.-8      	; 0x14ee <MDIO_vSetPinVal+0xca>
    14f6:	84 2b       	or	r24, r20
    14f8:	8c 93       	st	X, r24
    14fa:	8b c0       	rjmp	.+278    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTD:
				SET_BIT(PORTD , A_u8PinNo);
    14fc:	a2 e3       	ldi	r26, 0x32	; 50
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	e2 e3       	ldi	r30, 0x32	; 50
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	48 2f       	mov	r20, r24
    1508:	8a 81       	ldd	r24, Y+2	; 0x02
    150a:	28 2f       	mov	r18, r24
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	81 e0       	ldi	r24, 0x01	; 1
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	02 2e       	mov	r0, r18
    1514:	02 c0       	rjmp	.+4      	; 0x151a <MDIO_vSetPinVal+0xf6>
    1516:	88 0f       	add	r24, r24
    1518:	99 1f       	adc	r25, r25
    151a:	0a 94       	dec	r0
    151c:	e2 f7       	brpl	.-8      	; 0x1516 <MDIO_vSetPinVal+0xf2>
    151e:	84 2b       	or	r24, r20
    1520:	8c 93       	st	X, r24
    1522:	77 c0       	rjmp	.+238    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
		}
	}
	else if(A_u8Val== DIO_LOW)
    1524:	8b 81       	ldd	r24, Y+3	; 0x03
    1526:	88 23       	and	r24, r24
    1528:	09 f0       	breq	.+2      	; 0x152c <MDIO_vSetPinVal+0x108>
    152a:	73 c0       	rjmp	.+230    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
	{
		switch(A_u8PortNo)
    152c:	89 81       	ldd	r24, Y+1	; 0x01
    152e:	28 2f       	mov	r18, r24
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	3d 83       	std	Y+5, r19	; 0x05
    1534:	2c 83       	std	Y+4, r18	; 0x04
    1536:	8c 81       	ldd	r24, Y+4	; 0x04
    1538:	9d 81       	ldd	r25, Y+5	; 0x05
    153a:	81 30       	cpi	r24, 0x01	; 1
    153c:	91 05       	cpc	r25, r1
    153e:	59 f1       	breq	.+86     	; 0x1596 <MDIO_vSetPinVal+0x172>
    1540:	2c 81       	ldd	r18, Y+4	; 0x04
    1542:	3d 81       	ldd	r19, Y+5	; 0x05
    1544:	22 30       	cpi	r18, 0x02	; 2
    1546:	31 05       	cpc	r19, r1
    1548:	2c f4       	brge	.+10     	; 0x1554 <MDIO_vSetPinVal+0x130>
    154a:	8c 81       	ldd	r24, Y+4	; 0x04
    154c:	9d 81       	ldd	r25, Y+5	; 0x05
    154e:	00 97       	sbiw	r24, 0x00	; 0
    1550:	69 f0       	breq	.+26     	; 0x156c <MDIO_vSetPinVal+0x148>
    1552:	5f c0       	rjmp	.+190    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
    1554:	2c 81       	ldd	r18, Y+4	; 0x04
    1556:	3d 81       	ldd	r19, Y+5	; 0x05
    1558:	22 30       	cpi	r18, 0x02	; 2
    155a:	31 05       	cpc	r19, r1
    155c:	89 f1       	breq	.+98     	; 0x15c0 <MDIO_vSetPinVal+0x19c>
    155e:	8c 81       	ldd	r24, Y+4	; 0x04
    1560:	9d 81       	ldd	r25, Y+5	; 0x05
    1562:	83 30       	cpi	r24, 0x03	; 3
    1564:	91 05       	cpc	r25, r1
    1566:	09 f4       	brne	.+2      	; 0x156a <MDIO_vSetPinVal+0x146>
    1568:	40 c0       	rjmp	.+128    	; 0x15ea <MDIO_vSetPinVal+0x1c6>
    156a:	53 c0       	rjmp	.+166    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
		{
			case DIO_PORTA:
				CLR_BIT(PORTA , A_u8PinNo);
    156c:	ab e3       	ldi	r26, 0x3B	; 59
    156e:	b0 e0       	ldi	r27, 0x00	; 0
    1570:	eb e3       	ldi	r30, 0x3B	; 59
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	48 2f       	mov	r20, r24
    1578:	8a 81       	ldd	r24, Y+2	; 0x02
    157a:	28 2f       	mov	r18, r24
    157c:	30 e0       	ldi	r19, 0x00	; 0
    157e:	81 e0       	ldi	r24, 0x01	; 1
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	02 2e       	mov	r0, r18
    1584:	02 c0       	rjmp	.+4      	; 0x158a <MDIO_vSetPinVal+0x166>
    1586:	88 0f       	add	r24, r24
    1588:	99 1f       	adc	r25, r25
    158a:	0a 94       	dec	r0
    158c:	e2 f7       	brpl	.-8      	; 0x1586 <MDIO_vSetPinVal+0x162>
    158e:	80 95       	com	r24
    1590:	84 23       	and	r24, r20
    1592:	8c 93       	st	X, r24
    1594:	3e c0       	rjmp	.+124    	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTB:
				CLR_BIT(PORTB , A_u8PinNo);
    1596:	a8 e3       	ldi	r26, 0x38	; 56
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	e8 e3       	ldi	r30, 0x38	; 56
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	48 2f       	mov	r20, r24
    15a2:	8a 81       	ldd	r24, Y+2	; 0x02
    15a4:	28 2f       	mov	r18, r24
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	02 2e       	mov	r0, r18
    15ae:	02 c0       	rjmp	.+4      	; 0x15b4 <MDIO_vSetPinVal+0x190>
    15b0:	88 0f       	add	r24, r24
    15b2:	99 1f       	adc	r25, r25
    15b4:	0a 94       	dec	r0
    15b6:	e2 f7       	brpl	.-8      	; 0x15b0 <MDIO_vSetPinVal+0x18c>
    15b8:	80 95       	com	r24
    15ba:	84 23       	and	r24, r20
    15bc:	8c 93       	st	X, r24
    15be:	29 c0       	rjmp	.+82     	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTC:
				CLR_BIT(PORTC , A_u8PinNo);
    15c0:	a5 e3       	ldi	r26, 0x35	; 53
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	e5 e3       	ldi	r30, 0x35	; 53
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	80 81       	ld	r24, Z
    15ca:	48 2f       	mov	r20, r24
    15cc:	8a 81       	ldd	r24, Y+2	; 0x02
    15ce:	28 2f       	mov	r18, r24
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	81 e0       	ldi	r24, 0x01	; 1
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	02 2e       	mov	r0, r18
    15d8:	02 c0       	rjmp	.+4      	; 0x15de <MDIO_vSetPinVal+0x1ba>
    15da:	88 0f       	add	r24, r24
    15dc:	99 1f       	adc	r25, r25
    15de:	0a 94       	dec	r0
    15e0:	e2 f7       	brpl	.-8      	; 0x15da <MDIO_vSetPinVal+0x1b6>
    15e2:	80 95       	com	r24
    15e4:	84 23       	and	r24, r20
    15e6:	8c 93       	st	X, r24
    15e8:	14 c0       	rjmp	.+40     	; 0x1612 <MDIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTD:
				CLR_BIT(PORTD , A_u8PinNo);
    15ea:	a2 e3       	ldi	r26, 0x32	; 50
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	e2 e3       	ldi	r30, 0x32	; 50
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	48 2f       	mov	r20, r24
    15f6:	8a 81       	ldd	r24, Y+2	; 0x02
    15f8:	28 2f       	mov	r18, r24
    15fa:	30 e0       	ldi	r19, 0x00	; 0
    15fc:	81 e0       	ldi	r24, 0x01	; 1
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	02 2e       	mov	r0, r18
    1602:	02 c0       	rjmp	.+4      	; 0x1608 <MDIO_vSetPinVal+0x1e4>
    1604:	88 0f       	add	r24, r24
    1606:	99 1f       	adc	r25, r25
    1608:	0a 94       	dec	r0
    160a:	e2 f7       	brpl	.-8      	; 0x1604 <MDIO_vSetPinVal+0x1e0>
    160c:	80 95       	com	r24
    160e:	84 23       	and	r24, r20
    1610:	8c 93       	st	X, r24
				break;
		}
	}
}
    1612:	27 96       	adiw	r28, 0x07	; 7
    1614:	0f b6       	in	r0, 0x3f	; 63
    1616:	f8 94       	cli
    1618:	de bf       	out	0x3e, r29	; 62
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	cd bf       	out	0x3d, r28	; 61
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <MDIO_u8GetPinVal>:
u8   MDIO_u8GetPinVal(u8 A_u8PortNo , u8 A_u8PinNo)
{
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	00 d0       	rcall	.+0      	; 0x162a <MDIO_u8GetPinVal+0x6>
    162a:	00 d0       	rcall	.+0      	; 0x162c <MDIO_u8GetPinVal+0x8>
    162c:	0f 92       	push	r0
    162e:	cd b7       	in	r28, 0x3d	; 61
    1630:	de b7       	in	r29, 0x3e	; 62
    1632:	8a 83       	std	Y+2, r24	; 0x02
    1634:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8PinVal=0;   //local variable
    1636:	19 82       	std	Y+1, r1	; 0x01
	switch(A_u8PortNo)
    1638:	8a 81       	ldd	r24, Y+2	; 0x02
    163a:	28 2f       	mov	r18, r24
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	3d 83       	std	Y+5, r19	; 0x05
    1640:	2c 83       	std	Y+4, r18	; 0x04
    1642:	4c 81       	ldd	r20, Y+4	; 0x04
    1644:	5d 81       	ldd	r21, Y+5	; 0x05
    1646:	41 30       	cpi	r20, 0x01	; 1
    1648:	51 05       	cpc	r21, r1
    164a:	41 f1       	breq	.+80     	; 0x169c <MDIO_u8GetPinVal+0x78>
    164c:	8c 81       	ldd	r24, Y+4	; 0x04
    164e:	9d 81       	ldd	r25, Y+5	; 0x05
    1650:	82 30       	cpi	r24, 0x02	; 2
    1652:	91 05       	cpc	r25, r1
    1654:	34 f4       	brge	.+12     	; 0x1662 <MDIO_u8GetPinVal+0x3e>
    1656:	2c 81       	ldd	r18, Y+4	; 0x04
    1658:	3d 81       	ldd	r19, Y+5	; 0x05
    165a:	21 15       	cp	r18, r1
    165c:	31 05       	cpc	r19, r1
    165e:	61 f0       	breq	.+24     	; 0x1678 <MDIO_u8GetPinVal+0x54>
    1660:	52 c0       	rjmp	.+164    	; 0x1706 <MDIO_u8GetPinVal+0xe2>
    1662:	4c 81       	ldd	r20, Y+4	; 0x04
    1664:	5d 81       	ldd	r21, Y+5	; 0x05
    1666:	42 30       	cpi	r20, 0x02	; 2
    1668:	51 05       	cpc	r21, r1
    166a:	51 f1       	breq	.+84     	; 0x16c0 <MDIO_u8GetPinVal+0x9c>
    166c:	8c 81       	ldd	r24, Y+4	; 0x04
    166e:	9d 81       	ldd	r25, Y+5	; 0x05
    1670:	83 30       	cpi	r24, 0x03	; 3
    1672:	91 05       	cpc	r25, r1
    1674:	b9 f1       	breq	.+110    	; 0x16e4 <MDIO_u8GetPinVal+0xc0>
    1676:	47 c0       	rjmp	.+142    	; 0x1706 <MDIO_u8GetPinVal+0xe2>
	{
		case DIO_PORTA:
			L_u8PinVal=GET_BIT(PINA , A_u8PinNo);
    1678:	e9 e3       	ldi	r30, 0x39	; 57
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	80 81       	ld	r24, Z
    167e:	28 2f       	mov	r18, r24
    1680:	30 e0       	ldi	r19, 0x00	; 0
    1682:	8b 81       	ldd	r24, Y+3	; 0x03
    1684:	88 2f       	mov	r24, r24
    1686:	90 e0       	ldi	r25, 0x00	; 0
    1688:	a9 01       	movw	r20, r18
    168a:	02 c0       	rjmp	.+4      	; 0x1690 <MDIO_u8GetPinVal+0x6c>
    168c:	55 95       	asr	r21
    168e:	47 95       	ror	r20
    1690:	8a 95       	dec	r24
    1692:	e2 f7       	brpl	.-8      	; 0x168c <MDIO_u8GetPinVal+0x68>
    1694:	ca 01       	movw	r24, r20
    1696:	81 70       	andi	r24, 0x01	; 1
    1698:	89 83       	std	Y+1, r24	; 0x01
    169a:	35 c0       	rjmp	.+106    	; 0x1706 <MDIO_u8GetPinVal+0xe2>
			break;
		case DIO_PORTB:
			L_u8PinVal=GET_BIT(PINB , A_u8PinNo);
    169c:	e6 e3       	ldi	r30, 0x36	; 54
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	28 2f       	mov	r18, r24
    16a4:	30 e0       	ldi	r19, 0x00	; 0
    16a6:	8b 81       	ldd	r24, Y+3	; 0x03
    16a8:	88 2f       	mov	r24, r24
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	a9 01       	movw	r20, r18
    16ae:	02 c0       	rjmp	.+4      	; 0x16b4 <MDIO_u8GetPinVal+0x90>
    16b0:	55 95       	asr	r21
    16b2:	47 95       	ror	r20
    16b4:	8a 95       	dec	r24
    16b6:	e2 f7       	brpl	.-8      	; 0x16b0 <MDIO_u8GetPinVal+0x8c>
    16b8:	ca 01       	movw	r24, r20
    16ba:	81 70       	andi	r24, 0x01	; 1
    16bc:	89 83       	std	Y+1, r24	; 0x01
    16be:	23 c0       	rjmp	.+70     	; 0x1706 <MDIO_u8GetPinVal+0xe2>
			break;
		case DIO_PORTC:
			L_u8PinVal=GET_BIT(PINC , A_u8PinNo);
    16c0:	e3 e3       	ldi	r30, 0x33	; 51
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	80 81       	ld	r24, Z
    16c6:	28 2f       	mov	r18, r24
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	8b 81       	ldd	r24, Y+3	; 0x03
    16cc:	88 2f       	mov	r24, r24
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	a9 01       	movw	r20, r18
    16d2:	02 c0       	rjmp	.+4      	; 0x16d8 <MDIO_u8GetPinVal+0xb4>
    16d4:	55 95       	asr	r21
    16d6:	47 95       	ror	r20
    16d8:	8a 95       	dec	r24
    16da:	e2 f7       	brpl	.-8      	; 0x16d4 <MDIO_u8GetPinVal+0xb0>
    16dc:	ca 01       	movw	r24, r20
    16de:	81 70       	andi	r24, 0x01	; 1
    16e0:	89 83       	std	Y+1, r24	; 0x01
    16e2:	11 c0       	rjmp	.+34     	; 0x1706 <MDIO_u8GetPinVal+0xe2>
			break;
		case DIO_PORTD:
			L_u8PinVal=GET_BIT(PIND , A_u8PinNo);
    16e4:	e0 e3       	ldi	r30, 0x30	; 48
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	28 2f       	mov	r18, r24
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	88 2f       	mov	r24, r24
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	a9 01       	movw	r20, r18
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <MDIO_u8GetPinVal+0xd8>
    16f8:	55 95       	asr	r21
    16fa:	47 95       	ror	r20
    16fc:	8a 95       	dec	r24
    16fe:	e2 f7       	brpl	.-8      	; 0x16f8 <MDIO_u8GetPinVal+0xd4>
    1700:	ca 01       	movw	r24, r20
    1702:	81 70       	andi	r24, 0x01	; 1
    1704:	89 83       	std	Y+1, r24	; 0x01
			break;
	}

	return L_u8PinVal;
    1706:	89 81       	ldd	r24, Y+1	; 0x01
}
    1708:	0f 90       	pop	r0
    170a:	0f 90       	pop	r0
    170c:	0f 90       	pop	r0
    170e:	0f 90       	pop	r0
    1710:	0f 90       	pop	r0
    1712:	cf 91       	pop	r28
    1714:	df 91       	pop	r29
    1716:	08 95       	ret

00001718 <MDIO_vSetPortDIR>:
void MDIO_vSetPortDIR(u8 A_u8PortNo , u8 A_u8Dir)
{
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	00 d0       	rcall	.+0      	; 0x171e <MDIO_vSetPortDIR+0x6>
    171e:	00 d0       	rcall	.+0      	; 0x1720 <MDIO_vSetPortDIR+0x8>
    1720:	cd b7       	in	r28, 0x3d	; 61
    1722:	de b7       	in	r29, 0x3e	; 62
    1724:	89 83       	std	Y+1, r24	; 0x01
    1726:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8PortNo)
    1728:	89 81       	ldd	r24, Y+1	; 0x01
    172a:	28 2f       	mov	r18, r24
    172c:	30 e0       	ldi	r19, 0x00	; 0
    172e:	3c 83       	std	Y+4, r19	; 0x04
    1730:	2b 83       	std	Y+3, r18	; 0x03
    1732:	8b 81       	ldd	r24, Y+3	; 0x03
    1734:	9c 81       	ldd	r25, Y+4	; 0x04
    1736:	81 30       	cpi	r24, 0x01	; 1
    1738:	91 05       	cpc	r25, r1
    173a:	d1 f0       	breq	.+52     	; 0x1770 <MDIO_vSetPortDIR+0x58>
    173c:	2b 81       	ldd	r18, Y+3	; 0x03
    173e:	3c 81       	ldd	r19, Y+4	; 0x04
    1740:	22 30       	cpi	r18, 0x02	; 2
    1742:	31 05       	cpc	r19, r1
    1744:	2c f4       	brge	.+10     	; 0x1750 <MDIO_vSetPortDIR+0x38>
    1746:	8b 81       	ldd	r24, Y+3	; 0x03
    1748:	9c 81       	ldd	r25, Y+4	; 0x04
    174a:	00 97       	sbiw	r24, 0x00	; 0
    174c:	61 f0       	breq	.+24     	; 0x1766 <MDIO_vSetPortDIR+0x4e>
    174e:	1e c0       	rjmp	.+60     	; 0x178c <MDIO_vSetPortDIR+0x74>
    1750:	2b 81       	ldd	r18, Y+3	; 0x03
    1752:	3c 81       	ldd	r19, Y+4	; 0x04
    1754:	22 30       	cpi	r18, 0x02	; 2
    1756:	31 05       	cpc	r19, r1
    1758:	81 f0       	breq	.+32     	; 0x177a <MDIO_vSetPortDIR+0x62>
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	9c 81       	ldd	r25, Y+4	; 0x04
    175e:	83 30       	cpi	r24, 0x03	; 3
    1760:	91 05       	cpc	r25, r1
    1762:	81 f0       	breq	.+32     	; 0x1784 <MDIO_vSetPortDIR+0x6c>
    1764:	13 c0       	rjmp	.+38     	; 0x178c <MDIO_vSetPortDIR+0x74>
	{
		case DIO_PORTA:
			DDRA = A_u8Dir;
    1766:	ea e3       	ldi	r30, 0x3A	; 58
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	8a 81       	ldd	r24, Y+2	; 0x02
    176c:	80 83       	st	Z, r24
    176e:	0e c0       	rjmp	.+28     	; 0x178c <MDIO_vSetPortDIR+0x74>
			break;
		case DIO_PORTB:
			DDRB = A_u8Dir;
    1770:	e7 e3       	ldi	r30, 0x37	; 55
    1772:	f0 e0       	ldi	r31, 0x00	; 0
    1774:	8a 81       	ldd	r24, Y+2	; 0x02
    1776:	80 83       	st	Z, r24
    1778:	09 c0       	rjmp	.+18     	; 0x178c <MDIO_vSetPortDIR+0x74>
			break;
		case DIO_PORTC:
			DDRC = A_u8Dir;
    177a:	e4 e3       	ldi	r30, 0x34	; 52
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	8a 81       	ldd	r24, Y+2	; 0x02
    1780:	80 83       	st	Z, r24
    1782:	04 c0       	rjmp	.+8      	; 0x178c <MDIO_vSetPortDIR+0x74>
			break;
		case DIO_PORTD:
			DDRD = A_u8Dir;
    1784:	e1 e3       	ldi	r30, 0x31	; 49
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	8a 81       	ldd	r24, Y+2	; 0x02
    178a:	80 83       	st	Z, r24
			break;
	}
}
    178c:	0f 90       	pop	r0
    178e:	0f 90       	pop	r0
    1790:	0f 90       	pop	r0
    1792:	0f 90       	pop	r0
    1794:	cf 91       	pop	r28
    1796:	df 91       	pop	r29
    1798:	08 95       	ret

0000179a <MDIO_vSetPortVal>:
void MDIO_vSetPortVal(u8 A_u8PortNo , u8 A_u8Val)
{
    179a:	df 93       	push	r29
    179c:	cf 93       	push	r28
    179e:	00 d0       	rcall	.+0      	; 0x17a0 <MDIO_vSetPortVal+0x6>
    17a0:	00 d0       	rcall	.+0      	; 0x17a2 <MDIO_vSetPortVal+0x8>
    17a2:	cd b7       	in	r28, 0x3d	; 61
    17a4:	de b7       	in	r29, 0x3e	; 62
    17a6:	89 83       	std	Y+1, r24	; 0x01
    17a8:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8PortNo)
    17aa:	89 81       	ldd	r24, Y+1	; 0x01
    17ac:	28 2f       	mov	r18, r24
    17ae:	30 e0       	ldi	r19, 0x00	; 0
    17b0:	3c 83       	std	Y+4, r19	; 0x04
    17b2:	2b 83       	std	Y+3, r18	; 0x03
    17b4:	8b 81       	ldd	r24, Y+3	; 0x03
    17b6:	9c 81       	ldd	r25, Y+4	; 0x04
    17b8:	81 30       	cpi	r24, 0x01	; 1
    17ba:	91 05       	cpc	r25, r1
    17bc:	d1 f0       	breq	.+52     	; 0x17f2 <MDIO_vSetPortVal+0x58>
    17be:	2b 81       	ldd	r18, Y+3	; 0x03
    17c0:	3c 81       	ldd	r19, Y+4	; 0x04
    17c2:	22 30       	cpi	r18, 0x02	; 2
    17c4:	31 05       	cpc	r19, r1
    17c6:	2c f4       	brge	.+10     	; 0x17d2 <MDIO_vSetPortVal+0x38>
    17c8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ca:	9c 81       	ldd	r25, Y+4	; 0x04
    17cc:	00 97       	sbiw	r24, 0x00	; 0
    17ce:	61 f0       	breq	.+24     	; 0x17e8 <MDIO_vSetPortVal+0x4e>
    17d0:	1e c0       	rjmp	.+60     	; 0x180e <MDIO_vSetPortVal+0x74>
    17d2:	2b 81       	ldd	r18, Y+3	; 0x03
    17d4:	3c 81       	ldd	r19, Y+4	; 0x04
    17d6:	22 30       	cpi	r18, 0x02	; 2
    17d8:	31 05       	cpc	r19, r1
    17da:	81 f0       	breq	.+32     	; 0x17fc <MDIO_vSetPortVal+0x62>
    17dc:	8b 81       	ldd	r24, Y+3	; 0x03
    17de:	9c 81       	ldd	r25, Y+4	; 0x04
    17e0:	83 30       	cpi	r24, 0x03	; 3
    17e2:	91 05       	cpc	r25, r1
    17e4:	81 f0       	breq	.+32     	; 0x1806 <MDIO_vSetPortVal+0x6c>
    17e6:	13 c0       	rjmp	.+38     	; 0x180e <MDIO_vSetPortVal+0x74>
	{
		case DIO_PORTA:
			PORTA = A_u8Val;
    17e8:	eb e3       	ldi	r30, 0x3B	; 59
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	8a 81       	ldd	r24, Y+2	; 0x02
    17ee:	80 83       	st	Z, r24
    17f0:	0e c0       	rjmp	.+28     	; 0x180e <MDIO_vSetPortVal+0x74>
			break;
		case DIO_PORTB:
			PORTB = A_u8Val;
    17f2:	e8 e3       	ldi	r30, 0x38	; 56
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	8a 81       	ldd	r24, Y+2	; 0x02
    17f8:	80 83       	st	Z, r24
    17fa:	09 c0       	rjmp	.+18     	; 0x180e <MDIO_vSetPortVal+0x74>
			break;
		case DIO_PORTC:
			PORTC = A_u8Val;
    17fc:	e5 e3       	ldi	r30, 0x35	; 53
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	8a 81       	ldd	r24, Y+2	; 0x02
    1802:	80 83       	st	Z, r24
    1804:	04 c0       	rjmp	.+8      	; 0x180e <MDIO_vSetPortVal+0x74>
			break;
		case DIO_PORTD:
			PORTD = A_u8Val;
    1806:	e2 e3       	ldi	r30, 0x32	; 50
    1808:	f0 e0       	ldi	r31, 0x00	; 0
    180a:	8a 81       	ldd	r24, Y+2	; 0x02
    180c:	80 83       	st	Z, r24
			break;
	}
}
    180e:	0f 90       	pop	r0
    1810:	0f 90       	pop	r0
    1812:	0f 90       	pop	r0
    1814:	0f 90       	pop	r0
    1816:	cf 91       	pop	r28
    1818:	df 91       	pop	r29
    181a:	08 95       	ret

0000181c <MDIO_vTogPinVal>:
//u8   DIO_u8GetPortVal(u8 A_u8PortNo )
//{}
void MDIO_vTogPinVal(u8 A_u8PortNo , u8 A_u8PinNo)

{
    181c:	df 93       	push	r29
    181e:	cf 93       	push	r28
    1820:	00 d0       	rcall	.+0      	; 0x1822 <MDIO_vTogPinVal+0x6>
    1822:	00 d0       	rcall	.+0      	; 0x1824 <MDIO_vTogPinVal+0x8>
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
    1828:	89 83       	std	Y+1, r24	; 0x01
    182a:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8PortNo)
    182c:	89 81       	ldd	r24, Y+1	; 0x01
    182e:	28 2f       	mov	r18, r24
    1830:	30 e0       	ldi	r19, 0x00	; 0
    1832:	3c 83       	std	Y+4, r19	; 0x04
    1834:	2b 83       	std	Y+3, r18	; 0x03
    1836:	8b 81       	ldd	r24, Y+3	; 0x03
    1838:	9c 81       	ldd	r25, Y+4	; 0x04
    183a:	81 30       	cpi	r24, 0x01	; 1
    183c:	91 05       	cpc	r25, r1
    183e:	49 f1       	breq	.+82     	; 0x1892 <MDIO_vTogPinVal+0x76>
    1840:	2b 81       	ldd	r18, Y+3	; 0x03
    1842:	3c 81       	ldd	r19, Y+4	; 0x04
    1844:	22 30       	cpi	r18, 0x02	; 2
    1846:	31 05       	cpc	r19, r1
    1848:	2c f4       	brge	.+10     	; 0x1854 <MDIO_vTogPinVal+0x38>
    184a:	8b 81       	ldd	r24, Y+3	; 0x03
    184c:	9c 81       	ldd	r25, Y+4	; 0x04
    184e:	00 97       	sbiw	r24, 0x00	; 0
    1850:	61 f0       	breq	.+24     	; 0x186a <MDIO_vTogPinVal+0x4e>
    1852:	5a c0       	rjmp	.+180    	; 0x1908 <MDIO_vTogPinVal+0xec>
    1854:	2b 81       	ldd	r18, Y+3	; 0x03
    1856:	3c 81       	ldd	r19, Y+4	; 0x04
    1858:	22 30       	cpi	r18, 0x02	; 2
    185a:	31 05       	cpc	r19, r1
    185c:	71 f1       	breq	.+92     	; 0x18ba <MDIO_vTogPinVal+0x9e>
    185e:	8b 81       	ldd	r24, Y+3	; 0x03
    1860:	9c 81       	ldd	r25, Y+4	; 0x04
    1862:	83 30       	cpi	r24, 0x03	; 3
    1864:	91 05       	cpc	r25, r1
    1866:	e9 f1       	breq	.+122    	; 0x18e2 <MDIO_vTogPinVal+0xc6>
    1868:	4f c0       	rjmp	.+158    	; 0x1908 <MDIO_vTogPinVal+0xec>
	{
		case DIO_PORTA:
			TOGGLE_BIT(PORTA , A_u8PinNo);
    186a:	ab e3       	ldi	r26, 0x3B	; 59
    186c:	b0 e0       	ldi	r27, 0x00	; 0
    186e:	eb e3       	ldi	r30, 0x3B	; 59
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	80 81       	ld	r24, Z
    1874:	48 2f       	mov	r20, r24
    1876:	8a 81       	ldd	r24, Y+2	; 0x02
    1878:	28 2f       	mov	r18, r24
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	81 e0       	ldi	r24, 0x01	; 1
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	02 2e       	mov	r0, r18
    1882:	02 c0       	rjmp	.+4      	; 0x1888 <MDIO_vTogPinVal+0x6c>
    1884:	88 0f       	add	r24, r24
    1886:	99 1f       	adc	r25, r25
    1888:	0a 94       	dec	r0
    188a:	e2 f7       	brpl	.-8      	; 0x1884 <MDIO_vTogPinVal+0x68>
    188c:	84 27       	eor	r24, r20
    188e:	8c 93       	st	X, r24
    1890:	3b c0       	rjmp	.+118    	; 0x1908 <MDIO_vTogPinVal+0xec>
			break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB , A_u8PinNo);
    1892:	a8 e3       	ldi	r26, 0x38	; 56
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	e8 e3       	ldi	r30, 0x38	; 56
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	48 2f       	mov	r20, r24
    189e:	8a 81       	ldd	r24, Y+2	; 0x02
    18a0:	28 2f       	mov	r18, r24
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	81 e0       	ldi	r24, 0x01	; 1
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	02 2e       	mov	r0, r18
    18aa:	02 c0       	rjmp	.+4      	; 0x18b0 <MDIO_vTogPinVal+0x94>
    18ac:	88 0f       	add	r24, r24
    18ae:	99 1f       	adc	r25, r25
    18b0:	0a 94       	dec	r0
    18b2:	e2 f7       	brpl	.-8      	; 0x18ac <MDIO_vTogPinVal+0x90>
    18b4:	84 27       	eor	r24, r20
    18b6:	8c 93       	st	X, r24
    18b8:	27 c0       	rjmp	.+78     	; 0x1908 <MDIO_vTogPinVal+0xec>
			break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC , A_u8PinNo);
    18ba:	a5 e3       	ldi	r26, 0x35	; 53
    18bc:	b0 e0       	ldi	r27, 0x00	; 0
    18be:	e5 e3       	ldi	r30, 0x35	; 53
    18c0:	f0 e0       	ldi	r31, 0x00	; 0
    18c2:	80 81       	ld	r24, Z
    18c4:	48 2f       	mov	r20, r24
    18c6:	8a 81       	ldd	r24, Y+2	; 0x02
    18c8:	28 2f       	mov	r18, r24
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	81 e0       	ldi	r24, 0x01	; 1
    18ce:	90 e0       	ldi	r25, 0x00	; 0
    18d0:	02 2e       	mov	r0, r18
    18d2:	02 c0       	rjmp	.+4      	; 0x18d8 <MDIO_vTogPinVal+0xbc>
    18d4:	88 0f       	add	r24, r24
    18d6:	99 1f       	adc	r25, r25
    18d8:	0a 94       	dec	r0
    18da:	e2 f7       	brpl	.-8      	; 0x18d4 <MDIO_vTogPinVal+0xb8>
    18dc:	84 27       	eor	r24, r20
    18de:	8c 93       	st	X, r24
    18e0:	13 c0       	rjmp	.+38     	; 0x1908 <MDIO_vTogPinVal+0xec>
			break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD , A_u8PinNo);
    18e2:	a2 e3       	ldi	r26, 0x32	; 50
    18e4:	b0 e0       	ldi	r27, 0x00	; 0
    18e6:	e2 e3       	ldi	r30, 0x32	; 50
    18e8:	f0 e0       	ldi	r31, 0x00	; 0
    18ea:	80 81       	ld	r24, Z
    18ec:	48 2f       	mov	r20, r24
    18ee:	8a 81       	ldd	r24, Y+2	; 0x02
    18f0:	28 2f       	mov	r18, r24
    18f2:	30 e0       	ldi	r19, 0x00	; 0
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	02 2e       	mov	r0, r18
    18fa:	02 c0       	rjmp	.+4      	; 0x1900 <MDIO_vTogPinVal+0xe4>
    18fc:	88 0f       	add	r24, r24
    18fe:	99 1f       	adc	r25, r25
    1900:	0a 94       	dec	r0
    1902:	e2 f7       	brpl	.-8      	; 0x18fc <MDIO_vTogPinVal+0xe0>
    1904:	84 27       	eor	r24, r20
    1906:	8c 93       	st	X, r24
			break;
	}

}
    1908:	0f 90       	pop	r0
    190a:	0f 90       	pop	r0
    190c:	0f 90       	pop	r0
    190e:	0f 90       	pop	r0
    1910:	cf 91       	pop	r28
    1912:	df 91       	pop	r29
    1914:	08 95       	ret

00001916 <MADC_vInit>:

FlagStatus_t xADCFlag =DOWN;


void MADC_vInit(void)
{
    1916:	df 93       	push	r29
    1918:	cf 93       	push	r28
    191a:	cd b7       	in	r28, 0x3d	; 61
    191c:	de b7       	in	r29, 0x3e	; 62
	/* 1- referance voltage selection */
#if ADC_REF_VOLT==AVCC
	CLR_BIT(ADMUX,REFS1);
    191e:	a7 e2       	ldi	r26, 0x27	; 39
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	e7 e2       	ldi	r30, 0x27	; 39
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	8f 77       	andi	r24, 0x7F	; 127
    192a:	8c 93       	st	X, r24
	SET_BIT(ADMUX,REFS0);
    192c:	a7 e2       	ldi	r26, 0x27	; 39
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	e7 e2       	ldi	r30, 0x27	; 39
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	80 64       	ori	r24, 0x40	; 64
    1938:	8c 93       	st	X, r24
	SET_BIT(ADMUX,REFS0);
#else
#error "PLEASE ENTER ONE OF THE OPTIONS"
#endif
	/* 2- data direction adjustment */
	CLR_BIT(ADMUX,ADLAR);
    193a:	a7 e2       	ldi	r26, 0x27	; 39
    193c:	b0 e0       	ldi	r27, 0x00	; 0
    193e:	e7 e2       	ldi	r30, 0x27	; 39
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	8f 7d       	andi	r24, 0xDF	; 223
    1946:	8c 93       	st	X, r24
	/* 3- prescaler bits selection */
	ADCSRA = (ADCSRA & 0XF8 ) | ( ADC_PRESCALER );
    1948:	a6 e2       	ldi	r26, 0x26	; 38
    194a:	b0 e0       	ldi	r27, 0x00	; 0
    194c:	e6 e2       	ldi	r30, 0x26	; 38
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	80 81       	ld	r24, Z
    1952:	88 7f       	andi	r24, 0xF8	; 248
    1954:	83 60       	ori	r24, 0x03	; 3
    1956:	8c 93       	st	X, r24
	/* 4- auto trigger enable*/
	/* 4a auto trigger source*/
	CLR_BIT(ADCSRA,ADATE);
    1958:	a6 e2       	ldi	r26, 0x26	; 38
    195a:	b0 e0       	ldi	r27, 0x00	; 0
    195c:	e6 e2       	ldi	r30, 0x26	; 38
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	8f 7d       	andi	r24, 0xDF	; 223
    1964:	8c 93       	st	X, r24
	/* 5-interrupt enable disable */
#if ADC_INTERUPT_VOLT==DISABLE
	CLR_BIT(ADCSRA,ADIE);
#elif ADC_INTERUPT_VOLT==ENABLE
	SET_BIT(ADCSRA,ADIE);
    1966:	a6 e2       	ldi	r26, 0x26	; 38
    1968:	b0 e0       	ldi	r27, 0x00	; 0
    196a:	e6 e2       	ldi	r30, 0x26	; 38
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	80 81       	ld	r24, Z
    1970:	88 60       	ori	r24, 0x08	; 8
    1972:	8c 93       	st	X, r24
#endif
	/*  6-enable adc peripheral*/
	SET_BIT(ADCSRA,ADEN);
    1974:	a6 e2       	ldi	r26, 0x26	; 38
    1976:	b0 e0       	ldi	r27, 0x00	; 0
    1978:	e6 e2       	ldi	r30, 0x26	; 38
    197a:	f0 e0       	ldi	r31, 0x00	; 0
    197c:	80 81       	ld	r24, Z
    197e:	80 68       	ori	r24, 0x80	; 128
    1980:	8c 93       	st	X, r24


}
    1982:	cf 91       	pop	r28
    1984:	df 91       	pop	r29
    1986:	08 95       	ret

00001988 <MADC_u16AnalogRead>:
u16  MADC_u16AnalogRead(u8 A_u8ChannelNo ){
    1988:	df 93       	push	r29
    198a:	cf 93       	push	r28
    198c:	0f 92       	push	r0
    198e:	cd b7       	in	r28, 0x3d	; 61
    1990:	de b7       	in	r29, 0x3e	; 62
    1992:	89 83       	std	Y+1, r24	; 0x01

	/*1- select channel */
	ADMUX=(ADMUX & 0XE0) | (A_u8ChannelNo & 0X07);  //(A_u8ChannelNo & 0X1F)      DIFFERENTIAL
    1994:	a7 e2       	ldi	r26, 0x27	; 39
    1996:	b0 e0       	ldi	r27, 0x00	; 0
    1998:	e7 e2       	ldi	r30, 0x27	; 39
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	80 81       	ld	r24, Z
    199e:	98 2f       	mov	r25, r24
    19a0:	90 7e       	andi	r25, 0xE0	; 224
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
    19a4:	87 70       	andi	r24, 0x07	; 7
    19a6:	89 2b       	or	r24, r25
    19a8:	8c 93       	st	X, r24
	/*2- start conversion */
	SET_BIT(ADCSRA,ADSC);
    19aa:	a6 e2       	ldi	r26, 0x26	; 38
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	e6 e2       	ldi	r30, 0x26	; 38
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	80 81       	ld	r24, Z
    19b4:	80 64       	ori	r24, 0x40	; 64
    19b6:	8c 93       	st	X, r24
	/*3- poll on flag */
	while (GET_BIT(ADCSRA,ADIF) != 1){}
    19b8:	e6 e2       	ldi	r30, 0x26	; 38
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	80 81       	ld	r24, Z
    19be:	82 95       	swap	r24
    19c0:	8f 70       	andi	r24, 0x0F	; 15
    19c2:	88 2f       	mov	r24, r24
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	81 70       	andi	r24, 0x01	; 1
    19c8:	90 70       	andi	r25, 0x00	; 0
    19ca:	00 97       	sbiw	r24, 0x00	; 0
    19cc:	a9 f3       	breq	.-22     	; 0x19b8 <MADC_u16AnalogRead+0x30>
	/*4- clear flag */
	SET_BIT(ADCSRA,ADIF);
    19ce:	a6 e2       	ldi	r26, 0x26	; 38
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	e6 e2       	ldi	r30, 0x26	; 38
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	80 61       	ori	r24, 0x10	; 16
    19da:	8c 93       	st	X, r24

	/*5- return adc data */

	return ADC;
    19dc:	e4 e2       	ldi	r30, 0x24	; 36
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	91 81       	ldd	r25, Z+1	; 0x01


}
    19e4:	0f 90       	pop	r0
    19e6:	cf 91       	pop	r28
    19e8:	df 91       	pop	r29
    19ea:	08 95       	ret

000019ec <MADC_vStartConversion>:
/*INTERUPT BASED APIs*/
void MADC_vStartConversion(u8 A_u8ChannelNo){
    19ec:	df 93       	push	r29
    19ee:	cf 93       	push	r28
    19f0:	0f 92       	push	r0
    19f2:	cd b7       	in	r28, 0x3d	; 61
    19f4:	de b7       	in	r29, 0x3e	; 62
    19f6:	89 83       	std	Y+1, r24	; 0x01
	/*1- select channel */
	ADMUX=(ADMUX & 0XE0) | (A_u8ChannelNo & 0X07);  //(A_u8ChannelNo & 0X1F)      DIFFERENTIAL
    19f8:	a7 e2       	ldi	r26, 0x27	; 39
    19fa:	b0 e0       	ldi	r27, 0x00	; 0
    19fc:	e7 e2       	ldi	r30, 0x27	; 39
    19fe:	f0 e0       	ldi	r31, 0x00	; 0
    1a00:	80 81       	ld	r24, Z
    1a02:	98 2f       	mov	r25, r24
    1a04:	90 7e       	andi	r25, 0xE0	; 224
    1a06:	89 81       	ldd	r24, Y+1	; 0x01
    1a08:	87 70       	andi	r24, 0x07	; 7
    1a0a:	89 2b       	or	r24, r25
    1a0c:	8c 93       	st	X, r24
	/*2- start conversion */
	SET_BIT(ADCSRA,ADSC);
    1a0e:	a6 e2       	ldi	r26, 0x26	; 38
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	e6 e2       	ldi	r30, 0x26	; 38
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	80 64       	ori	r24, 0x40	; 64
    1a1a:	8c 93       	st	X, r24
}
    1a1c:	0f 90       	pop	r0
    1a1e:	cf 91       	pop	r28
    1a20:	df 91       	pop	r29
    1a22:	08 95       	ret

00001a24 <MADC_u16GetADCData>:
u16  MADC_u16GetADCData(void){
    1a24:	df 93       	push	r29
    1a26:	cf 93       	push	r28
    1a28:	cd b7       	in	r28, 0x3d	; 61
    1a2a:	de b7       	in	r29, 0x3e	; 62

	/*5- return adc data */

	return ADC;
    1a2c:	e4 e2       	ldi	r30, 0x24	; 36
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	91 81       	ldd	r25, Z+1	; 0x01

}
    1a34:	cf 91       	pop	r28
    1a36:	df 91       	pop	r29
    1a38:	08 95       	ret

00001a3a <MADC_vSetCallback>:
void MADC_vSetCallback(void(*A_fptr)(void)){
    1a3a:	df 93       	push	r29
    1a3c:	cf 93       	push	r28
    1a3e:	00 d0       	rcall	.+0      	; 0x1a40 <MADC_vSetCallback+0x6>
    1a40:	cd b7       	in	r28, 0x3d	; 61
    1a42:	de b7       	in	r29, 0x3e	; 62
    1a44:	9a 83       	std	Y+2, r25	; 0x02
    1a46:	89 83       	std	Y+1, r24	; 0x01

	ADC_Callback=A_fptr;
    1a48:	89 81       	ldd	r24, Y+1	; 0x01
    1a4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a4c:	90 93 7f 00 	sts	0x007F, r25
    1a50:	80 93 7e 00 	sts	0x007E, r24
}
    1a54:	0f 90       	pop	r0
    1a56:	0f 90       	pop	r0
    1a58:	cf 91       	pop	r28
    1a5a:	df 91       	pop	r29
    1a5c:	08 95       	ret

00001a5e <MADC_vStartADCConversion_Asynch>:

/*alternative method for the three top APIs*/

void MADC_vStartADCConversion_Asynch(u8 A_u8ChannelNo,
										u16* A_pu16ADCData,
											void(*A_fptr)(void) ){
    1a5e:	df 93       	push	r29
    1a60:	cf 93       	push	r28
    1a62:	00 d0       	rcall	.+0      	; 0x1a64 <MADC_vStartADCConversion_Asynch+0x6>
    1a64:	00 d0       	rcall	.+0      	; 0x1a66 <MADC_vStartADCConversion_Asynch+0x8>
    1a66:	0f 92       	push	r0
    1a68:	cd b7       	in	r28, 0x3d	; 61
    1a6a:	de b7       	in	r29, 0x3e	; 62
    1a6c:	89 83       	std	Y+1, r24	; 0x01
    1a6e:	7b 83       	std	Y+3, r23	; 0x03
    1a70:	6a 83       	std	Y+2, r22	; 0x02
    1a72:	5d 83       	std	Y+5, r21	; 0x05
    1a74:	4c 83       	std	Y+4, r20	; 0x04
	/*1- set callback function pointer */
	ADC_Callback = A_fptr;
    1a76:	8c 81       	ldd	r24, Y+4	; 0x04
    1a78:	9d 81       	ldd	r25, Y+5	; 0x05
    1a7a:	90 93 7f 00 	sts	0x007F, r25
    1a7e:	80 93 7e 00 	sts	0x007E, r24
	/*2- set adc data pointer */
	G_pu16ADC_Data = A_pu16ADCData;
    1a82:	8a 81       	ldd	r24, Y+2	; 0x02
    1a84:	9b 81       	ldd	r25, Y+3	; 0x03
    1a86:	90 93 81 00 	sts	0x0081, r25
    1a8a:	80 93 80 00 	sts	0x0080, r24

	/*3- select channel */
	ADMUX=(ADMUX & 0XE0) | (A_u8ChannelNo & 0X07);  //(A_u8ChannelNo & 0X1F)      DIFFERENTIAL
    1a8e:	a7 e2       	ldi	r26, 0x27	; 39
    1a90:	b0 e0       	ldi	r27, 0x00	; 0
    1a92:	e7 e2       	ldi	r30, 0x27	; 39
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	80 81       	ld	r24, Z
    1a98:	98 2f       	mov	r25, r24
    1a9a:	90 7e       	andi	r25, 0xE0	; 224
    1a9c:	89 81       	ldd	r24, Y+1	; 0x01
    1a9e:	87 70       	andi	r24, 0x07	; 7
    1aa0:	89 2b       	or	r24, r25
    1aa2:	8c 93       	st	X, r24
	/*4- start conversion */
	SET_BIT(ADCSRA,ADSC);
    1aa4:	a6 e2       	ldi	r26, 0x26	; 38
    1aa6:	b0 e0       	ldi	r27, 0x00	; 0
    1aa8:	e6 e2       	ldi	r30, 0x26	; 38
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	80 81       	ld	r24, Z
    1aae:	80 64       	ori	r24, 0x40	; 64
    1ab0:	8c 93       	st	X, r24


}
    1ab2:	0f 90       	pop	r0
    1ab4:	0f 90       	pop	r0
    1ab6:	0f 90       	pop	r0
    1ab8:	0f 90       	pop	r0
    1aba:	0f 90       	pop	r0
    1abc:	cf 91       	pop	r28
    1abe:	df 91       	pop	r29
    1ac0:	08 95       	ret

00001ac2 <MADC_xGetFlagStatus>:


FlagStatus_t   MADC_xGetFlagStatus(void){
    1ac2:	df 93       	push	r29
    1ac4:	cf 93       	push	r28
    1ac6:	cd b7       	in	r28, 0x3d	; 61
    1ac8:	de b7       	in	r29, 0x3e	; 62
	if(GET_BIT(ADCSRA,ADIF)==1){
    1aca:	e6 e2       	ldi	r30, 0x26	; 38
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	80 81       	ld	r24, Z
    1ad0:	82 95       	swap	r24
    1ad2:	8f 70       	andi	r24, 0x0F	; 15
    1ad4:	88 2f       	mov	r24, r24
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	81 70       	andi	r24, 0x01	; 1
    1ada:	90 70       	andi	r25, 0x00	; 0
    1adc:	88 23       	and	r24, r24
    1ade:	11 f0       	breq	.+4      	; 0x1ae4 <MADC_xGetFlagStatus+0x22>
		xADCFlag =UP;
    1ae0:	10 92 68 00 	sts	0x0068, r1
	}
	return xADCFlag;
    1ae4:	80 91 68 00 	lds	r24, 0x0068
}
    1ae8:	cf 91       	pop	r28
    1aea:	df 91       	pop	r29
    1aec:	08 95       	ret

00001aee <__vector_16>:

/*ADC_ISR*/

void __vector_16(void)  __attribute__((signal));
void __vector_16(void)
{
    1aee:	1f 92       	push	r1
    1af0:	0f 92       	push	r0
    1af2:	0f b6       	in	r0, 0x3f	; 63
    1af4:	0f 92       	push	r0
    1af6:	11 24       	eor	r1, r1
    1af8:	2f 93       	push	r18
    1afa:	3f 93       	push	r19
    1afc:	4f 93       	push	r20
    1afe:	5f 93       	push	r21
    1b00:	6f 93       	push	r22
    1b02:	7f 93       	push	r23
    1b04:	8f 93       	push	r24
    1b06:	9f 93       	push	r25
    1b08:	af 93       	push	r26
    1b0a:	bf 93       	push	r27
    1b0c:	ef 93       	push	r30
    1b0e:	ff 93       	push	r31
    1b10:	df 93       	push	r29
    1b12:	cf 93       	push	r28
    1b14:	cd b7       	in	r28, 0x3d	; 61
    1b16:	de b7       	in	r29, 0x3e	; 62
	if (G_pu16ADC_Data!=NULL)
    1b18:	80 91 80 00 	lds	r24, 0x0080
    1b1c:	90 91 81 00 	lds	r25, 0x0081
    1b20:	00 97       	sbiw	r24, 0x00	; 0
    1b22:	59 f0       	breq	.+22     	; 0x1b3a <__vector_16+0x4c>
	{
		*G_pu16ADC_Data=ADC; //FIRST U GET DATA THEN U EXCUTE CALLBACK MECHANISM
    1b24:	e0 91 80 00 	lds	r30, 0x0080
    1b28:	f0 91 81 00 	lds	r31, 0x0081
    1b2c:	a4 e2       	ldi	r26, 0x24	; 36
    1b2e:	b0 e0       	ldi	r27, 0x00	; 0
    1b30:	8d 91       	ld	r24, X+
    1b32:	9c 91       	ld	r25, X
    1b34:	11 97       	sbiw	r26, 0x01	; 1
    1b36:	91 83       	std	Z+1, r25	; 0x01
    1b38:	80 83       	st	Z, r24
	}
	if (ADC_Callback!=NULL)
    1b3a:	80 91 7e 00 	lds	r24, 0x007E
    1b3e:	90 91 7f 00 	lds	r25, 0x007F
    1b42:	00 97       	sbiw	r24, 0x00	; 0
    1b44:	49 f0       	breq	.+18     	; 0x1b58 <__vector_16+0x6a>
	{
//		ADC_Callback();
		ADC_Callback_2(ADC);
    1b46:	e0 91 7c 00 	lds	r30, 0x007C
    1b4a:	f0 91 7d 00 	lds	r31, 0x007D
    1b4e:	a4 e2       	ldi	r26, 0x24	; 36
    1b50:	b0 e0       	ldi	r27, 0x00	; 0
    1b52:	8d 91       	ld	r24, X+
    1b54:	9c 91       	ld	r25, X
    1b56:	09 95       	icall

	}
	xADCFlag =UP;
    1b58:	10 92 68 00 	sts	0x0068, r1


}
    1b5c:	cf 91       	pop	r28
    1b5e:	df 91       	pop	r29
    1b60:	ff 91       	pop	r31
    1b62:	ef 91       	pop	r30
    1b64:	bf 91       	pop	r27
    1b66:	af 91       	pop	r26
    1b68:	9f 91       	pop	r25
    1b6a:	8f 91       	pop	r24
    1b6c:	7f 91       	pop	r23
    1b6e:	6f 91       	pop	r22
    1b70:	5f 91       	pop	r21
    1b72:	4f 91       	pop	r20
    1b74:	3f 91       	pop	r19
    1b76:	2f 91       	pop	r18
    1b78:	0f 90       	pop	r0
    1b7a:	0f be       	out	0x3f, r0	; 63
    1b7c:	0f 90       	pop	r0
    1b7e:	1f 90       	pop	r1
    1b80:	18 95       	reti

00001b82 <HLCD_vSendCommand>:




void HLCD_vSendCommand(u8 A_u8Comand)
{
    1b82:	df 93       	push	r29
    1b84:	cf 93       	push	r28
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
    1b8a:	6d 97       	sbiw	r28, 0x1d	; 29
    1b8c:	0f b6       	in	r0, 0x3f	; 63
    1b8e:	f8 94       	cli
    1b90:	de bf       	out	0x3e, r29	; 62
    1b92:	0f be       	out	0x3f, r0	; 63
    1b94:	cd bf       	out	0x3d, r28	; 61
    1b96:	8d 8f       	std	Y+29, r24	; 0x1d

	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RS_PIN , DIO_LOW);
    1b98:	81 e0       	ldi	r24, 0x01	; 1
    1b9a:	60 e0       	ldi	r22, 0x00	; 0
    1b9c:	40 e0       	ldi	r20, 0x00	; 0
    1b9e:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RW_PIN , DIO_LOW);
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	61 e0       	ldi	r22, 0x01	; 1
    1ba6:	40 e0       	ldi	r20, 0x00	; 0
    1ba8:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
	MDIO_vSetPortVal(LCD_DATA_PORT , A_u8Comand);
    1bac:	82 e0       	ldi	r24, 0x02	; 2
    1bae:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1bb0:	0e 94 cd 0b 	call	0x179a	; 0x179a <MDIO_vSetPortVal>

	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_EN_PIN , DIO_HIGH);
    1bb4:	81 e0       	ldi	r24, 0x01	; 1
    1bb6:	62 e0       	ldi	r22, 0x02	; 2
    1bb8:	41 e0       	ldi	r20, 0x01	; 1
    1bba:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
    1bbe:	80 e0       	ldi	r24, 0x00	; 0
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	a0 e8       	ldi	r26, 0x80	; 128
    1bc4:	bf e3       	ldi	r27, 0x3F	; 63
    1bc6:	89 8f       	std	Y+25, r24	; 0x19
    1bc8:	9a 8f       	std	Y+26, r25	; 0x1a
    1bca:	ab 8f       	std	Y+27, r26	; 0x1b
    1bcc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bce:	69 8d       	ldd	r22, Y+25	; 0x19
    1bd0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bd2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bd4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bd6:	20 e0       	ldi	r18, 0x00	; 0
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	4a ef       	ldi	r20, 0xFA	; 250
    1bdc:	54 e4       	ldi	r21, 0x44	; 68
    1bde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1be2:	dc 01       	movw	r26, r24
    1be4:	cb 01       	movw	r24, r22
    1be6:	8d 8b       	std	Y+21, r24	; 0x15
    1be8:	9e 8b       	std	Y+22, r25	; 0x16
    1bea:	af 8b       	std	Y+23, r26	; 0x17
    1bec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1bee:	6d 89       	ldd	r22, Y+21	; 0x15
    1bf0:	7e 89       	ldd	r23, Y+22	; 0x16
    1bf2:	8f 89       	ldd	r24, Y+23	; 0x17
    1bf4:	98 8d       	ldd	r25, Y+24	; 0x18
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	40 e8       	ldi	r20, 0x80	; 128
    1bfc:	5f e3       	ldi	r21, 0x3F	; 63
    1bfe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c02:	88 23       	and	r24, r24
    1c04:	2c f4       	brge	.+10     	; 0x1c10 <HLCD_vSendCommand+0x8e>
		__ticks = 1;
    1c06:	81 e0       	ldi	r24, 0x01	; 1
    1c08:	90 e0       	ldi	r25, 0x00	; 0
    1c0a:	9c 8b       	std	Y+20, r25	; 0x14
    1c0c:	8b 8b       	std	Y+19, r24	; 0x13
    1c0e:	3f c0       	rjmp	.+126    	; 0x1c8e <HLCD_vSendCommand+0x10c>
	else if (__tmp > 65535)
    1c10:	6d 89       	ldd	r22, Y+21	; 0x15
    1c12:	7e 89       	ldd	r23, Y+22	; 0x16
    1c14:	8f 89       	ldd	r24, Y+23	; 0x17
    1c16:	98 8d       	ldd	r25, Y+24	; 0x18
    1c18:	20 e0       	ldi	r18, 0x00	; 0
    1c1a:	3f ef       	ldi	r19, 0xFF	; 255
    1c1c:	4f e7       	ldi	r20, 0x7F	; 127
    1c1e:	57 e4       	ldi	r21, 0x47	; 71
    1c20:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c24:	18 16       	cp	r1, r24
    1c26:	4c f5       	brge	.+82     	; 0x1c7a <HLCD_vSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c28:	69 8d       	ldd	r22, Y+25	; 0x19
    1c2a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c2c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c2e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c30:	20 e0       	ldi	r18, 0x00	; 0
    1c32:	30 e0       	ldi	r19, 0x00	; 0
    1c34:	40 e2       	ldi	r20, 0x20	; 32
    1c36:	51 e4       	ldi	r21, 0x41	; 65
    1c38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c3c:	dc 01       	movw	r26, r24
    1c3e:	cb 01       	movw	r24, r22
    1c40:	bc 01       	movw	r22, r24
    1c42:	cd 01       	movw	r24, r26
    1c44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c48:	dc 01       	movw	r26, r24
    1c4a:	cb 01       	movw	r24, r22
    1c4c:	9c 8b       	std	Y+20, r25	; 0x14
    1c4e:	8b 8b       	std	Y+19, r24	; 0x13
    1c50:	0f c0       	rjmp	.+30     	; 0x1c70 <HLCD_vSendCommand+0xee>
    1c52:	88 ec       	ldi	r24, 0xC8	; 200
    1c54:	90 e0       	ldi	r25, 0x00	; 0
    1c56:	9a 8b       	std	Y+18, r25	; 0x12
    1c58:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c5a:	89 89       	ldd	r24, Y+17	; 0x11
    1c5c:	9a 89       	ldd	r25, Y+18	; 0x12
    1c5e:	01 97       	sbiw	r24, 0x01	; 1
    1c60:	f1 f7       	brne	.-4      	; 0x1c5e <HLCD_vSendCommand+0xdc>
    1c62:	9a 8b       	std	Y+18, r25	; 0x12
    1c64:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c66:	8b 89       	ldd	r24, Y+19	; 0x13
    1c68:	9c 89       	ldd	r25, Y+20	; 0x14
    1c6a:	01 97       	sbiw	r24, 0x01	; 1
    1c6c:	9c 8b       	std	Y+20, r25	; 0x14
    1c6e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c70:	8b 89       	ldd	r24, Y+19	; 0x13
    1c72:	9c 89       	ldd	r25, Y+20	; 0x14
    1c74:	00 97       	sbiw	r24, 0x00	; 0
    1c76:	69 f7       	brne	.-38     	; 0x1c52 <HLCD_vSendCommand+0xd0>
    1c78:	14 c0       	rjmp	.+40     	; 0x1ca2 <HLCD_vSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c7a:	6d 89       	ldd	r22, Y+21	; 0x15
    1c7c:	7e 89       	ldd	r23, Y+22	; 0x16
    1c7e:	8f 89       	ldd	r24, Y+23	; 0x17
    1c80:	98 8d       	ldd	r25, Y+24	; 0x18
    1c82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c86:	dc 01       	movw	r26, r24
    1c88:	cb 01       	movw	r24, r22
    1c8a:	9c 8b       	std	Y+20, r25	; 0x14
    1c8c:	8b 8b       	std	Y+19, r24	; 0x13
    1c8e:	8b 89       	ldd	r24, Y+19	; 0x13
    1c90:	9c 89       	ldd	r25, Y+20	; 0x14
    1c92:	98 8b       	std	Y+16, r25	; 0x10
    1c94:	8f 87       	std	Y+15, r24	; 0x0f
    1c96:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c98:	98 89       	ldd	r25, Y+16	; 0x10
    1c9a:	01 97       	sbiw	r24, 0x01	; 1
    1c9c:	f1 f7       	brne	.-4      	; 0x1c9a <HLCD_vSendCommand+0x118>
    1c9e:	98 8b       	std	Y+16, r25	; 0x10
    1ca0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);

	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_EN_PIN , DIO_LOW);
    1ca2:	81 e0       	ldi	r24, 0x01	; 1
    1ca4:	62 e0       	ldi	r22, 0x02	; 2
    1ca6:	40 e0       	ldi	r20, 0x00	; 0
    1ca8:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
    1cac:	80 e0       	ldi	r24, 0x00	; 0
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    1cb0:	a0 e8       	ldi	r26, 0x80	; 128
    1cb2:	bf e3       	ldi	r27, 0x3F	; 63
    1cb4:	8b 87       	std	Y+11, r24	; 0x0b
    1cb6:	9c 87       	std	Y+12, r25	; 0x0c
    1cb8:	ad 87       	std	Y+13, r26	; 0x0d
    1cba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cbc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cbe:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cc0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cc2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cc4:	20 e0       	ldi	r18, 0x00	; 0
    1cc6:	30 e0       	ldi	r19, 0x00	; 0
    1cc8:	4a ef       	ldi	r20, 0xFA	; 250
    1cca:	54 e4       	ldi	r21, 0x44	; 68
    1ccc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cd0:	dc 01       	movw	r26, r24
    1cd2:	cb 01       	movw	r24, r22
    1cd4:	8f 83       	std	Y+7, r24	; 0x07
    1cd6:	98 87       	std	Y+8, r25	; 0x08
    1cd8:	a9 87       	std	Y+9, r26	; 0x09
    1cda:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cdc:	6f 81       	ldd	r22, Y+7	; 0x07
    1cde:	78 85       	ldd	r23, Y+8	; 0x08
    1ce0:	89 85       	ldd	r24, Y+9	; 0x09
    1ce2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ce4:	20 e0       	ldi	r18, 0x00	; 0
    1ce6:	30 e0       	ldi	r19, 0x00	; 0
    1ce8:	40 e8       	ldi	r20, 0x80	; 128
    1cea:	5f e3       	ldi	r21, 0x3F	; 63
    1cec:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cf0:	88 23       	and	r24, r24
    1cf2:	2c f4       	brge	.+10     	; 0x1cfe <HLCD_vSendCommand+0x17c>
		__ticks = 1;
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	9e 83       	std	Y+6, r25	; 0x06
    1cfa:	8d 83       	std	Y+5, r24	; 0x05
    1cfc:	3f c0       	rjmp	.+126    	; 0x1d7c <HLCD_vSendCommand+0x1fa>
	else if (__tmp > 65535)
    1cfe:	6f 81       	ldd	r22, Y+7	; 0x07
    1d00:	78 85       	ldd	r23, Y+8	; 0x08
    1d02:	89 85       	ldd	r24, Y+9	; 0x09
    1d04:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d06:	20 e0       	ldi	r18, 0x00	; 0
    1d08:	3f ef       	ldi	r19, 0xFF	; 255
    1d0a:	4f e7       	ldi	r20, 0x7F	; 127
    1d0c:	57 e4       	ldi	r21, 0x47	; 71
    1d0e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d12:	18 16       	cp	r1, r24
    1d14:	4c f5       	brge	.+82     	; 0x1d68 <HLCD_vSendCommand+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d16:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d18:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d1a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d1c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d1e:	20 e0       	ldi	r18, 0x00	; 0
    1d20:	30 e0       	ldi	r19, 0x00	; 0
    1d22:	40 e2       	ldi	r20, 0x20	; 32
    1d24:	51 e4       	ldi	r21, 0x41	; 65
    1d26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d2a:	dc 01       	movw	r26, r24
    1d2c:	cb 01       	movw	r24, r22
    1d2e:	bc 01       	movw	r22, r24
    1d30:	cd 01       	movw	r24, r26
    1d32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d36:	dc 01       	movw	r26, r24
    1d38:	cb 01       	movw	r24, r22
    1d3a:	9e 83       	std	Y+6, r25	; 0x06
    1d3c:	8d 83       	std	Y+5, r24	; 0x05
    1d3e:	0f c0       	rjmp	.+30     	; 0x1d5e <HLCD_vSendCommand+0x1dc>
    1d40:	88 ec       	ldi	r24, 0xC8	; 200
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	9c 83       	std	Y+4, r25	; 0x04
    1d46:	8b 83       	std	Y+3, r24	; 0x03
    1d48:	8b 81       	ldd	r24, Y+3	; 0x03
    1d4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1d4c:	01 97       	sbiw	r24, 0x01	; 1
    1d4e:	f1 f7       	brne	.-4      	; 0x1d4c <HLCD_vSendCommand+0x1ca>
    1d50:	9c 83       	std	Y+4, r25	; 0x04
    1d52:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d54:	8d 81       	ldd	r24, Y+5	; 0x05
    1d56:	9e 81       	ldd	r25, Y+6	; 0x06
    1d58:	01 97       	sbiw	r24, 0x01	; 1
    1d5a:	9e 83       	std	Y+6, r25	; 0x06
    1d5c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d60:	9e 81       	ldd	r25, Y+6	; 0x06
    1d62:	00 97       	sbiw	r24, 0x00	; 0
    1d64:	69 f7       	brne	.-38     	; 0x1d40 <HLCD_vSendCommand+0x1be>
    1d66:	14 c0       	rjmp	.+40     	; 0x1d90 <HLCD_vSendCommand+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d68:	6f 81       	ldd	r22, Y+7	; 0x07
    1d6a:	78 85       	ldd	r23, Y+8	; 0x08
    1d6c:	89 85       	ldd	r24, Y+9	; 0x09
    1d6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d74:	dc 01       	movw	r26, r24
    1d76:	cb 01       	movw	r24, r22
    1d78:	9e 83       	std	Y+6, r25	; 0x06
    1d7a:	8d 83       	std	Y+5, r24	; 0x05
    1d7c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d7e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d80:	9a 83       	std	Y+2, r25	; 0x02
    1d82:	89 83       	std	Y+1, r24	; 0x01
    1d84:	89 81       	ldd	r24, Y+1	; 0x01
    1d86:	9a 81       	ldd	r25, Y+2	; 0x02
    1d88:	01 97       	sbiw	r24, 0x01	; 1
    1d8a:	f1 f7       	brne	.-4      	; 0x1d88 <HLCD_vSendCommand+0x206>
    1d8c:	9a 83       	std	Y+2, r25	; 0x02
    1d8e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    1d90:	6d 96       	adiw	r28, 0x1d	; 29
    1d92:	0f b6       	in	r0, 0x3f	; 63
    1d94:	f8 94       	cli
    1d96:	de bf       	out	0x3e, r29	; 62
    1d98:	0f be       	out	0x3f, r0	; 63
    1d9a:	cd bf       	out	0x3d, r28	; 61
    1d9c:	cf 91       	pop	r28
    1d9e:	df 91       	pop	r29
    1da0:	08 95       	ret

00001da2 <HLCD_vSendChar>:

void HLCD_vSendChar(u8 A_u8Char)
{
    1da2:	df 93       	push	r29
    1da4:	cf 93       	push	r28
    1da6:	cd b7       	in	r28, 0x3d	; 61
    1da8:	de b7       	in	r29, 0x3e	; 62
    1daa:	6d 97       	sbiw	r28, 0x1d	; 29
    1dac:	0f b6       	in	r0, 0x3f	; 63
    1dae:	f8 94       	cli
    1db0:	de bf       	out	0x3e, r29	; 62
    1db2:	0f be       	out	0x3f, r0	; 63
    1db4:	cd bf       	out	0x3d, r28	; 61
    1db6:	8d 8f       	std	Y+29, r24	; 0x1d

	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RS_PIN , DIO_HIGH);
    1db8:	81 e0       	ldi	r24, 0x01	; 1
    1dba:	60 e0       	ldi	r22, 0x00	; 0
    1dbc:	41 e0       	ldi	r20, 0x01	; 1
    1dbe:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_RW_PIN , DIO_LOW);
    1dc2:	81 e0       	ldi	r24, 0x01	; 1
    1dc4:	61 e0       	ldi	r22, 0x01	; 1
    1dc6:	40 e0       	ldi	r20, 0x00	; 0
    1dc8:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
	MDIO_vSetPortVal(LCD_DATA_PORT , A_u8Char);
    1dcc:	82 e0       	ldi	r24, 0x02	; 2
    1dce:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1dd0:	0e 94 cd 0b 	call	0x179a	; 0x179a <MDIO_vSetPortVal>

	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_EN_PIN , DIO_HIGH);
    1dd4:	81 e0       	ldi	r24, 0x01	; 1
    1dd6:	62 e0       	ldi	r22, 0x02	; 2
    1dd8:	41 e0       	ldi	r20, 0x01	; 1
    1dda:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
    1dde:	80 e0       	ldi	r24, 0x00	; 0
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	a0 e8       	ldi	r26, 0x80	; 128
    1de4:	bf e3       	ldi	r27, 0x3F	; 63
    1de6:	89 8f       	std	Y+25, r24	; 0x19
    1de8:	9a 8f       	std	Y+26, r25	; 0x1a
    1dea:	ab 8f       	std	Y+27, r26	; 0x1b
    1dec:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dee:	69 8d       	ldd	r22, Y+25	; 0x19
    1df0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1df2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1df4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1df6:	20 e0       	ldi	r18, 0x00	; 0
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	4a ef       	ldi	r20, 0xFA	; 250
    1dfc:	54 e4       	ldi	r21, 0x44	; 68
    1dfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e02:	dc 01       	movw	r26, r24
    1e04:	cb 01       	movw	r24, r22
    1e06:	8d 8b       	std	Y+21, r24	; 0x15
    1e08:	9e 8b       	std	Y+22, r25	; 0x16
    1e0a:	af 8b       	std	Y+23, r26	; 0x17
    1e0c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e0e:	6d 89       	ldd	r22, Y+21	; 0x15
    1e10:	7e 89       	ldd	r23, Y+22	; 0x16
    1e12:	8f 89       	ldd	r24, Y+23	; 0x17
    1e14:	98 8d       	ldd	r25, Y+24	; 0x18
    1e16:	20 e0       	ldi	r18, 0x00	; 0
    1e18:	30 e0       	ldi	r19, 0x00	; 0
    1e1a:	40 e8       	ldi	r20, 0x80	; 128
    1e1c:	5f e3       	ldi	r21, 0x3F	; 63
    1e1e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e22:	88 23       	and	r24, r24
    1e24:	2c f4       	brge	.+10     	; 0x1e30 <HLCD_vSendChar+0x8e>
		__ticks = 1;
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	90 e0       	ldi	r25, 0x00	; 0
    1e2a:	9c 8b       	std	Y+20, r25	; 0x14
    1e2c:	8b 8b       	std	Y+19, r24	; 0x13
    1e2e:	3f c0       	rjmp	.+126    	; 0x1eae <HLCD_vSendChar+0x10c>
	else if (__tmp > 65535)
    1e30:	6d 89       	ldd	r22, Y+21	; 0x15
    1e32:	7e 89       	ldd	r23, Y+22	; 0x16
    1e34:	8f 89       	ldd	r24, Y+23	; 0x17
    1e36:	98 8d       	ldd	r25, Y+24	; 0x18
    1e38:	20 e0       	ldi	r18, 0x00	; 0
    1e3a:	3f ef       	ldi	r19, 0xFF	; 255
    1e3c:	4f e7       	ldi	r20, 0x7F	; 127
    1e3e:	57 e4       	ldi	r21, 0x47	; 71
    1e40:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e44:	18 16       	cp	r1, r24
    1e46:	4c f5       	brge	.+82     	; 0x1e9a <HLCD_vSendChar+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e48:	69 8d       	ldd	r22, Y+25	; 0x19
    1e4a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e50:	20 e0       	ldi	r18, 0x00	; 0
    1e52:	30 e0       	ldi	r19, 0x00	; 0
    1e54:	40 e2       	ldi	r20, 0x20	; 32
    1e56:	51 e4       	ldi	r21, 0x41	; 65
    1e58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e5c:	dc 01       	movw	r26, r24
    1e5e:	cb 01       	movw	r24, r22
    1e60:	bc 01       	movw	r22, r24
    1e62:	cd 01       	movw	r24, r26
    1e64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e68:	dc 01       	movw	r26, r24
    1e6a:	cb 01       	movw	r24, r22
    1e6c:	9c 8b       	std	Y+20, r25	; 0x14
    1e6e:	8b 8b       	std	Y+19, r24	; 0x13
    1e70:	0f c0       	rjmp	.+30     	; 0x1e90 <HLCD_vSendChar+0xee>
    1e72:	88 ec       	ldi	r24, 0xC8	; 200
    1e74:	90 e0       	ldi	r25, 0x00	; 0
    1e76:	9a 8b       	std	Y+18, r25	; 0x12
    1e78:	89 8b       	std	Y+17, r24	; 0x11
    1e7a:	89 89       	ldd	r24, Y+17	; 0x11
    1e7c:	9a 89       	ldd	r25, Y+18	; 0x12
    1e7e:	01 97       	sbiw	r24, 0x01	; 1
    1e80:	f1 f7       	brne	.-4      	; 0x1e7e <HLCD_vSendChar+0xdc>
    1e82:	9a 8b       	std	Y+18, r25	; 0x12
    1e84:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e86:	8b 89       	ldd	r24, Y+19	; 0x13
    1e88:	9c 89       	ldd	r25, Y+20	; 0x14
    1e8a:	01 97       	sbiw	r24, 0x01	; 1
    1e8c:	9c 8b       	std	Y+20, r25	; 0x14
    1e8e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e90:	8b 89       	ldd	r24, Y+19	; 0x13
    1e92:	9c 89       	ldd	r25, Y+20	; 0x14
    1e94:	00 97       	sbiw	r24, 0x00	; 0
    1e96:	69 f7       	brne	.-38     	; 0x1e72 <HLCD_vSendChar+0xd0>
    1e98:	14 c0       	rjmp	.+40     	; 0x1ec2 <HLCD_vSendChar+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e9a:	6d 89       	ldd	r22, Y+21	; 0x15
    1e9c:	7e 89       	ldd	r23, Y+22	; 0x16
    1e9e:	8f 89       	ldd	r24, Y+23	; 0x17
    1ea0:	98 8d       	ldd	r25, Y+24	; 0x18
    1ea2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ea6:	dc 01       	movw	r26, r24
    1ea8:	cb 01       	movw	r24, r22
    1eaa:	9c 8b       	std	Y+20, r25	; 0x14
    1eac:	8b 8b       	std	Y+19, r24	; 0x13
    1eae:	8b 89       	ldd	r24, Y+19	; 0x13
    1eb0:	9c 89       	ldd	r25, Y+20	; 0x14
    1eb2:	98 8b       	std	Y+16, r25	; 0x10
    1eb4:	8f 87       	std	Y+15, r24	; 0x0f
    1eb6:	8f 85       	ldd	r24, Y+15	; 0x0f
    1eb8:	98 89       	ldd	r25, Y+16	; 0x10
    1eba:	01 97       	sbiw	r24, 0x01	; 1
    1ebc:	f1 f7       	brne	.-4      	; 0x1eba <HLCD_vSendChar+0x118>
    1ebe:	98 8b       	std	Y+16, r25	; 0x10
    1ec0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);

	MDIO_vSetPinVal(LCD_CTRL_PORT , LCD_EN_PIN , DIO_LOW);
    1ec2:	81 e0       	ldi	r24, 0x01	; 1
    1ec4:	62 e0       	ldi	r22, 0x02	; 2
    1ec6:	40 e0       	ldi	r20, 0x00	; 0
    1ec8:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
    1ecc:	80 e0       	ldi	r24, 0x00	; 0
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	a0 e8       	ldi	r26, 0x80	; 128
    1ed2:	bf e3       	ldi	r27, 0x3F	; 63
    1ed4:	8b 87       	std	Y+11, r24	; 0x0b
    1ed6:	9c 87       	std	Y+12, r25	; 0x0c
    1ed8:	ad 87       	std	Y+13, r26	; 0x0d
    1eda:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1edc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ede:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ee0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ee2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ee4:	20 e0       	ldi	r18, 0x00	; 0
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	4a ef       	ldi	r20, 0xFA	; 250
    1eea:	54 e4       	ldi	r21, 0x44	; 68
    1eec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ef0:	dc 01       	movw	r26, r24
    1ef2:	cb 01       	movw	r24, r22
    1ef4:	8f 83       	std	Y+7, r24	; 0x07
    1ef6:	98 87       	std	Y+8, r25	; 0x08
    1ef8:	a9 87       	std	Y+9, r26	; 0x09
    1efa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1efc:	6f 81       	ldd	r22, Y+7	; 0x07
    1efe:	78 85       	ldd	r23, Y+8	; 0x08
    1f00:	89 85       	ldd	r24, Y+9	; 0x09
    1f02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f04:	20 e0       	ldi	r18, 0x00	; 0
    1f06:	30 e0       	ldi	r19, 0x00	; 0
    1f08:	40 e8       	ldi	r20, 0x80	; 128
    1f0a:	5f e3       	ldi	r21, 0x3F	; 63
    1f0c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f10:	88 23       	and	r24, r24
    1f12:	2c f4       	brge	.+10     	; 0x1f1e <HLCD_vSendChar+0x17c>
		__ticks = 1;
    1f14:	81 e0       	ldi	r24, 0x01	; 1
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	9e 83       	std	Y+6, r25	; 0x06
    1f1a:	8d 83       	std	Y+5, r24	; 0x05
    1f1c:	3f c0       	rjmp	.+126    	; 0x1f9c <HLCD_vSendChar+0x1fa>
	else if (__tmp > 65535)
    1f1e:	6f 81       	ldd	r22, Y+7	; 0x07
    1f20:	78 85       	ldd	r23, Y+8	; 0x08
    1f22:	89 85       	ldd	r24, Y+9	; 0x09
    1f24:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f26:	20 e0       	ldi	r18, 0x00	; 0
    1f28:	3f ef       	ldi	r19, 0xFF	; 255
    1f2a:	4f e7       	ldi	r20, 0x7F	; 127
    1f2c:	57 e4       	ldi	r21, 0x47	; 71
    1f2e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f32:	18 16       	cp	r1, r24
    1f34:	4c f5       	brge	.+82     	; 0x1f88 <HLCD_vSendChar+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f36:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f38:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f3e:	20 e0       	ldi	r18, 0x00	; 0
    1f40:	30 e0       	ldi	r19, 0x00	; 0
    1f42:	40 e2       	ldi	r20, 0x20	; 32
    1f44:	51 e4       	ldi	r21, 0x41	; 65
    1f46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f4a:	dc 01       	movw	r26, r24
    1f4c:	cb 01       	movw	r24, r22
    1f4e:	bc 01       	movw	r22, r24
    1f50:	cd 01       	movw	r24, r26
    1f52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f56:	dc 01       	movw	r26, r24
    1f58:	cb 01       	movw	r24, r22
    1f5a:	9e 83       	std	Y+6, r25	; 0x06
    1f5c:	8d 83       	std	Y+5, r24	; 0x05
    1f5e:	0f c0       	rjmp	.+30     	; 0x1f7e <HLCD_vSendChar+0x1dc>
    1f60:	88 ec       	ldi	r24, 0xC8	; 200
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	9c 83       	std	Y+4, r25	; 0x04
    1f66:	8b 83       	std	Y+3, r24	; 0x03
    1f68:	8b 81       	ldd	r24, Y+3	; 0x03
    1f6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f6c:	01 97       	sbiw	r24, 0x01	; 1
    1f6e:	f1 f7       	brne	.-4      	; 0x1f6c <HLCD_vSendChar+0x1ca>
    1f70:	9c 83       	std	Y+4, r25	; 0x04
    1f72:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f74:	8d 81       	ldd	r24, Y+5	; 0x05
    1f76:	9e 81       	ldd	r25, Y+6	; 0x06
    1f78:	01 97       	sbiw	r24, 0x01	; 1
    1f7a:	9e 83       	std	Y+6, r25	; 0x06
    1f7c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f7e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f80:	9e 81       	ldd	r25, Y+6	; 0x06
    1f82:	00 97       	sbiw	r24, 0x00	; 0
    1f84:	69 f7       	brne	.-38     	; 0x1f60 <HLCD_vSendChar+0x1be>
    1f86:	14 c0       	rjmp	.+40     	; 0x1fb0 <HLCD_vSendChar+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f88:	6f 81       	ldd	r22, Y+7	; 0x07
    1f8a:	78 85       	ldd	r23, Y+8	; 0x08
    1f8c:	89 85       	ldd	r24, Y+9	; 0x09
    1f8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f94:	dc 01       	movw	r26, r24
    1f96:	cb 01       	movw	r24, r22
    1f98:	9e 83       	std	Y+6, r25	; 0x06
    1f9a:	8d 83       	std	Y+5, r24	; 0x05
    1f9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f9e:	9e 81       	ldd	r25, Y+6	; 0x06
    1fa0:	9a 83       	std	Y+2, r25	; 0x02
    1fa2:	89 83       	std	Y+1, r24	; 0x01
    1fa4:	89 81       	ldd	r24, Y+1	; 0x01
    1fa6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fa8:	01 97       	sbiw	r24, 0x01	; 1
    1faa:	f1 f7       	brne	.-4      	; 0x1fa8 <HLCD_vSendChar+0x206>
    1fac:	9a 83       	std	Y+2, r25	; 0x02
    1fae:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);


}
    1fb0:	6d 96       	adiw	r28, 0x1d	; 29
    1fb2:	0f b6       	in	r0, 0x3f	; 63
    1fb4:	f8 94       	cli
    1fb6:	de bf       	out	0x3e, r29	; 62
    1fb8:	0f be       	out	0x3f, r0	; 63
    1fba:	cd bf       	out	0x3d, r28	; 61
    1fbc:	cf 91       	pop	r28
    1fbe:	df 91       	pop	r29
    1fc0:	08 95       	ret

00001fc2 <HLCD_vInit>:
void HLCD_vInit(void)
{
    1fc2:	0f 93       	push	r16
    1fc4:	1f 93       	push	r17
    1fc6:	df 93       	push	r29
    1fc8:	cf 93       	push	r28
    1fca:	cd b7       	in	r28, 0x3d	; 61
    1fcc:	de b7       	in	r29, 0x3e	; 62
    1fce:	c6 54       	subi	r28, 0x46	; 70
    1fd0:	d0 40       	sbci	r29, 0x00	; 0
    1fd2:	0f b6       	in	r0, 0x3f	; 63
    1fd4:	f8 94       	cli
    1fd6:	de bf       	out	0x3e, r29	; 62
    1fd8:	0f be       	out	0x3f, r0	; 63
    1fda:	cd bf       	out	0x3d, r28	; 61

	//set pin direction
	MDIO_vSetPortDIR(LCD_DATA_PORT , 0XFF);
    1fdc:	82 e0       	ldi	r24, 0x02	; 2
    1fde:	6f ef       	ldi	r22, 0xFF	; 255
    1fe0:	0e 94 8c 0b 	call	0x1718	; 0x1718 <MDIO_vSetPortDIR>
	MDIO_vSetPinDIR(LCD_CTRL_PORT,LCD_RS_PIN,DIO_OUTPUT);
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	60 e0       	ldi	r22, 0x00	; 0
    1fe8:	41 e0       	ldi	r20, 0x01	; 1
    1fea:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
	MDIO_vSetPinDIR(LCD_CTRL_PORT,LCD_RW_PIN,DIO_OUTPUT);
    1fee:	81 e0       	ldi	r24, 0x01	; 1
    1ff0:	61 e0       	ldi	r22, 0x01	; 1
    1ff2:	41 e0       	ldi	r20, 0x01	; 1
    1ff4:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
	MDIO_vSetPinDIR(LCD_CTRL_PORT,LCD_EN_PIN,DIO_OUTPUT);
    1ff8:	81 e0       	ldi	r24, 0x01	; 1
    1ffa:	62 e0       	ldi	r22, 0x02	; 2
    1ffc:	41 e0       	ldi	r20, 0x01	; 1
    1ffe:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
    2002:	fe 01       	movw	r30, r28
    2004:	ed 5b       	subi	r30, 0xBD	; 189
    2006:	ff 4f       	sbci	r31, 0xFF	; 255
    2008:	80 e0       	ldi	r24, 0x00	; 0
    200a:	90 e0       	ldi	r25, 0x00	; 0
    200c:	a8 e4       	ldi	r26, 0x48	; 72
    200e:	b2 e4       	ldi	r27, 0x42	; 66
    2010:	80 83       	st	Z, r24
    2012:	91 83       	std	Z+1, r25	; 0x01
    2014:	a2 83       	std	Z+2, r26	; 0x02
    2016:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2018:	8e 01       	movw	r16, r28
    201a:	01 5c       	subi	r16, 0xC1	; 193
    201c:	1f 4f       	sbci	r17, 0xFF	; 255
    201e:	fe 01       	movw	r30, r28
    2020:	ed 5b       	subi	r30, 0xBD	; 189
    2022:	ff 4f       	sbci	r31, 0xFF	; 255
    2024:	60 81       	ld	r22, Z
    2026:	71 81       	ldd	r23, Z+1	; 0x01
    2028:	82 81       	ldd	r24, Z+2	; 0x02
    202a:	93 81       	ldd	r25, Z+3	; 0x03
    202c:	20 e0       	ldi	r18, 0x00	; 0
    202e:	30 e0       	ldi	r19, 0x00	; 0
    2030:	4a ef       	ldi	r20, 0xFA	; 250
    2032:	54 e4       	ldi	r21, 0x44	; 68
    2034:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2038:	dc 01       	movw	r26, r24
    203a:	cb 01       	movw	r24, r22
    203c:	f8 01       	movw	r30, r16
    203e:	80 83       	st	Z, r24
    2040:	91 83       	std	Z+1, r25	; 0x01
    2042:	a2 83       	std	Z+2, r26	; 0x02
    2044:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2046:	fe 01       	movw	r30, r28
    2048:	ff 96       	adiw	r30, 0x3f	; 63
    204a:	60 81       	ld	r22, Z
    204c:	71 81       	ldd	r23, Z+1	; 0x01
    204e:	82 81       	ldd	r24, Z+2	; 0x02
    2050:	93 81       	ldd	r25, Z+3	; 0x03
    2052:	20 e0       	ldi	r18, 0x00	; 0
    2054:	30 e0       	ldi	r19, 0x00	; 0
    2056:	40 e8       	ldi	r20, 0x80	; 128
    2058:	5f e3       	ldi	r21, 0x3F	; 63
    205a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    205e:	88 23       	and	r24, r24
    2060:	2c f4       	brge	.+10     	; 0x206c <HLCD_vInit+0xaa>
		__ticks = 1;
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	9e af       	std	Y+62, r25	; 0x3e
    2068:	8d af       	std	Y+61, r24	; 0x3d
    206a:	46 c0       	rjmp	.+140    	; 0x20f8 <HLCD_vInit+0x136>
	else if (__tmp > 65535)
    206c:	fe 01       	movw	r30, r28
    206e:	ff 96       	adiw	r30, 0x3f	; 63
    2070:	60 81       	ld	r22, Z
    2072:	71 81       	ldd	r23, Z+1	; 0x01
    2074:	82 81       	ldd	r24, Z+2	; 0x02
    2076:	93 81       	ldd	r25, Z+3	; 0x03
    2078:	20 e0       	ldi	r18, 0x00	; 0
    207a:	3f ef       	ldi	r19, 0xFF	; 255
    207c:	4f e7       	ldi	r20, 0x7F	; 127
    207e:	57 e4       	ldi	r21, 0x47	; 71
    2080:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2084:	18 16       	cp	r1, r24
    2086:	64 f5       	brge	.+88     	; 0x20e0 <HLCD_vInit+0x11e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2088:	fe 01       	movw	r30, r28
    208a:	ed 5b       	subi	r30, 0xBD	; 189
    208c:	ff 4f       	sbci	r31, 0xFF	; 255
    208e:	60 81       	ld	r22, Z
    2090:	71 81       	ldd	r23, Z+1	; 0x01
    2092:	82 81       	ldd	r24, Z+2	; 0x02
    2094:	93 81       	ldd	r25, Z+3	; 0x03
    2096:	20 e0       	ldi	r18, 0x00	; 0
    2098:	30 e0       	ldi	r19, 0x00	; 0
    209a:	40 e2       	ldi	r20, 0x20	; 32
    209c:	51 e4       	ldi	r21, 0x41	; 65
    209e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20a2:	dc 01       	movw	r26, r24
    20a4:	cb 01       	movw	r24, r22
    20a6:	bc 01       	movw	r22, r24
    20a8:	cd 01       	movw	r24, r26
    20aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ae:	dc 01       	movw	r26, r24
    20b0:	cb 01       	movw	r24, r22
    20b2:	9e af       	std	Y+62, r25	; 0x3e
    20b4:	8d af       	std	Y+61, r24	; 0x3d
    20b6:	0f c0       	rjmp	.+30     	; 0x20d6 <HLCD_vInit+0x114>
    20b8:	88 ec       	ldi	r24, 0xC8	; 200
    20ba:	90 e0       	ldi	r25, 0x00	; 0
    20bc:	9c af       	std	Y+60, r25	; 0x3c
    20be:	8b af       	std	Y+59, r24	; 0x3b
    20c0:	8b ad       	ldd	r24, Y+59	; 0x3b
    20c2:	9c ad       	ldd	r25, Y+60	; 0x3c
    20c4:	01 97       	sbiw	r24, 0x01	; 1
    20c6:	f1 f7       	brne	.-4      	; 0x20c4 <HLCD_vInit+0x102>
    20c8:	9c af       	std	Y+60, r25	; 0x3c
    20ca:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20cc:	8d ad       	ldd	r24, Y+61	; 0x3d
    20ce:	9e ad       	ldd	r25, Y+62	; 0x3e
    20d0:	01 97       	sbiw	r24, 0x01	; 1
    20d2:	9e af       	std	Y+62, r25	; 0x3e
    20d4:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20d6:	8d ad       	ldd	r24, Y+61	; 0x3d
    20d8:	9e ad       	ldd	r25, Y+62	; 0x3e
    20da:	00 97       	sbiw	r24, 0x00	; 0
    20dc:	69 f7       	brne	.-38     	; 0x20b8 <HLCD_vInit+0xf6>
    20de:	16 c0       	rjmp	.+44     	; 0x210c <HLCD_vInit+0x14a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20e0:	fe 01       	movw	r30, r28
    20e2:	ff 96       	adiw	r30, 0x3f	; 63
    20e4:	60 81       	ld	r22, Z
    20e6:	71 81       	ldd	r23, Z+1	; 0x01
    20e8:	82 81       	ldd	r24, Z+2	; 0x02
    20ea:	93 81       	ldd	r25, Z+3	; 0x03
    20ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20f0:	dc 01       	movw	r26, r24
    20f2:	cb 01       	movw	r24, r22
    20f4:	9e af       	std	Y+62, r25	; 0x3e
    20f6:	8d af       	std	Y+61, r24	; 0x3d
    20f8:	8d ad       	ldd	r24, Y+61	; 0x3d
    20fa:	9e ad       	ldd	r25, Y+62	; 0x3e
    20fc:	9a af       	std	Y+58, r25	; 0x3a
    20fe:	89 af       	std	Y+57, r24	; 0x39
    2100:	89 ad       	ldd	r24, Y+57	; 0x39
    2102:	9a ad       	ldd	r25, Y+58	; 0x3a
    2104:	01 97       	sbiw	r24, 0x01	; 1
    2106:	f1 f7       	brne	.-4      	; 0x2104 <HLCD_vInit+0x142>
    2108:	9a af       	std	Y+58, r25	; 0x3a
    210a:	89 af       	std	Y+57, r24	; 0x39

	//start init sequance

	_delay_ms(50);
	HLCD_vSendCommand(0b00111000);
    210c:	88 e3       	ldi	r24, 0x38	; 56
    210e:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>
    2112:	80 e0       	ldi	r24, 0x00	; 0
    2114:	90 e0       	ldi	r25, 0x00	; 0
    2116:	a0 e8       	ldi	r26, 0x80	; 128
    2118:	bf e3       	ldi	r27, 0x3F	; 63
    211a:	8d ab       	std	Y+53, r24	; 0x35
    211c:	9e ab       	std	Y+54, r25	; 0x36
    211e:	af ab       	std	Y+55, r26	; 0x37
    2120:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2122:	6d a9       	ldd	r22, Y+53	; 0x35
    2124:	7e a9       	ldd	r23, Y+54	; 0x36
    2126:	8f a9       	ldd	r24, Y+55	; 0x37
    2128:	98 ad       	ldd	r25, Y+56	; 0x38
    212a:	20 e0       	ldi	r18, 0x00	; 0
    212c:	30 e0       	ldi	r19, 0x00	; 0
    212e:	4a ef       	ldi	r20, 0xFA	; 250
    2130:	54 e4       	ldi	r21, 0x44	; 68
    2132:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2136:	dc 01       	movw	r26, r24
    2138:	cb 01       	movw	r24, r22
    213a:	89 ab       	std	Y+49, r24	; 0x31
    213c:	9a ab       	std	Y+50, r25	; 0x32
    213e:	ab ab       	std	Y+51, r26	; 0x33
    2140:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2142:	69 a9       	ldd	r22, Y+49	; 0x31
    2144:	7a a9       	ldd	r23, Y+50	; 0x32
    2146:	8b a9       	ldd	r24, Y+51	; 0x33
    2148:	9c a9       	ldd	r25, Y+52	; 0x34
    214a:	20 e0       	ldi	r18, 0x00	; 0
    214c:	30 e0       	ldi	r19, 0x00	; 0
    214e:	40 e8       	ldi	r20, 0x80	; 128
    2150:	5f e3       	ldi	r21, 0x3F	; 63
    2152:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2156:	88 23       	and	r24, r24
    2158:	2c f4       	brge	.+10     	; 0x2164 <HLCD_vInit+0x1a2>
		__ticks = 1;
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	98 ab       	std	Y+48, r25	; 0x30
    2160:	8f a7       	std	Y+47, r24	; 0x2f
    2162:	3f c0       	rjmp	.+126    	; 0x21e2 <HLCD_vInit+0x220>
	else if (__tmp > 65535)
    2164:	69 a9       	ldd	r22, Y+49	; 0x31
    2166:	7a a9       	ldd	r23, Y+50	; 0x32
    2168:	8b a9       	ldd	r24, Y+51	; 0x33
    216a:	9c a9       	ldd	r25, Y+52	; 0x34
    216c:	20 e0       	ldi	r18, 0x00	; 0
    216e:	3f ef       	ldi	r19, 0xFF	; 255
    2170:	4f e7       	ldi	r20, 0x7F	; 127
    2172:	57 e4       	ldi	r21, 0x47	; 71
    2174:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2178:	18 16       	cp	r1, r24
    217a:	4c f5       	brge	.+82     	; 0x21ce <HLCD_vInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    217c:	6d a9       	ldd	r22, Y+53	; 0x35
    217e:	7e a9       	ldd	r23, Y+54	; 0x36
    2180:	8f a9       	ldd	r24, Y+55	; 0x37
    2182:	98 ad       	ldd	r25, Y+56	; 0x38
    2184:	20 e0       	ldi	r18, 0x00	; 0
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	40 e2       	ldi	r20, 0x20	; 32
    218a:	51 e4       	ldi	r21, 0x41	; 65
    218c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2190:	dc 01       	movw	r26, r24
    2192:	cb 01       	movw	r24, r22
    2194:	bc 01       	movw	r22, r24
    2196:	cd 01       	movw	r24, r26
    2198:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    219c:	dc 01       	movw	r26, r24
    219e:	cb 01       	movw	r24, r22
    21a0:	98 ab       	std	Y+48, r25	; 0x30
    21a2:	8f a7       	std	Y+47, r24	; 0x2f
    21a4:	0f c0       	rjmp	.+30     	; 0x21c4 <HLCD_vInit+0x202>
    21a6:	88 ec       	ldi	r24, 0xC8	; 200
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	9e a7       	std	Y+46, r25	; 0x2e
    21ac:	8d a7       	std	Y+45, r24	; 0x2d
    21ae:	8d a5       	ldd	r24, Y+45	; 0x2d
    21b0:	9e a5       	ldd	r25, Y+46	; 0x2e
    21b2:	01 97       	sbiw	r24, 0x01	; 1
    21b4:	f1 f7       	brne	.-4      	; 0x21b2 <HLCD_vInit+0x1f0>
    21b6:	9e a7       	std	Y+46, r25	; 0x2e
    21b8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21ba:	8f a5       	ldd	r24, Y+47	; 0x2f
    21bc:	98 a9       	ldd	r25, Y+48	; 0x30
    21be:	01 97       	sbiw	r24, 0x01	; 1
    21c0:	98 ab       	std	Y+48, r25	; 0x30
    21c2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    21c6:	98 a9       	ldd	r25, Y+48	; 0x30
    21c8:	00 97       	sbiw	r24, 0x00	; 0
    21ca:	69 f7       	brne	.-38     	; 0x21a6 <HLCD_vInit+0x1e4>
    21cc:	14 c0       	rjmp	.+40     	; 0x21f6 <HLCD_vInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21ce:	69 a9       	ldd	r22, Y+49	; 0x31
    21d0:	7a a9       	ldd	r23, Y+50	; 0x32
    21d2:	8b a9       	ldd	r24, Y+51	; 0x33
    21d4:	9c a9       	ldd	r25, Y+52	; 0x34
    21d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21da:	dc 01       	movw	r26, r24
    21dc:	cb 01       	movw	r24, r22
    21de:	98 ab       	std	Y+48, r25	; 0x30
    21e0:	8f a7       	std	Y+47, r24	; 0x2f
    21e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    21e4:	98 a9       	ldd	r25, Y+48	; 0x30
    21e6:	9c a7       	std	Y+44, r25	; 0x2c
    21e8:	8b a7       	std	Y+43, r24	; 0x2b
    21ea:	8b a5       	ldd	r24, Y+43	; 0x2b
    21ec:	9c a5       	ldd	r25, Y+44	; 0x2c
    21ee:	01 97       	sbiw	r24, 0x01	; 1
    21f0:	f1 f7       	brne	.-4      	; 0x21ee <HLCD_vInit+0x22c>
    21f2:	9c a7       	std	Y+44, r25	; 0x2c
    21f4:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	HLCD_vSendCommand(0b00001111);
    21f6:	8f e0       	ldi	r24, 0x0F	; 15
    21f8:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>
    21fc:	80 e0       	ldi	r24, 0x00	; 0
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	a0 e8       	ldi	r26, 0x80	; 128
    2202:	bf e3       	ldi	r27, 0x3F	; 63
    2204:	8f a3       	std	Y+39, r24	; 0x27
    2206:	98 a7       	std	Y+40, r25	; 0x28
    2208:	a9 a7       	std	Y+41, r26	; 0x29
    220a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    220c:	6f a1       	ldd	r22, Y+39	; 0x27
    220e:	78 a5       	ldd	r23, Y+40	; 0x28
    2210:	89 a5       	ldd	r24, Y+41	; 0x29
    2212:	9a a5       	ldd	r25, Y+42	; 0x2a
    2214:	20 e0       	ldi	r18, 0x00	; 0
    2216:	30 e0       	ldi	r19, 0x00	; 0
    2218:	4a ef       	ldi	r20, 0xFA	; 250
    221a:	54 e4       	ldi	r21, 0x44	; 68
    221c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2220:	dc 01       	movw	r26, r24
    2222:	cb 01       	movw	r24, r22
    2224:	8b a3       	std	Y+35, r24	; 0x23
    2226:	9c a3       	std	Y+36, r25	; 0x24
    2228:	ad a3       	std	Y+37, r26	; 0x25
    222a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    222c:	6b a1       	ldd	r22, Y+35	; 0x23
    222e:	7c a1       	ldd	r23, Y+36	; 0x24
    2230:	8d a1       	ldd	r24, Y+37	; 0x25
    2232:	9e a1       	ldd	r25, Y+38	; 0x26
    2234:	20 e0       	ldi	r18, 0x00	; 0
    2236:	30 e0       	ldi	r19, 0x00	; 0
    2238:	40 e8       	ldi	r20, 0x80	; 128
    223a:	5f e3       	ldi	r21, 0x3F	; 63
    223c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2240:	88 23       	and	r24, r24
    2242:	2c f4       	brge	.+10     	; 0x224e <HLCD_vInit+0x28c>
		__ticks = 1;
    2244:	81 e0       	ldi	r24, 0x01	; 1
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	9a a3       	std	Y+34, r25	; 0x22
    224a:	89 a3       	std	Y+33, r24	; 0x21
    224c:	3f c0       	rjmp	.+126    	; 0x22cc <HLCD_vInit+0x30a>
	else if (__tmp > 65535)
    224e:	6b a1       	ldd	r22, Y+35	; 0x23
    2250:	7c a1       	ldd	r23, Y+36	; 0x24
    2252:	8d a1       	ldd	r24, Y+37	; 0x25
    2254:	9e a1       	ldd	r25, Y+38	; 0x26
    2256:	20 e0       	ldi	r18, 0x00	; 0
    2258:	3f ef       	ldi	r19, 0xFF	; 255
    225a:	4f e7       	ldi	r20, 0x7F	; 127
    225c:	57 e4       	ldi	r21, 0x47	; 71
    225e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2262:	18 16       	cp	r1, r24
    2264:	4c f5       	brge	.+82     	; 0x22b8 <HLCD_vInit+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2266:	6f a1       	ldd	r22, Y+39	; 0x27
    2268:	78 a5       	ldd	r23, Y+40	; 0x28
    226a:	89 a5       	ldd	r24, Y+41	; 0x29
    226c:	9a a5       	ldd	r25, Y+42	; 0x2a
    226e:	20 e0       	ldi	r18, 0x00	; 0
    2270:	30 e0       	ldi	r19, 0x00	; 0
    2272:	40 e2       	ldi	r20, 0x20	; 32
    2274:	51 e4       	ldi	r21, 0x41	; 65
    2276:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    227a:	dc 01       	movw	r26, r24
    227c:	cb 01       	movw	r24, r22
    227e:	bc 01       	movw	r22, r24
    2280:	cd 01       	movw	r24, r26
    2282:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2286:	dc 01       	movw	r26, r24
    2288:	cb 01       	movw	r24, r22
    228a:	9a a3       	std	Y+34, r25	; 0x22
    228c:	89 a3       	std	Y+33, r24	; 0x21
    228e:	0f c0       	rjmp	.+30     	; 0x22ae <HLCD_vInit+0x2ec>
    2290:	88 ec       	ldi	r24, 0xC8	; 200
    2292:	90 e0       	ldi	r25, 0x00	; 0
    2294:	98 a3       	std	Y+32, r25	; 0x20
    2296:	8f 8f       	std	Y+31, r24	; 0x1f
    2298:	8f 8d       	ldd	r24, Y+31	; 0x1f
    229a:	98 a1       	ldd	r25, Y+32	; 0x20
    229c:	01 97       	sbiw	r24, 0x01	; 1
    229e:	f1 f7       	brne	.-4      	; 0x229c <HLCD_vInit+0x2da>
    22a0:	98 a3       	std	Y+32, r25	; 0x20
    22a2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22a4:	89 a1       	ldd	r24, Y+33	; 0x21
    22a6:	9a a1       	ldd	r25, Y+34	; 0x22
    22a8:	01 97       	sbiw	r24, 0x01	; 1
    22aa:	9a a3       	std	Y+34, r25	; 0x22
    22ac:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22ae:	89 a1       	ldd	r24, Y+33	; 0x21
    22b0:	9a a1       	ldd	r25, Y+34	; 0x22
    22b2:	00 97       	sbiw	r24, 0x00	; 0
    22b4:	69 f7       	brne	.-38     	; 0x2290 <HLCD_vInit+0x2ce>
    22b6:	14 c0       	rjmp	.+40     	; 0x22e0 <HLCD_vInit+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22b8:	6b a1       	ldd	r22, Y+35	; 0x23
    22ba:	7c a1       	ldd	r23, Y+36	; 0x24
    22bc:	8d a1       	ldd	r24, Y+37	; 0x25
    22be:	9e a1       	ldd	r25, Y+38	; 0x26
    22c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22c4:	dc 01       	movw	r26, r24
    22c6:	cb 01       	movw	r24, r22
    22c8:	9a a3       	std	Y+34, r25	; 0x22
    22ca:	89 a3       	std	Y+33, r24	; 0x21
    22cc:	89 a1       	ldd	r24, Y+33	; 0x21
    22ce:	9a a1       	ldd	r25, Y+34	; 0x22
    22d0:	9e 8f       	std	Y+30, r25	; 0x1e
    22d2:	8d 8f       	std	Y+29, r24	; 0x1d
    22d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    22d6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    22d8:	01 97       	sbiw	r24, 0x01	; 1
    22da:	f1 f7       	brne	.-4      	; 0x22d8 <HLCD_vInit+0x316>
    22dc:	9e 8f       	std	Y+30, r25	; 0x1e
    22de:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	HLCD_vSendCommand(0b00000001);
    22e0:	81 e0       	ldi	r24, 0x01	; 1
    22e2:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>
    22e6:	80 e0       	ldi	r24, 0x00	; 0
    22e8:	90 e0       	ldi	r25, 0x00	; 0
    22ea:	a0 e4       	ldi	r26, 0x40	; 64
    22ec:	b0 e4       	ldi	r27, 0x40	; 64
    22ee:	89 8f       	std	Y+25, r24	; 0x19
    22f0:	9a 8f       	std	Y+26, r25	; 0x1a
    22f2:	ab 8f       	std	Y+27, r26	; 0x1b
    22f4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22f6:	69 8d       	ldd	r22, Y+25	; 0x19
    22f8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    22fa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    22fc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    22fe:	20 e0       	ldi	r18, 0x00	; 0
    2300:	30 e0       	ldi	r19, 0x00	; 0
    2302:	4a ef       	ldi	r20, 0xFA	; 250
    2304:	54 e4       	ldi	r21, 0x44	; 68
    2306:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    230a:	dc 01       	movw	r26, r24
    230c:	cb 01       	movw	r24, r22
    230e:	8d 8b       	std	Y+21, r24	; 0x15
    2310:	9e 8b       	std	Y+22, r25	; 0x16
    2312:	af 8b       	std	Y+23, r26	; 0x17
    2314:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2316:	6d 89       	ldd	r22, Y+21	; 0x15
    2318:	7e 89       	ldd	r23, Y+22	; 0x16
    231a:	8f 89       	ldd	r24, Y+23	; 0x17
    231c:	98 8d       	ldd	r25, Y+24	; 0x18
    231e:	20 e0       	ldi	r18, 0x00	; 0
    2320:	30 e0       	ldi	r19, 0x00	; 0
    2322:	40 e8       	ldi	r20, 0x80	; 128
    2324:	5f e3       	ldi	r21, 0x3F	; 63
    2326:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    232a:	88 23       	and	r24, r24
    232c:	2c f4       	brge	.+10     	; 0x2338 <HLCD_vInit+0x376>
		__ticks = 1;
    232e:	81 e0       	ldi	r24, 0x01	; 1
    2330:	90 e0       	ldi	r25, 0x00	; 0
    2332:	9c 8b       	std	Y+20, r25	; 0x14
    2334:	8b 8b       	std	Y+19, r24	; 0x13
    2336:	3f c0       	rjmp	.+126    	; 0x23b6 <HLCD_vInit+0x3f4>
	else if (__tmp > 65535)
    2338:	6d 89       	ldd	r22, Y+21	; 0x15
    233a:	7e 89       	ldd	r23, Y+22	; 0x16
    233c:	8f 89       	ldd	r24, Y+23	; 0x17
    233e:	98 8d       	ldd	r25, Y+24	; 0x18
    2340:	20 e0       	ldi	r18, 0x00	; 0
    2342:	3f ef       	ldi	r19, 0xFF	; 255
    2344:	4f e7       	ldi	r20, 0x7F	; 127
    2346:	57 e4       	ldi	r21, 0x47	; 71
    2348:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    234c:	18 16       	cp	r1, r24
    234e:	4c f5       	brge	.+82     	; 0x23a2 <HLCD_vInit+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2350:	69 8d       	ldd	r22, Y+25	; 0x19
    2352:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2354:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2356:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2358:	20 e0       	ldi	r18, 0x00	; 0
    235a:	30 e0       	ldi	r19, 0x00	; 0
    235c:	40 e2       	ldi	r20, 0x20	; 32
    235e:	51 e4       	ldi	r21, 0x41	; 65
    2360:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2364:	dc 01       	movw	r26, r24
    2366:	cb 01       	movw	r24, r22
    2368:	bc 01       	movw	r22, r24
    236a:	cd 01       	movw	r24, r26
    236c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2370:	dc 01       	movw	r26, r24
    2372:	cb 01       	movw	r24, r22
    2374:	9c 8b       	std	Y+20, r25	; 0x14
    2376:	8b 8b       	std	Y+19, r24	; 0x13
    2378:	0f c0       	rjmp	.+30     	; 0x2398 <HLCD_vInit+0x3d6>
    237a:	88 ec       	ldi	r24, 0xC8	; 200
    237c:	90 e0       	ldi	r25, 0x00	; 0
    237e:	9a 8b       	std	Y+18, r25	; 0x12
    2380:	89 8b       	std	Y+17, r24	; 0x11
    2382:	89 89       	ldd	r24, Y+17	; 0x11
    2384:	9a 89       	ldd	r25, Y+18	; 0x12
    2386:	01 97       	sbiw	r24, 0x01	; 1
    2388:	f1 f7       	brne	.-4      	; 0x2386 <HLCD_vInit+0x3c4>
    238a:	9a 8b       	std	Y+18, r25	; 0x12
    238c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    238e:	8b 89       	ldd	r24, Y+19	; 0x13
    2390:	9c 89       	ldd	r25, Y+20	; 0x14
    2392:	01 97       	sbiw	r24, 0x01	; 1
    2394:	9c 8b       	std	Y+20, r25	; 0x14
    2396:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2398:	8b 89       	ldd	r24, Y+19	; 0x13
    239a:	9c 89       	ldd	r25, Y+20	; 0x14
    239c:	00 97       	sbiw	r24, 0x00	; 0
    239e:	69 f7       	brne	.-38     	; 0x237a <HLCD_vInit+0x3b8>
    23a0:	14 c0       	rjmp	.+40     	; 0x23ca <HLCD_vInit+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23a2:	6d 89       	ldd	r22, Y+21	; 0x15
    23a4:	7e 89       	ldd	r23, Y+22	; 0x16
    23a6:	8f 89       	ldd	r24, Y+23	; 0x17
    23a8:	98 8d       	ldd	r25, Y+24	; 0x18
    23aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23ae:	dc 01       	movw	r26, r24
    23b0:	cb 01       	movw	r24, r22
    23b2:	9c 8b       	std	Y+20, r25	; 0x14
    23b4:	8b 8b       	std	Y+19, r24	; 0x13
    23b6:	8b 89       	ldd	r24, Y+19	; 0x13
    23b8:	9c 89       	ldd	r25, Y+20	; 0x14
    23ba:	98 8b       	std	Y+16, r25	; 0x10
    23bc:	8f 87       	std	Y+15, r24	; 0x0f
    23be:	8f 85       	ldd	r24, Y+15	; 0x0f
    23c0:	98 89       	ldd	r25, Y+16	; 0x10
    23c2:	01 97       	sbiw	r24, 0x01	; 1
    23c4:	f1 f7       	brne	.-4      	; 0x23c2 <HLCD_vInit+0x400>
    23c6:	98 8b       	std	Y+16, r25	; 0x10
    23c8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(3);
	HLCD_vSendCommand(0b00000110);
    23ca:	86 e0       	ldi	r24, 0x06	; 6
    23cc:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>
    23d0:	80 e0       	ldi	r24, 0x00	; 0
    23d2:	90 e0       	ldi	r25, 0x00	; 0
    23d4:	a0 e8       	ldi	r26, 0x80	; 128
    23d6:	bf e3       	ldi	r27, 0x3F	; 63
    23d8:	8b 87       	std	Y+11, r24	; 0x0b
    23da:	9c 87       	std	Y+12, r25	; 0x0c
    23dc:	ad 87       	std	Y+13, r26	; 0x0d
    23de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    23e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    23e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    23e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    23e8:	20 e0       	ldi	r18, 0x00	; 0
    23ea:	30 e0       	ldi	r19, 0x00	; 0
    23ec:	4a ef       	ldi	r20, 0xFA	; 250
    23ee:	54 e4       	ldi	r21, 0x44	; 68
    23f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23f4:	dc 01       	movw	r26, r24
    23f6:	cb 01       	movw	r24, r22
    23f8:	8f 83       	std	Y+7, r24	; 0x07
    23fa:	98 87       	std	Y+8, r25	; 0x08
    23fc:	a9 87       	std	Y+9, r26	; 0x09
    23fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2400:	6f 81       	ldd	r22, Y+7	; 0x07
    2402:	78 85       	ldd	r23, Y+8	; 0x08
    2404:	89 85       	ldd	r24, Y+9	; 0x09
    2406:	9a 85       	ldd	r25, Y+10	; 0x0a
    2408:	20 e0       	ldi	r18, 0x00	; 0
    240a:	30 e0       	ldi	r19, 0x00	; 0
    240c:	40 e8       	ldi	r20, 0x80	; 128
    240e:	5f e3       	ldi	r21, 0x3F	; 63
    2410:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2414:	88 23       	and	r24, r24
    2416:	2c f4       	brge	.+10     	; 0x2422 <HLCD_vInit+0x460>
		__ticks = 1;
    2418:	81 e0       	ldi	r24, 0x01	; 1
    241a:	90 e0       	ldi	r25, 0x00	; 0
    241c:	9e 83       	std	Y+6, r25	; 0x06
    241e:	8d 83       	std	Y+5, r24	; 0x05
    2420:	3f c0       	rjmp	.+126    	; 0x24a0 <HLCD_vInit+0x4de>
	else if (__tmp > 65535)
    2422:	6f 81       	ldd	r22, Y+7	; 0x07
    2424:	78 85       	ldd	r23, Y+8	; 0x08
    2426:	89 85       	ldd	r24, Y+9	; 0x09
    2428:	9a 85       	ldd	r25, Y+10	; 0x0a
    242a:	20 e0       	ldi	r18, 0x00	; 0
    242c:	3f ef       	ldi	r19, 0xFF	; 255
    242e:	4f e7       	ldi	r20, 0x7F	; 127
    2430:	57 e4       	ldi	r21, 0x47	; 71
    2432:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2436:	18 16       	cp	r1, r24
    2438:	4c f5       	brge	.+82     	; 0x248c <HLCD_vInit+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    243a:	6b 85       	ldd	r22, Y+11	; 0x0b
    243c:	7c 85       	ldd	r23, Y+12	; 0x0c
    243e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2440:	9e 85       	ldd	r25, Y+14	; 0x0e
    2442:	20 e0       	ldi	r18, 0x00	; 0
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	40 e2       	ldi	r20, 0x20	; 32
    2448:	51 e4       	ldi	r21, 0x41	; 65
    244a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    244e:	dc 01       	movw	r26, r24
    2450:	cb 01       	movw	r24, r22
    2452:	bc 01       	movw	r22, r24
    2454:	cd 01       	movw	r24, r26
    2456:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    245a:	dc 01       	movw	r26, r24
    245c:	cb 01       	movw	r24, r22
    245e:	9e 83       	std	Y+6, r25	; 0x06
    2460:	8d 83       	std	Y+5, r24	; 0x05
    2462:	0f c0       	rjmp	.+30     	; 0x2482 <HLCD_vInit+0x4c0>
    2464:	88 ec       	ldi	r24, 0xC8	; 200
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	9c 83       	std	Y+4, r25	; 0x04
    246a:	8b 83       	std	Y+3, r24	; 0x03
    246c:	8b 81       	ldd	r24, Y+3	; 0x03
    246e:	9c 81       	ldd	r25, Y+4	; 0x04
    2470:	01 97       	sbiw	r24, 0x01	; 1
    2472:	f1 f7       	brne	.-4      	; 0x2470 <HLCD_vInit+0x4ae>
    2474:	9c 83       	std	Y+4, r25	; 0x04
    2476:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2478:	8d 81       	ldd	r24, Y+5	; 0x05
    247a:	9e 81       	ldd	r25, Y+6	; 0x06
    247c:	01 97       	sbiw	r24, 0x01	; 1
    247e:	9e 83       	std	Y+6, r25	; 0x06
    2480:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2482:	8d 81       	ldd	r24, Y+5	; 0x05
    2484:	9e 81       	ldd	r25, Y+6	; 0x06
    2486:	00 97       	sbiw	r24, 0x00	; 0
    2488:	69 f7       	brne	.-38     	; 0x2464 <HLCD_vInit+0x4a2>
    248a:	14 c0       	rjmp	.+40     	; 0x24b4 <HLCD_vInit+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    248c:	6f 81       	ldd	r22, Y+7	; 0x07
    248e:	78 85       	ldd	r23, Y+8	; 0x08
    2490:	89 85       	ldd	r24, Y+9	; 0x09
    2492:	9a 85       	ldd	r25, Y+10	; 0x0a
    2494:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2498:	dc 01       	movw	r26, r24
    249a:	cb 01       	movw	r24, r22
    249c:	9e 83       	std	Y+6, r25	; 0x06
    249e:	8d 83       	std	Y+5, r24	; 0x05
    24a0:	8d 81       	ldd	r24, Y+5	; 0x05
    24a2:	9e 81       	ldd	r25, Y+6	; 0x06
    24a4:	9a 83       	std	Y+2, r25	; 0x02
    24a6:	89 83       	std	Y+1, r24	; 0x01
    24a8:	89 81       	ldd	r24, Y+1	; 0x01
    24aa:	9a 81       	ldd	r25, Y+2	; 0x02
    24ac:	01 97       	sbiw	r24, 0x01	; 1
    24ae:	f1 f7       	brne	.-4      	; 0x24ac <HLCD_vInit+0x4ea>
    24b0:	9a 83       	std	Y+2, r25	; 0x02
    24b2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    24b4:	ca 5b       	subi	r28, 0xBA	; 186
    24b6:	df 4f       	sbci	r29, 0xFF	; 255
    24b8:	0f b6       	in	r0, 0x3f	; 63
    24ba:	f8 94       	cli
    24bc:	de bf       	out	0x3e, r29	; 62
    24be:	0f be       	out	0x3f, r0	; 63
    24c0:	cd bf       	out	0x3d, r28	; 61
    24c2:	cf 91       	pop	r28
    24c4:	df 91       	pop	r29
    24c6:	1f 91       	pop	r17
    24c8:	0f 91       	pop	r16
    24ca:	08 95       	ret

000024cc <HLCD_vPrintString>:
void HLCD_vPrintString(u8 A_u8string[])
{
    24cc:	df 93       	push	r29
    24ce:	cf 93       	push	r28
    24d0:	00 d0       	rcall	.+0      	; 0x24d2 <HLCD_vPrintString+0x6>
    24d2:	0f 92       	push	r0
    24d4:	cd b7       	in	r28, 0x3d	; 61
    24d6:	de b7       	in	r29, 0x3e	; 62
    24d8:	9b 83       	std	Y+3, r25	; 0x03
    24da:	8a 83       	std	Y+2, r24	; 0x02

	for (u8 L_u8i =0 ; A_u8string[L_u8i] !='\0' ;L_u8i++)
    24dc:	19 82       	std	Y+1, r1	; 0x01
    24de:	0e c0       	rjmp	.+28     	; 0x24fc <HLCD_vPrintString+0x30>
	{
		HLCD_vSendChar(A_u8string[L_u8i]);
    24e0:	89 81       	ldd	r24, Y+1	; 0x01
    24e2:	28 2f       	mov	r18, r24
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	8a 81       	ldd	r24, Y+2	; 0x02
    24e8:	9b 81       	ldd	r25, Y+3	; 0x03
    24ea:	fc 01       	movw	r30, r24
    24ec:	e2 0f       	add	r30, r18
    24ee:	f3 1f       	adc	r31, r19
    24f0:	80 81       	ld	r24, Z
    24f2:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <HLCD_vSendChar>

}
void HLCD_vPrintString(u8 A_u8string[])
{

	for (u8 L_u8i =0 ; A_u8string[L_u8i] !='\0' ;L_u8i++)
    24f6:	89 81       	ldd	r24, Y+1	; 0x01
    24f8:	8f 5f       	subi	r24, 0xFF	; 255
    24fa:	89 83       	std	Y+1, r24	; 0x01
    24fc:	89 81       	ldd	r24, Y+1	; 0x01
    24fe:	28 2f       	mov	r18, r24
    2500:	30 e0       	ldi	r19, 0x00	; 0
    2502:	8a 81       	ldd	r24, Y+2	; 0x02
    2504:	9b 81       	ldd	r25, Y+3	; 0x03
    2506:	fc 01       	movw	r30, r24
    2508:	e2 0f       	add	r30, r18
    250a:	f3 1f       	adc	r31, r19
    250c:	80 81       	ld	r24, Z
    250e:	88 23       	and	r24, r24
    2510:	39 f7       	brne	.-50     	; 0x24e0 <HLCD_vPrintString+0x14>
		HLCD_vSendChar(A_u8string[L_u8i]);

	}


}
    2512:	0f 90       	pop	r0
    2514:	0f 90       	pop	r0
    2516:	0f 90       	pop	r0
    2518:	cf 91       	pop	r28
    251a:	df 91       	pop	r29
    251c:	08 95       	ret

0000251e <HLCD_vPrintNumber>:

void HLCD_vPrintNumber(s32 A_s32Number)
{
    251e:	0f 93       	push	r16
    2520:	1f 93       	push	r17
    2522:	df 93       	push	r29
    2524:	cf 93       	push	r28
    2526:	cd b7       	in	r28, 0x3d	; 61
    2528:	de b7       	in	r29, 0x3e	; 62
    252a:	60 97       	sbiw	r28, 0x10	; 16
    252c:	0f b6       	in	r0, 0x3f	; 63
    252e:	f8 94       	cli
    2530:	de bf       	out	0x3e, r29	; 62
    2532:	0f be       	out	0x3f, r0	; 63
    2534:	cd bf       	out	0x3d, r28	; 61
    2536:	6d 87       	std	Y+13, r22	; 0x0d
    2538:	7e 87       	std	Y+14, r23	; 0x0e
    253a:	8f 87       	std	Y+15, r24	; 0x0f
    253c:	98 8b       	std	Y+16, r25	; 0x10
	u8 L_u8Digits[10]={0};
    253e:	8a e0       	ldi	r24, 0x0A	; 10
    2540:	fe 01       	movw	r30, r28
    2542:	33 96       	adiw	r30, 0x03	; 3
    2544:	df 01       	movw	r26, r30
    2546:	98 2f       	mov	r25, r24
    2548:	1d 92       	st	X+, r1
    254a:	9a 95       	dec	r25
    254c:	e9 f7       	brne	.-6      	; 0x2548 <HLCD_vPrintNumber+0x2a>

	u8 L_u8Counter=0;
    254e:	1a 82       	std	Y+2, r1	; 0x02
    2550:	2e c0       	rjmp	.+92     	; 0x25ae <HLCD_vPrintNumber+0x90>
	//TODO zero at the right

	while( A_s32Number > 0)
	{

		L_u8Digits[L_u8Counter] = A_s32Number%10+'0';
    2552:	8a 81       	ldd	r24, Y+2	; 0x02
    2554:	08 2f       	mov	r16, r24
    2556:	10 e0       	ldi	r17, 0x00	; 0
    2558:	8d 85       	ldd	r24, Y+13	; 0x0d
    255a:	9e 85       	ldd	r25, Y+14	; 0x0e
    255c:	af 85       	ldd	r26, Y+15	; 0x0f
    255e:	b8 89       	ldd	r27, Y+16	; 0x10
    2560:	2a e0       	ldi	r18, 0x0A	; 10
    2562:	30 e0       	ldi	r19, 0x00	; 0
    2564:	40 e0       	ldi	r20, 0x00	; 0
    2566:	50 e0       	ldi	r21, 0x00	; 0
    2568:	bc 01       	movw	r22, r24
    256a:	cd 01       	movw	r24, r26
    256c:	0e 94 97 13 	call	0x272e	; 0x272e <__divmodsi4>
    2570:	dc 01       	movw	r26, r24
    2572:	cb 01       	movw	r24, r22
    2574:	28 2f       	mov	r18, r24
    2576:	20 5d       	subi	r18, 0xD0	; 208
    2578:	ce 01       	movw	r24, r28
    257a:	03 96       	adiw	r24, 0x03	; 3
    257c:	fc 01       	movw	r30, r24
    257e:	e0 0f       	add	r30, r16
    2580:	f1 1f       	adc	r31, r17
    2582:	20 83       	st	Z, r18
		L_u8Counter++;
    2584:	8a 81       	ldd	r24, Y+2	; 0x02
    2586:	8f 5f       	subi	r24, 0xFF	; 255
    2588:	8a 83       	std	Y+2, r24	; 0x02
		A_s32Number/=10;
    258a:	8d 85       	ldd	r24, Y+13	; 0x0d
    258c:	9e 85       	ldd	r25, Y+14	; 0x0e
    258e:	af 85       	ldd	r26, Y+15	; 0x0f
    2590:	b8 89       	ldd	r27, Y+16	; 0x10
    2592:	2a e0       	ldi	r18, 0x0A	; 10
    2594:	30 e0       	ldi	r19, 0x00	; 0
    2596:	40 e0       	ldi	r20, 0x00	; 0
    2598:	50 e0       	ldi	r21, 0x00	; 0
    259a:	bc 01       	movw	r22, r24
    259c:	cd 01       	movw	r24, r26
    259e:	0e 94 97 13 	call	0x272e	; 0x272e <__divmodsi4>
    25a2:	da 01       	movw	r26, r20
    25a4:	c9 01       	movw	r24, r18
    25a6:	8d 87       	std	Y+13, r24	; 0x0d
    25a8:	9e 87       	std	Y+14, r25	; 0x0e
    25aa:	af 87       	std	Y+15, r26	; 0x0f
    25ac:	b8 8b       	std	Y+16, r27	; 0x10
	u8 L_u8Counter=0;

	//TODO negative number
	//TODO zero at the right

	while( A_s32Number > 0)
    25ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    25b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    25b2:	af 85       	ldd	r26, Y+15	; 0x0f
    25b4:	b8 89       	ldd	r27, Y+16	; 0x10
    25b6:	18 16       	cp	r1, r24
    25b8:	19 06       	cpc	r1, r25
    25ba:	1a 06       	cpc	r1, r26
    25bc:	1b 06       	cpc	r1, r27
    25be:	4c f2       	brlt	.-110    	; 0x2552 <HLCD_vPrintNumber+0x34>
		L_u8Digits[L_u8Counter] = A_s32Number%10+'0';
		L_u8Counter++;
		A_s32Number/=10;
	}
	/* print array in reverese  */
	for(s8 L_s8PrintIndex=L_u8Counter-1; L_s8PrintIndex >= 0; L_s8PrintIndex-- )
    25c0:	8a 81       	ldd	r24, Y+2	; 0x02
    25c2:	81 50       	subi	r24, 0x01	; 1
    25c4:	89 83       	std	Y+1, r24	; 0x01
    25c6:	10 c0       	rjmp	.+32     	; 0x25e8 <HLCD_vPrintNumber+0xca>
	{
		HLCD_vSendChar(L_u8Digits[L_s8PrintIndex]);
    25c8:	89 81       	ldd	r24, Y+1	; 0x01
    25ca:	28 2f       	mov	r18, r24
    25cc:	33 27       	eor	r19, r19
    25ce:	27 fd       	sbrc	r18, 7
    25d0:	30 95       	com	r19
    25d2:	ce 01       	movw	r24, r28
    25d4:	03 96       	adiw	r24, 0x03	; 3
    25d6:	fc 01       	movw	r30, r24
    25d8:	e2 0f       	add	r30, r18
    25da:	f3 1f       	adc	r31, r19
    25dc:	80 81       	ld	r24, Z
    25de:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <HLCD_vSendChar>
		L_u8Digits[L_u8Counter] = A_s32Number%10+'0';
		L_u8Counter++;
		A_s32Number/=10;
	}
	/* print array in reverese  */
	for(s8 L_s8PrintIndex=L_u8Counter-1; L_s8PrintIndex >= 0; L_s8PrintIndex-- )
    25e2:	89 81       	ldd	r24, Y+1	; 0x01
    25e4:	81 50       	subi	r24, 0x01	; 1
    25e6:	89 83       	std	Y+1, r24	; 0x01
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	88 23       	and	r24, r24
    25ec:	6c f7       	brge	.-38     	; 0x25c8 <HLCD_vPrintNumber+0xaa>
	{
		HLCD_vSendChar(L_u8Digits[L_s8PrintIndex]);
	}
}
    25ee:	60 96       	adiw	r28, 0x10	; 16
    25f0:	0f b6       	in	r0, 0x3f	; 63
    25f2:	f8 94       	cli
    25f4:	de bf       	out	0x3e, r29	; 62
    25f6:	0f be       	out	0x3f, r0	; 63
    25f8:	cd bf       	out	0x3d, r28	; 61
    25fa:	cf 91       	pop	r28
    25fc:	df 91       	pop	r29
    25fe:	1f 91       	pop	r17
    2600:	0f 91       	pop	r16
    2602:	08 95       	ret

00002604 <HLCD_vSetCursorPosition>:

void HLCD_vSetCursorPosition(u8 A_u8LinePos,u8 A_u8LineNo)
{
    2604:	df 93       	push	r29
    2606:	cf 93       	push	r28
    2608:	00 d0       	rcall	.+0      	; 0x260a <HLCD_vSetCursorPosition+0x6>
    260a:	00 d0       	rcall	.+0      	; 0x260c <HLCD_vSetCursorPosition+0x8>
    260c:	cd b7       	in	r28, 0x3d	; 61
    260e:	de b7       	in	r29, 0x3e	; 62
    2610:	89 83       	std	Y+1, r24	; 0x01
    2612:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8LineNo)
    2614:	8a 81       	ldd	r24, Y+2	; 0x02
    2616:	28 2f       	mov	r18, r24
    2618:	30 e0       	ldi	r19, 0x00	; 0
    261a:	3c 83       	std	Y+4, r19	; 0x04
    261c:	2b 83       	std	Y+3, r18	; 0x03
    261e:	8b 81       	ldd	r24, Y+3	; 0x03
    2620:	9c 81       	ldd	r25, Y+4	; 0x04
    2622:	00 97       	sbiw	r24, 0x00	; 0
    2624:	31 f0       	breq	.+12     	; 0x2632 <HLCD_vSetCursorPosition+0x2e>
    2626:	2b 81       	ldd	r18, Y+3	; 0x03
    2628:	3c 81       	ldd	r19, Y+4	; 0x04
    262a:	21 30       	cpi	r18, 0x01	; 1
    262c:	31 05       	cpc	r19, r1
    262e:	31 f0       	breq	.+12     	; 0x263c <HLCD_vSetCursorPosition+0x38>
    2630:	17 c0       	rjmp	.+46     	; 0x2660 <HLCD_vSetCursorPosition+0x5c>
	{
	case LCD_LINE0:
		HLCD_vSendCommand(0x80+A_u8LinePos+0);
    2632:	89 81       	ldd	r24, Y+1	; 0x01
    2634:	80 58       	subi	r24, 0x80	; 128
    2636:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>
    263a:	12 c0       	rjmp	.+36     	; 0x2660 <HLCD_vSetCursorPosition+0x5c>
		break;
	case LCD_LINE1:
		HLCD_vSendCommand(0x80+A_u8LinePos+A_u8LineNo*64);
    263c:	8a 81       	ldd	r24, Y+2	; 0x02
    263e:	88 2f       	mov	r24, r24
    2640:	90 e0       	ldi	r25, 0x00	; 0
    2642:	00 24       	eor	r0, r0
    2644:	96 95       	lsr	r25
    2646:	87 95       	ror	r24
    2648:	07 94       	ror	r0
    264a:	96 95       	lsr	r25
    264c:	87 95       	ror	r24
    264e:	07 94       	ror	r0
    2650:	98 2f       	mov	r25, r24
    2652:	80 2d       	mov	r24, r0
    2654:	98 2f       	mov	r25, r24
    2656:	89 81       	ldd	r24, Y+1	; 0x01
    2658:	89 0f       	add	r24, r25
    265a:	80 58       	subi	r24, 0x80	; 128
    265c:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>





}
    2660:	0f 90       	pop	r0
    2662:	0f 90       	pop	r0
    2664:	0f 90       	pop	r0
    2666:	0f 90       	pop	r0
    2668:	cf 91       	pop	r28
    266a:	df 91       	pop	r29
    266c:	08 95       	ret

0000266e <HLCD_vSaveCustomChar>:

void HLCD_vSaveCustomChar(u8 A_u8CgramIndex,u8 A_u8CustomCharData[] )
{
    266e:	df 93       	push	r29
    2670:	cf 93       	push	r28
    2672:	00 d0       	rcall	.+0      	; 0x2674 <HLCD_vSaveCustomChar+0x6>
    2674:	00 d0       	rcall	.+0      	; 0x2676 <HLCD_vSaveCustomChar+0x8>
    2676:	cd b7       	in	r28, 0x3d	; 61
    2678:	de b7       	in	r29, 0x3e	; 62
    267a:	8a 83       	std	Y+2, r24	; 0x02
    267c:	7c 83       	std	Y+4, r23	; 0x04
    267e:	6b 83       	std	Y+3, r22	; 0x03
// 1  set cgram address

	HLCD_vSendCommand(0b01000000 + (A_u8CgramIndex*8) );
    2680:	8a 81       	ldd	r24, Y+2	; 0x02
    2682:	88 2f       	mov	r24, r24
    2684:	90 e0       	ldi	r25, 0x00	; 0
    2686:	08 96       	adiw	r24, 0x08	; 8
    2688:	88 0f       	add	r24, r24
    268a:	99 1f       	adc	r25, r25
    268c:	88 0f       	add	r24, r24
    268e:	99 1f       	adc	r25, r25
    2690:	88 0f       	add	r24, r24
    2692:	99 1f       	adc	r25, r25
    2694:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>
//2 send custom character data
	for (u8 L_u8Idx=0 ; L_u8Idx<8 ; L_u8Idx++)
    2698:	19 82       	std	Y+1, r1	; 0x01
    269a:	0e c0       	rjmp	.+28     	; 0x26b8 <HLCD_vSaveCustomChar+0x4a>
	{

		HLCD_vSendChar(A_u8CustomCharData[L_u8Idx]);
    269c:	89 81       	ldd	r24, Y+1	; 0x01
    269e:	28 2f       	mov	r18, r24
    26a0:	30 e0       	ldi	r19, 0x00	; 0
    26a2:	8b 81       	ldd	r24, Y+3	; 0x03
    26a4:	9c 81       	ldd	r25, Y+4	; 0x04
    26a6:	fc 01       	movw	r30, r24
    26a8:	e2 0f       	add	r30, r18
    26aa:	f3 1f       	adc	r31, r19
    26ac:	80 81       	ld	r24, Z
    26ae:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <HLCD_vSendChar>
{
// 1  set cgram address

	HLCD_vSendCommand(0b01000000 + (A_u8CgramIndex*8) );
//2 send custom character data
	for (u8 L_u8Idx=0 ; L_u8Idx<8 ; L_u8Idx++)
    26b2:	89 81       	ldd	r24, Y+1	; 0x01
    26b4:	8f 5f       	subi	r24, 0xFF	; 255
    26b6:	89 83       	std	Y+1, r24	; 0x01
    26b8:	89 81       	ldd	r24, Y+1	; 0x01
    26ba:	88 30       	cpi	r24, 0x08	; 8
    26bc:	78 f3       	brcs	.-34     	; 0x269c <HLCD_vSaveCustomChar+0x2e>
	{

		HLCD_vSendChar(A_u8CustomCharData[L_u8Idx]);
	}
	//3   set ddram address
	HLCD_vSendCommand(0x80);
    26be:	80 e8       	ldi	r24, 0x80	; 128
    26c0:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <HLCD_vSendCommand>

}
    26c4:	0f 90       	pop	r0
    26c6:	0f 90       	pop	r0
    26c8:	0f 90       	pop	r0
    26ca:	0f 90       	pop	r0
    26cc:	cf 91       	pop	r28
    26ce:	df 91       	pop	r29
    26d0:	08 95       	ret

000026d2 <HLCD_vDisplayCustomChar>:

void HLCD_vDisplayCustomChar(u8 A_u8CgramIndex)
{
    26d2:	df 93       	push	r29
    26d4:	cf 93       	push	r28
    26d6:	0f 92       	push	r0
    26d8:	cd b7       	in	r28, 0x3d	; 61
    26da:	de b7       	in	r29, 0x3e	; 62
    26dc:	89 83       	std	Y+1, r24	; 0x01
	if (A_u8CgramIndex >=0 && A_u8CgramIndex < 8)
    26de:	89 81       	ldd	r24, Y+1	; 0x01
    26e0:	88 30       	cpi	r24, 0x08	; 8
    26e2:	18 f4       	brcc	.+6      	; 0x26ea <HLCD_vDisplayCustomChar+0x18>
	{

		HLCD_vSendChar(A_u8CgramIndex);
    26e4:	89 81       	ldd	r24, Y+1	; 0x01
    26e6:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <HLCD_vSendChar>

	}

}
    26ea:	0f 90       	pop	r0
    26ec:	cf 91       	pop	r28
    26ee:	df 91       	pop	r29
    26f0:	08 95       	ret

000026f2 <main>:
#include "../LIB/STD_TYPES.h"
#include "../MCAL/DIO/DIO_int.h"
#include "../MCAL/SPI/SPI_int.h"

int main(void)
{
    26f2:	df 93       	push	r29
    26f4:	cf 93       	push	r28
    26f6:	0f 92       	push	r0
    26f8:	cd b7       	in	r28, 0x3d	; 61
    26fa:	de b7       	in	r29, 0x3e	; 62
	MDIO_vSetPinDIR(DIO_PORTA,DIO_PIN0,DIO_OUTPUT);
    26fc:	80 e0       	ldi	r24, 0x00	; 0
    26fe:	60 e0       	ldi	r22, 0x00	; 0
    2700:	41 e0       	ldi	r20, 0x01	; 1
    2702:	0e 94 0d 09 	call	0x121a	; 0x121a <MDIO_vSetPinDIR>
	MSPI_vInit();
    2706:	0e 94 55 08 	call	0x10aa	; 0x10aa <MSPI_vInit>
	MDIO_vSetPinVal(DIO_PORTA,DIO_PIN0,DIO_LOW);
    270a:	80 e0       	ldi	r24, 0x00	; 0
    270c:	60 e0       	ldi	r22, 0x00	; 0
    270e:	40 e0       	ldi	r20, 0x00	; 0
    2710:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>

	u8 c;
	c=MSPI_u8Transmit__receive('M');
    2714:	8d e4       	ldi	r24, 0x4D	; 77
    2716:	0e 94 73 08 	call	0x10e6	; 0x10e6 <MSPI_u8Transmit__receive>
    271a:	89 83       	std	Y+1, r24	; 0x01




	if (c=='M')
    271c:	89 81       	ldd	r24, Y+1	; 0x01
    271e:	8d 34       	cpi	r24, 0x4D	; 77
    2720:	29 f4       	brne	.+10     	; 0x272c <main+0x3a>
	{
		MDIO_vSetPinVal(DIO_PORTA,DIO_PIN0,DIO_HIGH);
    2722:	80 e0       	ldi	r24, 0x00	; 0
    2724:	60 e0       	ldi	r22, 0x00	; 0
    2726:	41 e0       	ldi	r20, 0x01	; 1
    2728:	0e 94 12 0a 	call	0x1424	; 0x1424 <MDIO_vSetPinVal>
    272c:	ff cf       	rjmp	.-2      	; 0x272c <main+0x3a>

0000272e <__divmodsi4>:
    272e:	97 fb       	bst	r25, 7
    2730:	09 2e       	mov	r0, r25
    2732:	05 26       	eor	r0, r21
    2734:	0e d0       	rcall	.+28     	; 0x2752 <__divmodsi4_neg1>
    2736:	57 fd       	sbrc	r21, 7
    2738:	04 d0       	rcall	.+8      	; 0x2742 <__divmodsi4_neg2>
    273a:	14 d0       	rcall	.+40     	; 0x2764 <__udivmodsi4>
    273c:	0a d0       	rcall	.+20     	; 0x2752 <__divmodsi4_neg1>
    273e:	00 1c       	adc	r0, r0
    2740:	38 f4       	brcc	.+14     	; 0x2750 <__divmodsi4_exit>

00002742 <__divmodsi4_neg2>:
    2742:	50 95       	com	r21
    2744:	40 95       	com	r20
    2746:	30 95       	com	r19
    2748:	21 95       	neg	r18
    274a:	3f 4f       	sbci	r19, 0xFF	; 255
    274c:	4f 4f       	sbci	r20, 0xFF	; 255
    274e:	5f 4f       	sbci	r21, 0xFF	; 255

00002750 <__divmodsi4_exit>:
    2750:	08 95       	ret

00002752 <__divmodsi4_neg1>:
    2752:	f6 f7       	brtc	.-4      	; 0x2750 <__divmodsi4_exit>
    2754:	90 95       	com	r25
    2756:	80 95       	com	r24
    2758:	70 95       	com	r23
    275a:	61 95       	neg	r22
    275c:	7f 4f       	sbci	r23, 0xFF	; 255
    275e:	8f 4f       	sbci	r24, 0xFF	; 255
    2760:	9f 4f       	sbci	r25, 0xFF	; 255
    2762:	08 95       	ret

00002764 <__udivmodsi4>:
    2764:	a1 e2       	ldi	r26, 0x21	; 33
    2766:	1a 2e       	mov	r1, r26
    2768:	aa 1b       	sub	r26, r26
    276a:	bb 1b       	sub	r27, r27
    276c:	fd 01       	movw	r30, r26
    276e:	0d c0       	rjmp	.+26     	; 0x278a <__udivmodsi4_ep>

00002770 <__udivmodsi4_loop>:
    2770:	aa 1f       	adc	r26, r26
    2772:	bb 1f       	adc	r27, r27
    2774:	ee 1f       	adc	r30, r30
    2776:	ff 1f       	adc	r31, r31
    2778:	a2 17       	cp	r26, r18
    277a:	b3 07       	cpc	r27, r19
    277c:	e4 07       	cpc	r30, r20
    277e:	f5 07       	cpc	r31, r21
    2780:	20 f0       	brcs	.+8      	; 0x278a <__udivmodsi4_ep>
    2782:	a2 1b       	sub	r26, r18
    2784:	b3 0b       	sbc	r27, r19
    2786:	e4 0b       	sbc	r30, r20
    2788:	f5 0b       	sbc	r31, r21

0000278a <__udivmodsi4_ep>:
    278a:	66 1f       	adc	r22, r22
    278c:	77 1f       	adc	r23, r23
    278e:	88 1f       	adc	r24, r24
    2790:	99 1f       	adc	r25, r25
    2792:	1a 94       	dec	r1
    2794:	69 f7       	brne	.-38     	; 0x2770 <__udivmodsi4_loop>
    2796:	60 95       	com	r22
    2798:	70 95       	com	r23
    279a:	80 95       	com	r24
    279c:	90 95       	com	r25
    279e:	9b 01       	movw	r18, r22
    27a0:	ac 01       	movw	r20, r24
    27a2:	bd 01       	movw	r22, r26
    27a4:	cf 01       	movw	r24, r30
    27a6:	08 95       	ret

000027a8 <__prologue_saves__>:
    27a8:	2f 92       	push	r2
    27aa:	3f 92       	push	r3
    27ac:	4f 92       	push	r4
    27ae:	5f 92       	push	r5
    27b0:	6f 92       	push	r6
    27b2:	7f 92       	push	r7
    27b4:	8f 92       	push	r8
    27b6:	9f 92       	push	r9
    27b8:	af 92       	push	r10
    27ba:	bf 92       	push	r11
    27bc:	cf 92       	push	r12
    27be:	df 92       	push	r13
    27c0:	ef 92       	push	r14
    27c2:	ff 92       	push	r15
    27c4:	0f 93       	push	r16
    27c6:	1f 93       	push	r17
    27c8:	cf 93       	push	r28
    27ca:	df 93       	push	r29
    27cc:	cd b7       	in	r28, 0x3d	; 61
    27ce:	de b7       	in	r29, 0x3e	; 62
    27d0:	ca 1b       	sub	r28, r26
    27d2:	db 0b       	sbc	r29, r27
    27d4:	0f b6       	in	r0, 0x3f	; 63
    27d6:	f8 94       	cli
    27d8:	de bf       	out	0x3e, r29	; 62
    27da:	0f be       	out	0x3f, r0	; 63
    27dc:	cd bf       	out	0x3d, r28	; 61
    27de:	09 94       	ijmp

000027e0 <__epilogue_restores__>:
    27e0:	2a 88       	ldd	r2, Y+18	; 0x12
    27e2:	39 88       	ldd	r3, Y+17	; 0x11
    27e4:	48 88       	ldd	r4, Y+16	; 0x10
    27e6:	5f 84       	ldd	r5, Y+15	; 0x0f
    27e8:	6e 84       	ldd	r6, Y+14	; 0x0e
    27ea:	7d 84       	ldd	r7, Y+13	; 0x0d
    27ec:	8c 84       	ldd	r8, Y+12	; 0x0c
    27ee:	9b 84       	ldd	r9, Y+11	; 0x0b
    27f0:	aa 84       	ldd	r10, Y+10	; 0x0a
    27f2:	b9 84       	ldd	r11, Y+9	; 0x09
    27f4:	c8 84       	ldd	r12, Y+8	; 0x08
    27f6:	df 80       	ldd	r13, Y+7	; 0x07
    27f8:	ee 80       	ldd	r14, Y+6	; 0x06
    27fa:	fd 80       	ldd	r15, Y+5	; 0x05
    27fc:	0c 81       	ldd	r16, Y+4	; 0x04
    27fe:	1b 81       	ldd	r17, Y+3	; 0x03
    2800:	aa 81       	ldd	r26, Y+2	; 0x02
    2802:	b9 81       	ldd	r27, Y+1	; 0x01
    2804:	ce 0f       	add	r28, r30
    2806:	d1 1d       	adc	r29, r1
    2808:	0f b6       	in	r0, 0x3f	; 63
    280a:	f8 94       	cli
    280c:	de bf       	out	0x3e, r29	; 62
    280e:	0f be       	out	0x3f, r0	; 63
    2810:	cd bf       	out	0x3d, r28	; 61
    2812:	ed 01       	movw	r28, r26
    2814:	08 95       	ret

00002816 <_exit>:
    2816:	f8 94       	cli

00002818 <__stop_program>:
    2818:	ff cf       	rjmp	.-2      	; 0x2818 <__stop_program>
