
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000083f8  08000000  0c000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  080083f8  0c0083f8  000183f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  3 .ram_code     00000000  10000800  10000800  00020878  2**0
                  CONTENTS
  4 PSRAM_DATA    00000000  10000800  10000800  00020878  2**0
                  CONTENTS
  5 PSRAM_BSS     00000000  10000800  10000800  00020878  2**0
                  CONTENTS
  6 .data         00000878  20000000  0c008400  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000738  20000878  0c008c78  00020878  2**2
                  ALLOC
  8 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  9 DSRAM2_DATA   00000000  30000000  30000000  00020878  2**0
                  CONTENTS
 10 DSRAM2_BSS    00000e00  30000000  0c008c78  00030000  2**2
                  ALLOC
 11 .debug_aranges 00000ad8  00000000  00000000  00020878  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00023292  00000000  00000000  00021350  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000032c2  00000000  00000000  000445e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b0c1  00000000  00000000  000478a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002fac  00000000  00000000  00052968  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00086a9a  00000000  00000000  00055914  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00005976  00000000  00000000  000dc3ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000990  00000000  00000000  000e1d24  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .build_attributes 00000758  00000000  00000000  000e26b4  2**0
                  CONTENTS, READONLY
 20 .debug_macro  0001d4b2  00000000  00000000  000e2e0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 d5 09 00 08     ................
 8000010:	0f 0b 00 08 db 09 00 08 e1 09 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	85 07 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

/* ================== START OF VECTOR ROUTINES ============================= */
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>

	.align	1
    .thumb
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)

 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c008400 	.word	0x0c008400
 800024c:	20000000 	.word	0x20000000
 8000250:	00000878 	.word	0x00000878
 8000254:	0c008c78 	.word	0x0c008c78
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c008400 	.word	0x0c008400
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c008400 	.word	0x0c008400
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000878 	.word	0x20000878
 800027c:	00000738 	.word	0x00000738
 8000280:	30000000 	.word	0x30000000
 8000284:	00000e00 	.word	0x00000e00
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
/* ================== START OF VECTOR ROUTINES ============================= */
 8000290:	10000800 	.word	0x10000800
    .thumb
 8000294:	08006d65 	.word	0x08006d65
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
    ldr  r0, =__libc_init_array
 80002a8:	080071dd 	.word	0x080071dd
    ldr  r0, =main
 80002ac:	080004e5 	.word	0x080004e5

080002b0 <CAN0_0_IRQHandler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <CAN0_0_IRQHandler>

080002b2 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 80002b2:	b480      	push	{r7}
 80002b4:	b083      	sub	sp, #12
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	6078      	str	r0, [r7, #4]
 80002ba:	460b      	mov	r3, r1
 80002bc:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC |= ((uint32_t) 1) << slice_number;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	68da      	ldr	r2, [r3, #12]
 80002c2:	78fb      	ldrb	r3, [r7, #3]
 80002c4:	2101      	movs	r1, #1
 80002c6:	fa01 f303 	lsl.w	r3, r1, r3
 80002ca:	431a      	orrs	r2, r3
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	60da      	str	r2, [r3, #12]
}
 80002d0:	bf00      	nop
 80002d2:	370c      	adds	r7, #12
 80002d4:	46bd      	mov	sp, r7
 80002d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002da:	4770      	bx	lr

080002dc <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	2201      	movs	r2, #1
 80002e8:	60da      	str	r2, [r3, #12]
}
 80002ea:	bf00      	nop
 80002ec:	370c      	adds	r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr

080002f6 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 80002f6:	b480      	push	{r7}
 80002f8:	b083      	sub	sp, #12
 80002fa:	af00      	add	r7, sp, #0
 80002fc:	6078      	str	r0, [r7, #4]
 80002fe:	460b      	mov	r3, r1
 8000300:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8000302:	887a      	ldrh	r2, [r7, #2]
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr

08000314 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8000314:	b480      	push	{r7}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
 800031c:	460b      	mov	r3, r1
 800031e:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8000320:	887a      	ldrh	r2, [r7, #2]
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000326:	bf00      	nop
 8000328:	370c      	adds	r7, #12
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr

08000332 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8000332:	b480      	push	{r7}
 8000334:	b083      	sub	sp, #12
 8000336:	af00      	add	r7, sp, #0
 8000338:	6078      	str	r0, [r7, #4]
 800033a:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	683a      	ldr	r2, [r7, #0]
 8000340:	611a      	str	r2, [r3, #16]
}
 8000342:	bf00      	nop
 8000344:	370c      	adds	r7, #12
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr

0800034e <append>:
     .dither_limit        = 0U,
     .passive_level       = XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW,
     .timer_concatenation = 0U
    };

uint8_t *append(uint8_t **old, size_t *oldLen, uint8_t *new, size_t newLen) {
 800034e:	b580      	push	{r7, lr}
 8000350:	b086      	sub	sp, #24
 8000352:	af00      	add	r7, sp, #0
 8000354:	60f8      	str	r0, [r7, #12]
 8000356:	60b9      	str	r1, [r7, #8]
 8000358:	607a      	str	r2, [r7, #4]
 800035a:	603b      	str	r3, [r7, #0]
  uint8_t *buf = realloc(*old, (*oldLen) + newLen);
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	6818      	ldr	r0, [r3, #0]
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	681a      	ldr	r2, [r3, #0]
 8000364:	683b      	ldr	r3, [r7, #0]
 8000366:	4413      	add	r3, r2
 8000368:	4619      	mov	r1, r3
 800036a:	f007 fbc9 	bl	8007b00 <realloc>
 800036e:	6178      	str	r0, [r7, #20]
  if(buf) {
 8000370:	697b      	ldr	r3, [r7, #20]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d012      	beq.n	800039c <append+0x4e>
    *old = buf;
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	697a      	ldr	r2, [r7, #20]
 800037a:	601a      	str	r2, [r3, #0]
    memcpy((*old) + (*oldLen), new, newLen);
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	68bb      	ldr	r3, [r7, #8]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4413      	add	r3, r2
 8000386:	683a      	ldr	r2, [r7, #0]
 8000388:	6879      	ldr	r1, [r7, #4]
 800038a:	4618      	mov	r0, r3
 800038c:	f007 fa60 	bl	8007850 <memcpy>
    *oldLen += newLen;
 8000390:	68bb      	ldr	r3, [r7, #8]
 8000392:	681a      	ldr	r2, [r3, #0]
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	441a      	add	r2, r3
 8000398:	68bb      	ldr	r3, [r7, #8]
 800039a:	601a      	str	r2, [r3, #0]
  }
  return buf;
 800039c:	697b      	ldr	r3, [r7, #20]
}
 800039e:	4618      	mov	r0, r3
 80003a0:	3718      	adds	r7, #24
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}

080003a6 <ReceiveData>:

int ReceiveData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo, uint8_t **buf, size_t *len) {
 80003a6:	b580      	push	{r7, lr}
 80003a8:	b086      	sub	sp, #24
 80003aa:	af00      	add	r7, sp, #0
 80003ac:	60f8      	str	r0, [r7, #12]
 80003ae:	60b9      	str	r1, [r7, #8]
 80003b0:	607a      	str	r2, [r7, #4]
  int16_t rec = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	82bb      	strh	r3, [r7, #20]

  *len = (size_t) CDC_Device_BytesReceived(CDCInterfaceInfo);
 80003b6:	68f8      	ldr	r0, [r7, #12]
 80003b8:	f003 f9c8 	bl	800374c <CDC_Device_BytesReceived>
 80003bc:	4603      	mov	r3, r0
 80003be:	461a      	mov	r2, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	601a      	str	r2, [r3, #0]
  if(*len == 0) {
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d101      	bne.n	80003d0 <ReceiveData+0x2a>
    return 1;
 80003cc:	2301      	movs	r3, #1
 80003ce:	e032      	b.n	8000436 <ReceiveData+0x90>
  }

  *buf = (uint8_t *) calloc(*len, sizeof(uint8_t));
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	2101      	movs	r1, #1
 80003d6:	4618      	mov	r0, r3
 80003d8:	f006 fec2 	bl	8007160 <calloc>
 80003dc:	4603      	mov	r3, r0
 80003de:	461a      	mov	r2, r3
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	601a      	str	r2, [r3, #0]
  if(*buf == NULL) {
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d101      	bne.n	80003f0 <ReceiveData+0x4a>
    return 2;
 80003ec:	2302      	movs	r3, #2
 80003ee:	e022      	b.n	8000436 <ReceiveData+0x90>
  }

  for(uint16_t i=0; i < *len; i++) {
 80003f0:	2300      	movs	r3, #0
 80003f2:	82fb      	strh	r3, [r7, #22]
 80003f4:	e019      	b.n	800042a <ReceiveData+0x84>
    rec = CDC_Device_ReceiveByte(CDCInterfaceInfo);
 80003f6:	68f8      	ldr	r0, [r7, #12]
 80003f8:	f003 fa22 	bl	8003840 <CDC_Device_ReceiveByte>
 80003fc:	4603      	mov	r3, r0
 80003fe:	82bb      	strh	r3, [r7, #20]
    if(rec >= 0) {
 8000400:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000404:	2b00      	cmp	r3, #0
 8000406:	db07      	blt.n	8000418 <ReceiveData+0x72>
      (*buf)[i] = rec & 0xFF;
 8000408:	68bb      	ldr	r3, [r7, #8]
 800040a:	681a      	ldr	r2, [r3, #0]
 800040c:	8afb      	ldrh	r3, [r7, #22]
 800040e:	4413      	add	r3, r2
 8000410:	8aba      	ldrh	r2, [r7, #20]
 8000412:	b2d2      	uxtb	r2, r2
 8000414:	701a      	strb	r2, [r3, #0]
 8000416:	e005      	b.n	8000424 <ReceiveData+0x7e>
    } else {
      *len = i+1;
 8000418:	8afb      	ldrh	r3, [r7, #22]
 800041a:	3301      	adds	r3, #1
 800041c:	461a      	mov	r2, r3
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	601a      	str	r2, [r3, #0]
      break;
 8000422:	e007      	b.n	8000434 <ReceiveData+0x8e>
  for(uint16_t i=0; i < *len; i++) {
 8000424:	8afb      	ldrh	r3, [r7, #22]
 8000426:	3301      	adds	r3, #1
 8000428:	82fb      	strh	r3, [r7, #22]
 800042a:	8afa      	ldrh	r2, [r7, #22]
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	429a      	cmp	r2, r3
 8000432:	d3e0      	bcc.n	80003f6 <ReceiveData+0x50>
    }
  }
  return 0;
 8000434:	2300      	movs	r3, #0
}
 8000436:	4618      	mov	r0, r3
 8000438:	3718      	adds	r7, #24
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}

0800043e <ProcessData>:

int ProcessData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo, uint8_t *buf, size_t len) {
 800043e:	b590      	push	{r4, r7, lr}
 8000440:	b08f      	sub	sp, #60	; 0x3c
 8000442:	af00      	add	r7, sp, #0
 8000444:	60f8      	str	r0, [r7, #12]
 8000446:	60b9      	str	r1, [r7, #8]
 8000448:	607a      	str	r2, [r7, #4]
  uint8_t buff[40] = { 0 };
 800044a:	f107 0310 	add.w	r3, r7, #16
 800044e:	2228      	movs	r2, #40	; 0x28
 8000450:	2100      	movs	r1, #0
 8000452:	4618      	mov	r0, r3
 8000454:	f007 fafa 	bl	8007a4c <memset>
  for(register size_t i=0; i < len; i++) {
 8000458:	2400      	movs	r4, #0
 800045a:	e032      	b.n	80004c2 <ProcessData+0x84>
    if(buf[i] >= 'a' && buf[i] <= 'z') {
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	4423      	add	r3, r4
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b60      	cmp	r3, #96	; 0x60
 8000464:	d90f      	bls.n	8000486 <ProcessData+0x48>
 8000466:	68bb      	ldr	r3, [r7, #8]
 8000468:	4423      	add	r3, r4
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	2b7a      	cmp	r3, #122	; 0x7a
 800046e:	d80a      	bhi.n	8000486 <ProcessData+0x48>
      buff[i] = buf[i] + 'A'-'a';
 8000470:	68bb      	ldr	r3, [r7, #8]
 8000472:	4423      	add	r3, r4
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	3b20      	subs	r3, #32
 8000478:	b2da      	uxtb	r2, r3
 800047a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800047e:	4423      	add	r3, r4
 8000480:	f803 2c28 	strb.w	r2, [r3, #-40]
 8000484:	e01c      	b.n	80004c0 <ProcessData+0x82>
    } else if(buf[i] >= 'A' && buf[i] <= 'Z') {
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	4423      	add	r3, r4
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	2b40      	cmp	r3, #64	; 0x40
 800048e:	d90f      	bls.n	80004b0 <ProcessData+0x72>
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	4423      	add	r3, r4
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	2b5a      	cmp	r3, #90	; 0x5a
 8000498:	d80a      	bhi.n	80004b0 <ProcessData+0x72>
      buff[i] = buf[i] + 'a'-'A';
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	4423      	add	r3, r4
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	3320      	adds	r3, #32
 80004a2:	b2da      	uxtb	r2, r3
 80004a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80004a8:	4423      	add	r3, r4
 80004aa:	f803 2c28 	strb.w	r2, [r3, #-40]
 80004ae:	e007      	b.n	80004c0 <ProcessData+0x82>
    } else {
      buff[i] = buf[i];
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	4423      	add	r3, r4
 80004b4:	781a      	ldrb	r2, [r3, #0]
 80004b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80004ba:	4423      	add	r3, r4
 80004bc:	f803 2c28 	strb.w	r2, [r3, #-40]
  for(register size_t i=0; i < len; i++) {
 80004c0:	3401      	adds	r4, #1
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	429c      	cmp	r4, r3
 80004c6:	d3c9      	bcc.n	800045c <ProcessData+0x1e>
    }
  }
  return CDC_Device_SendData(CDCInterfaceInfo, buff, len);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	b29a      	uxth	r2, r3
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	68f8      	ldr	r0, [r7, #12]
 80004d4:	f003 f860 	bl	8003598 <CDC_Device_SendData>
 80004d8:	4603      	mov	r3, r0
}
 80004da:	4618      	mov	r0, r3
 80004dc:	373c      	adds	r7, #60	; 0x3c
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd90      	pop	{r4, r7, pc}
	...

080004e4 <main>:

int main(void) {
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b08b      	sub	sp, #44	; 0x2c
 80004e8:	af00      	add	r7, sp, #0
  char teststring[] = "Hello World!";
 80004ea:	4b2a      	ldr	r3, [pc, #168]	; (8000594 <main+0xb0>)
 80004ec:	f107 0410 	add.w	r4, r7, #16
 80004f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004f2:	c407      	stmia	r4!, {r0, r1, r2}
 80004f4:	7023      	strb	r3, [r4, #0]
  uint8_t *data = NULL;
 80004f6:	2300      	movs	r3, #0
 80004f8:	60fb      	str	r3, [r7, #12]
  size_t dataLen = 0;
 80004fa:	2300      	movs	r3, #0
 80004fc:	60bb      	str	r3, [r7, #8]

  USB_Init();
 80004fe:	f000 f94b 	bl	8000798 <USB_Init>

  while (1) {
    if(CDC_Device_BytesReceived(&VirtualSerial_CDC_Interface) > 0) {
 8000502:	4825      	ldr	r0, [pc, #148]	; (8000598 <main+0xb4>)
 8000504:	f003 f922 	bl	800374c <CDC_Device_BytesReceived>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d018      	beq.n	8000540 <main+0x5c>
      uint8_t *new = NULL;
 800050e:	2300      	movs	r3, #0
 8000510:	607b      	str	r3, [r7, #4]
      size_t newLen = 0;
 8000512:	2300      	movs	r3, #0
 8000514:	603b      	str	r3, [r7, #0]
      if(ReceiveData(&VirtualSerial_CDC_Interface, &new, &newLen) == 0) {
 8000516:	463a      	mov	r2, r7
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	4619      	mov	r1, r3
 800051c:	481e      	ldr	r0, [pc, #120]	; (8000598 <main+0xb4>)
 800051e:	f7ff ff42 	bl	80003a6 <ReceiveData>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d107      	bne.n	8000538 <main+0x54>
        append(&data, &dataLen, new, newLen);
 8000528:	687a      	ldr	r2, [r7, #4]
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	f107 0108 	add.w	r1, r7, #8
 8000530:	f107 000c 	add.w	r0, r7, #12
 8000534:	f7ff ff0b 	bl	800034e <append>
      }
      free(new);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	4618      	mov	r0, r3
 800053c:	f006 fe7e 	bl	800723c <free>
    }
    if(dataLen > 0) {
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d021      	beq.n	800058a <main+0xa6>
      uint8_t *lf = memchr(data, '\n', dataLen);
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	68ba      	ldr	r2, [r7, #8]
 800054a:	210a      	movs	r1, #10
 800054c:	4618      	mov	r0, r3
 800054e:	f007 f92f 	bl	80077b0 <memchr>
 8000552:	6278      	str	r0, [r7, #36]	; 0x24
      if(lf) {
 8000554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000556:	2b00      	cmp	r3, #0
 8000558:	d017      	beq.n	800058a <main+0xa6>
        size_t lineLen = lf - data + 1; //+1 to copy the \n with the line
 800055a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800055c:	68fa      	ldr	r2, [r7, #12]
 800055e:	1a9b      	subs	r3, r3, r2
 8000560:	3301      	adds	r3, #1
 8000562:	623b      	str	r3, [r7, #32]
        ProcessData(&VirtualSerial_CDC_Interface, data, lineLen);
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	6a3a      	ldr	r2, [r7, #32]
 8000568:	4619      	mov	r1, r3
 800056a:	480b      	ldr	r0, [pc, #44]	; (8000598 <main+0xb4>)
 800056c:	f7ff ff67 	bl	800043e <ProcessData>
        memmove(data, lf + 1, dataLen - lineLen);
 8000570:	68f8      	ldr	r0, [r7, #12]
 8000572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000574:	1c59      	adds	r1, r3, #1
 8000576:	68ba      	ldr	r2, [r7, #8]
 8000578:	6a3b      	ldr	r3, [r7, #32]
 800057a:	1ad3      	subs	r3, r2, r3
 800057c:	461a      	mov	r2, r3
 800057e:	f007 fa01 	bl	8007984 <memmove>
        dataLen -= lineLen;
 8000582:	68ba      	ldr	r2, [r7, #8]
 8000584:	6a3b      	ldr	r3, [r7, #32]
 8000586:	1ad3      	subs	r3, r2, r3
 8000588:	60bb      	str	r3, [r7, #8]
      }
    }

    CDC_Device_USBTask(&VirtualSerial_CDC_Interface);
 800058a:	4803      	ldr	r0, [pc, #12]	; (8000598 <main+0xb4>)
 800058c:	f002 ff84 	bl	8003498 <CDC_Device_USBTask>
    if(CDC_Device_BytesReceived(&VirtualSerial_CDC_Interface) > 0) {
 8000590:	e7b7      	b.n	8000502 <main+0x1e>
 8000592:	bf00      	nop
 8000594:	080082a0 	.word	0x080082a0
 8000598:	20000008 	.word	0x20000008

0800059c <blink>:
  }
}

void blink(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  XMC_CCU4_Init(CCU40, XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR);
 80005a0:	2100      	movs	r1, #0
 80005a2:	481f      	ldr	r0, [pc, #124]	; (8000620 <blink+0x84>)
 80005a4:	f005 ff27 	bl	80063f6 <XMC_CCU4_Init>
  XMC_CCU4_SLICE_CompareInit(CCU40_CC42, &CCU_compare_config);
 80005a8:	491e      	ldr	r1, [pc, #120]	; (8000624 <blink+0x88>)
 80005aa:	481f      	ldr	r0, [pc, #124]	; (8000628 <blink+0x8c>)
 80005ac:	f005 ff79 	bl	80064a2 <XMC_CCU4_SLICE_CompareInit>
  XMC_CCU4_SLICE_CompareInit(CCU40_CC43, &CCU_compare_config);
 80005b0:	491c      	ldr	r1, [pc, #112]	; (8000624 <blink+0x88>)
 80005b2:	481e      	ldr	r0, [pc, #120]	; (800062c <blink+0x90>)
 80005b4:	f005 ff75 	bl	80064a2 <XMC_CCU4_SLICE_CompareInit>
  XMC_CCU4_SLICE_SetTimerCompareMatch(CCU40_CC42, 0x8000);
 80005b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005bc:	481a      	ldr	r0, [pc, #104]	; (8000628 <blink+0x8c>)
 80005be:	f7ff fea9 	bl	8000314 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  XMC_CCU4_SLICE_SetTimerCompareMatch(CCU40_CC43, 0x8000);
 80005c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005c6:	4819      	ldr	r0, [pc, #100]	; (800062c <blink+0x90>)
 80005c8:	f7ff fea4 	bl	8000314 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  XMC_CCU4_SLICE_SetTimerPeriodMatch(CCU40_CC42, 0xFFFF);
 80005cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80005d0:	4815      	ldr	r0, [pc, #84]	; (8000628 <blink+0x8c>)
 80005d2:	f7ff fe90 	bl	80002f6 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  XMC_CCU4_SLICE_SetTimerPeriodMatch(CCU40_CC43, 0xFA00);
 80005d6:	f44f 417a 	mov.w	r1, #64000	; 0xfa00
 80005da:	4814      	ldr	r0, [pc, #80]	; (800062c <blink+0x90>)
 80005dc:	f7ff fe8b 	bl	80002f6 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  XMC_CCU4_EnableShadowTransfer(CCU40, XMC_CCU4_SHADOW_TRANSFER_SLICE_2 | XMC_CCU4_SHADOW_TRANSFER_SLICE_3);
 80005e0:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 80005e4:	480e      	ldr	r0, [pc, #56]	; (8000620 <blink+0x84>)
 80005e6:	f7ff fea4 	bl	8000332 <XMC_CCU4_EnableShadowTransfer>
  XMC_GPIO_Init(XMC_GPIO_PORT1,  0, &LED_config);
 80005ea:	4a11      	ldr	r2, [pc, #68]	; (8000630 <blink+0x94>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	4811      	ldr	r0, [pc, #68]	; (8000634 <blink+0x98>)
 80005f0:	f005 fd80 	bl	80060f4 <XMC_GPIO_Init>
  XMC_GPIO_Init(XMC_GPIO_PORT1,  1, &LED_config);
 80005f4:	4a0e      	ldr	r2, [pc, #56]	; (8000630 <blink+0x94>)
 80005f6:	2101      	movs	r1, #1
 80005f8:	480e      	ldr	r0, [pc, #56]	; (8000634 <blink+0x98>)
 80005fa:	f005 fd7b 	bl	80060f4 <XMC_GPIO_Init>
  XMC_CCU4_EnableClock(CCU40, 2);
 80005fe:	2102      	movs	r1, #2
 8000600:	4807      	ldr	r0, [pc, #28]	; (8000620 <blink+0x84>)
 8000602:	f7ff fe56 	bl	80002b2 <XMC_CCU4_EnableClock>
  XMC_CCU4_EnableClock(CCU40, 3);
 8000606:	2103      	movs	r1, #3
 8000608:	4805      	ldr	r0, [pc, #20]	; (8000620 <blink+0x84>)
 800060a:	f7ff fe52 	bl	80002b2 <XMC_CCU4_EnableClock>
  XMC_CCU4_SLICE_StartTimer(CCU40_CC42);
 800060e:	4806      	ldr	r0, [pc, #24]	; (8000628 <blink+0x8c>)
 8000610:	f7ff fe64 	bl	80002dc <XMC_CCU4_SLICE_StartTimer>
  XMC_CCU4_SLICE_StartTimer(CCU40_CC43);
 8000614:	4805      	ldr	r0, [pc, #20]	; (800062c <blink+0x90>)
 8000616:	f7ff fe61 	bl	80002dc <XMC_CCU4_SLICE_StartTimer>
}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	4000c000 	.word	0x4000c000
 8000624:	20000000 	.word	0x20000000
 8000628:	4000c300 	.word	0x4000c300
 800062c:	4000c400 	.word	0x4000c400
 8000630:	08008294 	.word	0x08008294
 8000634:	48028100 	.word	0x48028100

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000666:	4909      	ldr	r1, [pc, #36]	; (800068c <__NVIC_EnableIRQ+0x38>)
 8000668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066c:	095b      	lsrs	r3, r3, #5
 800066e:	79fa      	ldrb	r2, [r7, #7]
 8000670:	f002 021f 	and.w	r2, r2, #31
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	db0c      	blt.n	80006bc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006a2:	4909      	ldr	r1, [pc, #36]	; (80006c8 <__NVIC_ClearPendingIRQ+0x38>)
 80006a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a8:	095b      	lsrs	r3, r3, #5
 80006aa:	79fa      	ldrb	r2, [r7, #7]
 80006ac:	f002 021f 	and.w	r2, r2, #31
 80006b0:	2001      	movs	r0, #1
 80006b2:	fa00 f202 	lsl.w	r2, r0, r2
 80006b6:	3360      	adds	r3, #96	; 0x60
 80006b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	e000e100 	.word	0xe000e100

080006cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	4603      	mov	r3, r0
 80006d4:	6039      	str	r1, [r7, #0]
 80006d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	db0a      	blt.n	80006f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e0:	490d      	ldr	r1, [pc, #52]	; (8000718 <__NVIC_SetPriority+0x4c>)
 80006e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e6:	683a      	ldr	r2, [r7, #0]
 80006e8:	b2d2      	uxtb	r2, r2
 80006ea:	0092      	lsls	r2, r2, #2
 80006ec:	b2d2      	uxtb	r2, r2
 80006ee:	440b      	add	r3, r1
 80006f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f4:	e00a      	b.n	800070c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f6:	4909      	ldr	r1, [pc, #36]	; (800071c <__NVIC_SetPriority+0x50>)
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	f003 030f 	and.w	r3, r3, #15
 80006fe:	3b04      	subs	r3, #4
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	b2d2      	uxtb	r2, r2
 8000704:	0092      	lsls	r2, r2, #2
 8000706:	b2d2      	uxtb	r2, r2
 8000708:	440b      	add	r3, r1
 800070a:	761a      	strb	r2, [r3, #24]
}
 800070c:	bf00      	nop
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	e000e100 	.word	0xe000e100
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000720:	b480      	push	{r7}
 8000722:	b089      	sub	sp, #36	; 0x24
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	f003 0307 	and.w	r3, r3, #7
 8000732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000734:	69fb      	ldr	r3, [r7, #28]
 8000736:	f1c3 0307 	rsb	r3, r3, #7
 800073a:	2b06      	cmp	r3, #6
 800073c:	bf28      	it	cs
 800073e:	2306      	movcs	r3, #6
 8000740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000742:	69fb      	ldr	r3, [r7, #28]
 8000744:	3306      	adds	r3, #6
 8000746:	2b06      	cmp	r3, #6
 8000748:	d902      	bls.n	8000750 <NVIC_EncodePriority+0x30>
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	3b01      	subs	r3, #1
 800074e:	e000      	b.n	8000752 <NVIC_EncodePriority+0x32>
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000754:	2201      	movs	r2, #1
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	fa02 f303 	lsl.w	r3, r2, r3
 800075c:	1e5a      	subs	r2, r3, #1
 800075e:	68bb      	ldr	r3, [r7, #8]
 8000760:	401a      	ands	r2, r3
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000766:	2101      	movs	r1, #1
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	fa01 f303 	lsl.w	r3, r1, r3
 800076e:	1e59      	subs	r1, r3, #1
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000774:	4313      	orrs	r3, r2
         );
}
 8000776:	4618      	mov	r0, r3
 8000778:	3724      	adds	r7, #36	; 0x24
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
	...

08000784 <USB0_0_IRQHandler>:
/*******************************************************************************
**                     Public Function Definitions                            **
*******************************************************************************/

void USB0_0_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  XMC_USBD_IRQHandler(&USB_runtime);
 8000788:	4802      	ldr	r0, [pc, #8]	; (8000794 <USB0_0_IRQHandler+0x10>)
 800078a:	f001 fd8b 	bl	80022a4 <XMC_USBD_IRQHandler>
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000028 	.word	0x20000028

08000798 <USB_Init>:

/*The function initializes the USB core layer and register call backs. */
void USB_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  USBD_Initialize(&USB_runtime);
 800079c:	4811      	ldr	r0, [pc, #68]	; (80007e4 <USB_Init+0x4c>)
 800079e:	f000 fe7f 	bl	80014a0 <USBD_Initialize>
	
  /* Interrupts configuration*/
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63, 0));
 80007a2:	f7ff ff49 	bl	8000638 <__NVIC_GetPriorityGrouping>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2200      	movs	r2, #0
 80007aa:	213f      	movs	r1, #63	; 0x3f
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ffb7 	bl	8000720 <NVIC_EncodePriority>
 80007b2:	4603      	mov	r3, r0
 80007b4:	4619      	mov	r1, r3
 80007b6:	206b      	movs	r0, #107	; 0x6b
 80007b8:	f7ff ff88 	bl	80006cc <__NVIC_SetPriority>
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 80007bc:	206b      	movs	r0, #107	; 0x6b
 80007be:	f7ff ff67 	bl	8000690 <__NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 80007c2:	206b      	movs	r0, #107	; 0x6b
 80007c4:	f7ff ff46 	bl	8000654 <__NVIC_EnableIRQ>

  /* LUFA Class Line Encoding*/
  VirtualSerial_CDC_Interface.State.LineEncoding.BaudRateBPS = 9600;
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <USB_Init+0x50>)
 80007ca:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80007ce:	619a      	str	r2, [r3, #24]
  VirtualSerial_CDC_Interface.State.LineEncoding.DataBits = 8;
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <USB_Init+0x50>)
 80007d2:	2208      	movs	r2, #8
 80007d4:	779a      	strb	r2, [r3, #30]
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				device.Driver->DeviceConnect();
 80007d6:	4b05      	ldr	r3, [pc, #20]	; (80007ec <USB_Init+0x54>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	4798      	blx	r3

  /* USB Connection*/
  USB_Attach();
	
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	20000028 	.word	0x20000028
 80007e8:	20000008 	.word	0x20000008
 80007ec:	20000bb0 	.word	0x20000bb0

080007f0 <EVENT_USB_Device_Connect>:

/** Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <EVENT_USB_Device_Disconnect>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <EVENT_USB_Device_Reset>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Reset(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  if(device.IsConfigured)
 8000810:	4b09      	ldr	r3, [pc, #36]	; (8000838 <EVENT_USB_Device_Reset+0x2c>)
 8000812:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000816:	f003 0301 	and.w	r3, r3, #1
 800081a:	b2db      	uxtb	r3, r3
 800081c:	2b00      	cmp	r3, #0
 800081e:	d008      	beq.n	8000832 <EVENT_USB_Device_Reset+0x26>
  {
    USB_Init();
 8000820:	f7ff ffba 	bl	8000798 <USB_Init>
    device.IsConfigured=0;
 8000824:	4a04      	ldr	r2, [pc, #16]	; (8000838 <EVENT_USB_Device_Reset+0x2c>)
 8000826:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800082a:	f36f 0300 	bfc	r3, #0, #1
 800082e:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
  }
}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000bb0 	.word	0x20000bb0

0800083c <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  USBD_SetEndpointBuffer(CDC_NOTIFICATION_EPADDR, ep2_buf, 64);
 8000840:	2240      	movs	r2, #64	; 0x40
 8000842:	490d      	ldr	r1, [pc, #52]	; (8000878 <EVENT_USB_Device_ConfigurationChanged+0x3c>)
 8000844:	2081      	movs	r0, #129	; 0x81
 8000846:	f000 fea1 	bl	800158c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_TX_EPADDR, ep3_buf, 64);
 800084a:	2240      	movs	r2, #64	; 0x40
 800084c:	490b      	ldr	r1, [pc, #44]	; (800087c <EVENT_USB_Device_ConfigurationChanged+0x40>)
 800084e:	2082      	movs	r0, #130	; 0x82
 8000850:	f000 fe9c 	bl	800158c <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_RX_EPADDR, ep4_buf, 64);
 8000854:	2240      	movs	r2, #64	; 0x40
 8000856:	490a      	ldr	r1, [pc, #40]	; (8000880 <EVENT_USB_Device_ConfigurationChanged+0x44>)
 8000858:	2003      	movs	r0, #3
 800085a:	f000 fe97 	bl	800158c <USBD_SetEndpointBuffer>
  CDC_Device_ConfigureEndpoints(&VirtualSerial_CDC_Interface);
 800085e:	4809      	ldr	r0, [pc, #36]	; (8000884 <EVENT_USB_Device_ConfigurationChanged+0x48>)
 8000860:	f002 fdd6 	bl	8003410 <CDC_Device_ConfigureEndpoints>

  device.IsConfigured = 1;
 8000864:	4a08      	ldr	r2, [pc, #32]	; (8000888 <EVENT_USB_Device_ConfigurationChanged+0x4c>)
 8000866:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800086a:	f043 0301 	orr.w	r3, r3, #1
 800086e:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000930 	.word	0x20000930
 800087c:	20000970 	.word	0x20000970
 8000880:	200008f0 	.word	0x200008f0
 8000884:	20000008 	.word	0x20000008
 8000888:	20000bb0 	.word	0x20000bb0

0800088c <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest()
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  CDC_Device_ProcessControlRequest(&VirtualSerial_CDC_Interface);
 8000890:	4802      	ldr	r0, [pc, #8]	; (800089c <EVENT_USB_Device_ControlRequest+0x10>)
 8000892:	f002 fcbd 	bl	8003210 <CDC_Device_ProcessControlRequest>
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000008 	.word	0x20000008

080008a0 <EVENT_USB_Device_StartOfFrame>:

void EVENT_USB_Device_StartOfFrame(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr

080008ae <EVENT_USB_Device_WakeUp>:

void EVENT_USB_Device_WakeUp(void)
{
 80008ae:	b480      	push	{r7}
 80008b0:	af00      	add	r7, sp, #0
}
 80008b2:	bf00      	nop
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <EVENT_USB_Device_Suspend>:

void EVENT_USB_Device_Suspend(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	603a      	str	r2, [r7, #0]
 80008d6:	80fb      	strh	r3, [r7, #6]
 80008d8:	460b      	mov	r3, r1
 80008da:	717b      	strb	r3, [r7, #5]
	const uint8_t  DescriptorType   = (wValue >> 8);
 80008dc:	88fb      	ldrh	r3, [r7, #6]
 80008de:	0a1b      	lsrs	r3, r3, #8
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	727b      	strb	r3, [r7, #9]
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
 80008e4:	88fb      	ldrh	r3, [r7, #6]
 80008e6:	723b      	strb	r3, [r7, #8]

	const void* Address = NULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]
	uint16_t    Size    = NO_DESCRIPTOR;
 80008ec:	2300      	movs	r3, #0
 80008ee:	817b      	strh	r3, [r7, #10]

	switch (DescriptorType)
 80008f0:	7a7b      	ldrb	r3, [r7, #9]
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d008      	beq.n	8000908 <CALLBACK_USB_GetDescriptor+0x3c>
 80008f6:	2b03      	cmp	r3, #3
 80008f8:	d00b      	beq.n	8000912 <CALLBACK_USB_GetDescriptor+0x46>
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d121      	bne.n	8000942 <CALLBACK_USB_GetDescriptor+0x76>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <CALLBACK_USB_GetDescriptor+0x8c>)
 8000900:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Device_t);
 8000902:	2312      	movs	r3, #18
 8000904:	817b      	strh	r3, [r7, #10]
			break;
 8000906:	e01c      	b.n	8000942 <CALLBACK_USB_GetDescriptor+0x76>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
 8000908:	4b14      	ldr	r3, [pc, #80]	; (800095c <CALLBACK_USB_GetDescriptor+0x90>)
 800090a:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 800090c:	233e      	movs	r3, #62	; 0x3e
 800090e:	817b      	strh	r3, [r7, #10]
			break;
 8000910:	e017      	b.n	8000942 <CALLBACK_USB_GetDescriptor+0x76>
		case DTYPE_String:
			switch (DescriptorNumber)
 8000912:	7a3b      	ldrb	r3, [r7, #8]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d009      	beq.n	800092c <CALLBACK_USB_GetDescriptor+0x60>
 8000918:	2b02      	cmp	r3, #2
 800091a:	d00c      	beq.n	8000936 <CALLBACK_USB_GetDescriptor+0x6a>
 800091c:	2b00      	cmp	r3, #0
 800091e:	d000      	beq.n	8000922 <CALLBACK_USB_GetDescriptor+0x56>
				case STRING_ID_Product:
					Address = &ProductString;
					Size    = ProductString.Header.Size;
					break;
			}
			break;
 8000920:	e00e      	b.n	8000940 <CALLBACK_USB_GetDescriptor+0x74>
					Address = &LanguageString;
 8000922:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <CALLBACK_USB_GetDescriptor+0x94>)
 8000924:	60fb      	str	r3, [r7, #12]
					Size    = LanguageString.Header.Size;
 8000926:	2304      	movs	r3, #4
 8000928:	817b      	strh	r3, [r7, #10]
					break;
 800092a:	e009      	b.n	8000940 <CALLBACK_USB_GetDescriptor+0x74>
					Address = &ManufacturerString;
 800092c:	4b0d      	ldr	r3, [pc, #52]	; (8000964 <CALLBACK_USB_GetDescriptor+0x98>)
 800092e:	60fb      	str	r3, [r7, #12]
					Size    = ManufacturerString.Header.Size;
 8000930:	2358      	movs	r3, #88	; 0x58
 8000932:	817b      	strh	r3, [r7, #10]
					break;
 8000934:	e004      	b.n	8000940 <CALLBACK_USB_GetDescriptor+0x74>
					Address = &ProductString;
 8000936:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <CALLBACK_USB_GetDescriptor+0x9c>)
 8000938:	60fb      	str	r3, [r7, #12]
					Size    = ProductString.Header.Size;
 800093a:	2320      	movs	r3, #32
 800093c:	817b      	strh	r3, [r7, #10]
					break;
 800093e:	bf00      	nop
			break;
 8000940:	bf00      	nop
	}

	*DescriptorAddress = Address;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	68fa      	ldr	r2, [r7, #12]
 8000946:	601a      	str	r2, [r3, #0]
	return Size;
 8000948:	897b      	ldrh	r3, [r7, #10]
}
 800094a:	4618      	mov	r0, r3
 800094c:	3714      	adds	r7, #20
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	080082b0 	.word	0x080082b0
 800095c:	080082c4 	.word	0x080082c4
 8000960:	08008304 	.word	0x08008304
 8000964:	0800830c 	.word	0x0800830c
 8000968:	08008368 	.word	0x08008368

0800096c <SystemCoreClockSetup>:
    .fccu_clkdiv = 1,
    .fperipheral_clkdiv = 1
};

void SystemCoreClockSetup(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
    /* Setup settings for USB clock */
    XMC_SCU_CLOCK_Init(&clock_config);
 8000972:	4815      	ldr	r0, [pc, #84]	; (80009c8 <SystemCoreClockSetup+0x5c>)
 8000974:	f003 fe28 	bl	80045c8 <XMC_SCU_CLOCK_Init>

    XMC_SCU_CLOCK_EnableUsbPll();
 8000978:	f004 faec 	bl	8004f54 <XMC_SCU_CLOCK_EnableUsbPll>
    XMC_SCU_CLOCK_StartUsbPll(2, 64);
 800097c:	2140      	movs	r1, #64	; 0x40
 800097e:	2002      	movs	r0, #2
 8000980:	f004 fb0c 	bl	8004f9c <XMC_SCU_CLOCK_StartUsbPll>
    XMC_SCU_CLOCK_SetUsbClockDivider(4);
 8000984:	2004      	movs	r0, #4
 8000986:	f004 fa23 	bl	8004dd0 <XMC_SCU_CLOCK_SetUsbClockDivider>
    XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 800098a:	2000      	movs	r0, #0
 800098c:	f004 f928 	bl	8004be0 <XMC_SCU_CLOCK_SetUsbClockSource>
    XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 8000990:	2001      	movs	r0, #1
 8000992:	f004 fa77 	bl	8004e84 <XMC_SCU_CLOCK_EnableClock>

    SystemCoreClockUpdate();
 8000996:	f006 fb33 	bl	8007000 <SystemCoreClockUpdate>

    /* add some other stuff here to stealthy execute it without leaving trace in the main.c */

    /* Pull P2.10 low to allow the ESS control board to recognize if a system reset was initiated. */
    *((uint32_t *) (0x48028200+0x18)) |= 0x18<<19; /* set P2.10 as open-drain output */
 800099a:	4a0c      	ldr	r2, [pc, #48]	; (80009cc <SystemCoreClockSetup+0x60>)
 800099c:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <SystemCoreClockSetup+0x60>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80009a4:	6013      	str	r3, [r2, #0]

    /* setup and enable MPU */
    MPUconfig_t Stack = \
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <SystemCoreClockSetup+0x64>)
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80009ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      {.baseAddress=(void *) 0x10000000, .size=16, .priority=1, \
       .permissions=MPUeasyENABLEREGION | MPUeasyXN | MPUeasy_RW_RW};
//       .permissions=MPUeasyENABLEREGION | MPUeasyXN | MPUeasy_RW_RW};
    configMPU(Stack);
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80009b6:	f000 f84b 	bl	8000a50 <configMPU>
    enableMPU(1);
 80009ba:	2001      	movs	r0, #1
 80009bc:	f000 f813 	bl	80009e6 <enableMPU>
}
 80009c0:	bf00      	nop
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	0800838c 	.word	0x0800838c
 80009cc:	48028218 	.word	0x48028218
 80009d0:	080083a0 	.word	0x080083a0

080009d4 <HardFault_Handler>:

void HardFault_Handler(void) {
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  while(1);
 80009d8:	e7fe      	b.n	80009d8 <HardFault_Handler+0x4>

080009da <BusFault_Handler>:
}

void BusFault_Handler(void) {
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0
  while(1);
 80009de:	e7fe      	b.n	80009de <BusFault_Handler+0x4>

080009e0 <UsageFault_Handler>:
}

void UsageFault_Handler(void) {
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  while(1);
 80009e4:	e7fe      	b.n	80009e4 <UsageFault_Handler+0x4>

080009e6 <enableMPU>:
 */

#include <xmc_common.h>
#include "MPUeasy.h"

void enableMPU(int enableBackgroundRegion) {
 80009e6:	b480      	push	{r7}
 80009e8:	b083      	sub	sp, #12
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80009f2:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	PPB->MPU_CTRL |= (enableBackgroundRegion ? 0x4 : 0x0) | 0x1;
 80009f6:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 80009fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80009fe:	f8d3 2d94 	ldr.w	r2, [r3, #3476]	; 0xd94
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <enableMPU+0x26>
 8000a08:	2305      	movs	r3, #5
 8000a0a:	e000      	b.n	8000a0e <enableMPU+0x28>
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	f8c1 3d94 	str.w	r3, [r1, #3476]	; 0xd94
  __ASM volatile ("dsb 0xF":::"memory");
 8000a14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a18:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <disableMPU>:

void disableMPU(void) {
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000a2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a30:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	PPB->MPU_CTRL = 0;
 8000a34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
  __ASM volatile ("dsb 0xF":::"memory");
 8000a3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a42:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <configMPU>:

void configMPU(MPUconfig_t config) {
 8000a50:	b480      	push	{r7}
 8000a52:	b087      	sub	sp, #28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	/* to align baseAddress, we shift right and then left again,
	 * with at least the position of the ADDR bitfield
	 * so other bitfields don't get changed */
	uint8_t addrShift = config.size > PPB_MPU_RBAR_ADDR_Pos ? \
	                    config.size : PPB_MPU_RBAR_ADDR_Pos;
 8000a5c:	7b3b      	ldrb	r3, [r7, #12]
	uint8_t addrShift = config.size > PPB_MPU_RBAR_ADDR_Pos ? \
 8000a5e:	2b09      	cmp	r3, #9
 8000a60:	bf38      	it	cc
 8000a62:	2309      	movcc	r3, #9
 8000a64:	75fb      	strb	r3, [r7, #23]
	/* TEX, S, C, and B field will be set according to recommendation
	 * in table 2-17 of manual */
	uint8_t autoSet = config.baseAddress < (void *)0x10000000 ? 0x2 : \
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000a6c:	d30d      	bcc.n	8000a8a <configMPU+0x3a>
	                  config.baseAddress < (void *)0x40000000 ? 0x6 : \
 8000a6e:	687b      	ldr	r3, [r7, #4]
	uint8_t autoSet = config.baseAddress < (void *)0x10000000 ? 0x2 : \
 8000a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a74:	d307      	bcc.n	8000a86 <configMPU+0x36>
	                  config.baseAddress < (void *)0x60000000 ? 0x5 : \
 8000a76:	687b      	ldr	r3, [r7, #4]
	uint8_t autoSet = config.baseAddress < (void *)0x10000000 ? 0x2 : \
 8000a78:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8000a7c:	d201      	bcs.n	8000a82 <configMPU+0x32>
 8000a7e:	2305      	movs	r3, #5
 8000a80:	e004      	b.n	8000a8c <configMPU+0x3c>
 8000a82:	2307      	movs	r3, #7
 8000a84:	e002      	b.n	8000a8c <configMPU+0x3c>
 8000a86:	2306      	movs	r3, #6
 8000a88:	e000      	b.n	8000a8c <configMPU+0x3c>
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	75bb      	strb	r3, [r7, #22]
	                                                            0x7;
	/* switch to correct priority slot */
	PPB->MPU_RNR = config.priority & 0x7;
 8000a8e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8000a92:	7b7b      	ldrb	r3, [r7, #13]
 8000a94:	f003 0307 	and.w	r3, r3, #7
 8000a98:	f8c2 3d98 	str.w	r3, [r2, #3480]	; 0xd98
	/* disable region before changing parameters to avoid glitches */
	PPB->MPU_RASR &= ~PPB_MPU_RASR_ENABLE_Msk;
 8000a9c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8000aa0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000aa4:	f8d3 3da0 	ldr.w	r3, [r3, #3488]	; 0xda0
 8000aa8:	f023 0301 	bic.w	r3, r3, #1
 8000aac:	f8c2 3da0 	str.w	r3, [r2, #3488]	; 0xda0

	PPB->MPU_RBAR = ((uint32_t) config.baseAddress >> addrShift) \
 8000ab0:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	7dfb      	ldrb	r3, [r7, #23]
 8000aba:	40da      	lsrs	r2, r3
	                                               << addrShift;
 8000abc:	7dfb      	ldrb	r3, [r7, #23]
 8000abe:	fa02 f303 	lsl.w	r3, r2, r3
	PPB->MPU_RBAR = ((uint32_t) config.baseAddress >> addrShift) \
 8000ac2:	f8c1 3d9c 	str.w	r3, [r1, #3484]	; 0xd9c
	PPB->MPU_RASR = (config.permissions << PPB_MPU_RASR_AP_Pos \
 8000ac6:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	061b      	lsls	r3, r3, #24
                & (PPB_MPU_RASR_XN_Msk | PPB_MPU_RASR_AP_Msk))  | \
 8000ace:	f003 53b8 	and.w	r3, r3, #385875968	; 0x17000000
	                (autoSet            << PPB_MPU_RASR_B_Pos  )  | \
 8000ad2:	7dba      	ldrb	r2, [r7, #22]
 8000ad4:	0412      	lsls	r2, r2, #16
                & (PPB_MPU_RASR_XN_Msk | PPB_MPU_RASR_AP_Msk))  | \
 8000ad6:	431a      	orrs	r2, r3
            ((config.size > 0 ? config.size - 1 : config.size)\
 8000ad8:	7b3b      	ldrb	r3, [r7, #12]
	                                    << PPB_MPU_RASR_SIZE_Pos\
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d005      	beq.n	8000aea <configMPU+0x9a>
            ((config.size > 0 ? config.size - 1 : config.size)\
 8000ade:	7b3b      	ldrb	r3, [r7, #12]
 8000ae0:	3b01      	subs	r3, #1
	                                    << PPB_MPU_RASR_SIZE_Pos\
 8000ae2:	005b      	lsls	r3, r3, #1
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000ae4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8000ae8:	e003      	b.n	8000af2 <configMPU+0xa2>
            ((config.size > 0 ? config.size - 1 : config.size)\
 8000aea:	7b3b      	ldrb	r3, [r7, #12]
	                                    << PPB_MPU_RASR_SIZE_Pos\
 8000aec:	005b      	lsls	r3, r3, #1
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000aee:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	                (autoSet            << PPB_MPU_RASR_B_Pos  )  | \
 8000af2:	431a      	orrs	r2, r3
	                (config.permissions >> 7 \
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	11db      	asrs	r3, r3, #7
	                                     & PPB_MPU_RASR_ENABLE_Msk);
 8000af8:	f003 0301 	and.w	r3, r3, #1
	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 8000afc:	4313      	orrs	r3, r2
	PPB->MPU_RASR = (config.permissions << PPB_MPU_RASR_AP_Pos \
 8000afe:	f8c1 3da0 	str.w	r3, [r1, #3488]	; 0xda0
}
 8000b02:	bf00      	nop
 8000b04:	371c      	adds	r7, #28
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr

08000b0e <MemManage_Handler>:

void MemManage_Handler(void) {
 8000b0e:	b480      	push	{r7}
 8000b10:	b085      	sub	sp, #20
 8000b12:	af00      	add	r7, sp, #0
  uint8_t MMFSR = PPB->CFSR;
 8000b14:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000b18:	f8d3 3d28 	ldr.w	r3, [r3, #3368]	; 0xd28
 8000b1c:	73fb      	strb	r3, [r7, #15]
  void *MMFAR = (MMFSR & PPB_CFSR_MMARVALID_Msk) ? (void *) PPB->MMFAR : NULL;
 8000b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	da04      	bge.n	8000b30 <MemManage_Handler+0x22>
 8000b26:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000b2a:	f8d3 3d34 	ldr.w	r3, [r3, #3380]	; 0xd34
 8000b2e:	e000      	b.n	8000b32 <MemManage_Handler+0x24>
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
  /* use EXC_FRAME_t with appropriate base address to inspect stacked CPU status before exception */
  EXC_FRAME_t *status = NULL; /* set to correct position using debugger */
 8000b34:	2300      	movs	r3, #0
 8000b36:	607b      	str	r3, [r7, #4]
  while(1);
 8000b38:	e7fe      	b.n	8000b38 <MemManage_Handler+0x2a>

08000b3a <gadget1>:
.syntax unified
.text
.thumb_func
gadget1:
  .fnstart
  SUB sp, #16
 8000b3a:	b084      	sub	sp, #16
  POP {pc}
 8000b3c:	bd00      	pop	{pc}
	...

08000b40 <USBD_HandleEP0_Stall>:
/**
 * \brief Handle protocol stall on EP0
 *
 * Stalls EP0 and then restarts a new transfer including setting state to \ref IDLE.
 */
void USBD_HandleEP0_Stall() {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
	/* When we stall ep0 as protocol stall, we go back into idle state and start a new read */
	device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0,1);
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <USBD_HandleEP0_Stall+0x28>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	2080      	movs	r0, #128	; 0x80
 8000b4e:	4798      	blx	r3
	device.EP0_State = IDLE;
 8000b50:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <USBD_HandleEP0_Stall+0x28>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Driver->EndpointReadStart(0,24);
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <USBD_HandleEP0_Stall+0x28>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b5e:	2118      	movs	r1, #24
 8000b60:	2000      	movs	r0, #0
 8000b62:	4798      	blx	r3
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000bb0 	.word	0x20000bb0

08000b6c <USB_Device_ProcessControlRequest>:
 * \ref EVENT_USB_Device_ControlRequest function. There the user has the chance to complete
 * some custom request or override the handling of this function. If the user has handled the
 * request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
void USB_Device_ProcessControlRequest() {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
	uint32_t length = 0,ret;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
	uint16_t status = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	817b      	strh	r3, [r7, #10]
	void *buffer;
	uint8_t Value;
	uint16_t Index;

	Value = USB_ControlRequest.wValue & 0x00FF;
 8000b7a:	4bab      	ldr	r3, [pc, #684]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000b7c:	885b      	ldrh	r3, [r3, #2]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	74fb      	strb	r3, [r7, #19]

	/* Handling of descriptors */
	EVENT_USB_Device_ControlRequest();
 8000b82:	f7ff fe83 	bl	800088c <EVENT_USB_Device_ControlRequest>
	if (!device.IsSetupRecieved)
 8000b86:	4ba9      	ldr	r3, [pc, #676]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000b88:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000b8c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	f000 81fd 	beq.w	8000f92 <USB_Device_ProcessControlRequest+0x426>
		return;

	/* default request handling */
	switch (USB_ControlRequest.bRequest) {
 8000b98:	4ba3      	ldr	r3, [pc, #652]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000b9a:	785b      	ldrb	r3, [r3, #1]
 8000b9c:	2b0c      	cmp	r3, #12
 8000b9e:	f200 81ea 	bhi.w	8000f76 <USB_Device_ProcessControlRequest+0x40a>
 8000ba2:	a201      	add	r2, pc, #4	; (adr r2, 8000ba8 <USB_Device_ProcessControlRequest+0x3c>)
 8000ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba8:	08000d1f 	.word	0x08000d1f
 8000bac:	08000bdd 	.word	0x08000bdd
 8000bb0:	08000f77 	.word	0x08000f77
 8000bb4:	08000eab 	.word	0x08000eab
 8000bb8:	08000f77 	.word	0x08000f77
 8000bbc:	08000e03 	.word	0x08000e03
 8000bc0:	08000c83 	.word	0x08000c83
 8000bc4:	08000e71 	.word	0x08000e71
 8000bc8:	08000c73 	.word	0x08000c73
 8000bcc:	08000e39 	.word	0x08000e39
 8000bd0:	08000ce7 	.word	0x08000ce7
 8000bd4:	08000e77 	.word	0x08000e77
 8000bd8:	08000f71 	.word	0x08000f71
	case REQ_ClearFeature:
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 8000bdc:	4b92      	ldr	r3, [pc, #584]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	f003 0303 	and.w	r3, r3, #3
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d133      	bne.n	8000c50 <USB_Device_ProcessControlRequest+0xe4>
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
 8000be8:	4b8f      	ldr	r3, [pc, #572]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000bea:	889b      	ldrh	r3, [r3, #4]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	f003 030f 	and.w	r3, r3, #15
 8000bf2:	823b      	strh	r3, [r7, #16]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000bf4:	4b8e      	ldr	r3, [pc, #568]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	d004      	beq.n	8000c08 <USB_Device_ProcessControlRequest+0x9c>
 8000bfe:	4b8a      	ldr	r3, [pc, #552]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000c00:	889b      	ldrh	r3, [r3, #4]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d120      	bne.n	8000c4a <USB_Device_ProcessControlRequest+0xde>
					device.Endpoints[Index].IsConfigured==1) {
 8000c08:	8a3b      	ldrh	r3, [r7, #16]
 8000c0a:	4a88      	ldr	r2, [pc, #544]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000c0c:	212c      	movs	r1, #44	; 0x2c
 8000c0e:	fb01 f303 	mul.w	r3, r1, r3
 8000c12:	4413      	add	r3, r2
 8000c14:	7a1b      	ldrb	r3, [r3, #8]
 8000c16:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c1a:	b2db      	uxtb	r3, r3
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d114      	bne.n	8000c4a <USB_Device_ProcessControlRequest+0xde>
				device.Endpoints[Index].IsHalted = 0;
 8000c20:	8a3b      	ldrh	r3, [r7, #16]
 8000c22:	4a82      	ldr	r2, [pc, #520]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000c24:	212c      	movs	r1, #44	; 0x2c
 8000c26:	fb01 f303 	mul.w	r3, r1, r3
 8000c2a:	441a      	add	r2, r3
 8000c2c:	7a13      	ldrb	r3, [r2, #8]
 8000c2e:	f36f 0382 	bfc	r3, #2, #1
 8000c32:	7213      	strb	r3, [r2, #8]
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 8000c34:	4b7d      	ldr	r3, [pc, #500]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c3a:	4a7b      	ldr	r2, [pc, #492]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000c3c:	8892      	ldrh	r2, [r2, #4]
 8000c3e:	b292      	uxth	r2, r2
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	2100      	movs	r1, #0
 8000c44:	4610      	mov	r0, r2
 8000c46:	4798      	blx	r3
			} else {
				USBD_HandleEP0_Stall();
			}
			break;
 8000c48:	e19b      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
				USBD_HandleEP0_Stall();
 8000c4a:	f7ff ff79 	bl	8000b40 <USBD_HandleEP0_Stall>
			break;
 8000c4e:	e198      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 8000c50:	4b75      	ldr	r3, [pc, #468]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	f003 0303 	and.w	r3, r3, #3
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d107      	bne.n	8000c6c <USB_Device_ProcessControlRequest+0x100>
			 device.RemoteWakeUp = 0;
 8000c5c:	4a73      	ldr	r2, [pc, #460]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000c5e:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000c62:	f36f 0382 	bfc	r3, #2, #1
 8000c66:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
			 break;
 8000c6a:	e18a      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		USBD_HandleEP0_Stall();
 8000c6c:	f7ff ff68 	bl	8000b40 <USBD_HandleEP0_Stall>
		break;
 8000c70:	e187      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_GetConfiguration:
		device.Driver->EndpointWrite(0,&device.Configuration,1);
 8000c72:	4b6e      	ldr	r3, [pc, #440]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c78:	2201      	movs	r2, #1
 8000c7a:	496e      	ldr	r1, [pc, #440]	; (8000e34 <USB_Device_ProcessControlRequest+0x2c8>)
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	4798      	blx	r3
		break;
 8000c80:	e17f      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_GetDescriptor:
		length = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue,USB_ControlRequest.wIndex,(void*)&buffer);
 8000c82:	4b69      	ldr	r3, [pc, #420]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000c84:	885b      	ldrh	r3, [r3, #2]
 8000c86:	b298      	uxth	r0, r3
 8000c88:	4b67      	ldr	r3, [pc, #412]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000c8a:	889b      	ldrh	r3, [r3, #4]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	1d3a      	adds	r2, r7, #4
 8000c92:	4619      	mov	r1, r3
 8000c94:	f7ff fe1a 	bl	80008cc <CALLBACK_USB_GetDescriptor>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	617b      	str	r3, [r7, #20]
		if (length==0)
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <USB_Device_ProcessControlRequest+0x13c>
			USBD_HandleEP0_Stall();
 8000ca2:	f7ff ff4d 	bl	8000b40 <USBD_HandleEP0_Stall>
					length : USB_ControlRequest.wLength;
			ret = device.Driver->EndpointWrite(0,buffer,length);
			device.Endpoints[0].InDataLeft = length - ret;
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
		}
		break;
 8000ca6:	e16c      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
					length : USB_ControlRequest.wLength;
 8000ca8:	4b5f      	ldr	r3, [pc, #380]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000caa:	88db      	ldrh	r3, [r3, #6]
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	461a      	mov	r2, r3
			length = length < USB_ControlRequest.wLength ?
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	bf28      	it	cs
 8000cb6:	4613      	movcs	r3, r2
 8000cb8:	617b      	str	r3, [r7, #20]
			ret = device.Driver->EndpointWrite(0,buffer,length);
 8000cba:	4b5c      	ldr	r3, [pc, #368]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc0:	6879      	ldr	r1, [r7, #4]
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	4798      	blx	r3
 8000cc8:	4603      	mov	r3, r0
 8000cca:	60fb      	str	r3, [r7, #12]
			device.Endpoints[0].InDataLeft = length - ret;
 8000ccc:	697a      	ldr	r2, [r7, #20]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	4a56      	ldr	r2, [pc, #344]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000cd4:	6293      	str	r3, [r2, #40]	; 0x28
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	4413      	add	r3, r2
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4b52      	ldr	r3, [pc, #328]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
		break;
 8000ce4:	e14d      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_GetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000ce6:	4b52      	ldr	r3, [pc, #328]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b04      	cmp	r3, #4
 8000cee:	d10d      	bne.n	8000d0c <USB_Device_ProcessControlRequest+0x1a0>
			device.Driver->EndpointWrite(0,&device.InterfaceSettings[USB_ControlRequest.wIndex],1);
 8000cf0:	4b4e      	ldr	r3, [pc, #312]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	4a4c      	ldr	r2, [pc, #304]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000cf8:	8892      	ldrh	r2, [r2, #4]
 8000cfa:	b292      	uxth	r2, r2
 8000cfc:	f502 729c 	add.w	r2, r2, #312	; 0x138
 8000d00:	494a      	ldr	r1, [pc, #296]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000d02:	4411      	add	r1, r2
 8000d04:	2201      	movs	r2, #1
 8000d06:	2000      	movs	r0, #0
 8000d08:	4798      	blx	r3
			break;
 8000d0a:	e13a      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000d0c:	4b48      	ldr	r3, [pc, #288]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	2b03      	cmp	r3, #3
 8000d14:	f040 8132 	bne.w	8000f7c <USB_Device_ProcessControlRequest+0x410>
			USBD_HandleEP0_Stall();
 8000d18:	f7ff ff12 	bl	8000b40 <USBD_HandleEP0_Stall>
			break;
 8000d1c:	e131      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		break;

	case REQ_GetStatus:
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 8000d1e:	4b42      	ldr	r3, [pc, #264]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	f003 0303 	and.w	r3, r3, #3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d11b      	bne.n	8000d62 <USB_Device_ProcessControlRequest+0x1f6>
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
 8000d2a:	4b40      	ldr	r3, [pc, #256]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000d2c:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000d30:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	b21a      	sxth	r2, r3
 8000d3a:	4b3c      	ldr	r3, [pc, #240]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000d3c:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000d40:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	b21b      	sxth	r3, r3
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b21b      	sxth	r3, r3
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	817b      	strh	r3, [r7, #10]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000d50:	4b36      	ldr	r3, [pc, #216]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	f107 010a 	add.w	r1, r7, #10
 8000d5a:	2202      	movs	r2, #2
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	4798      	blx	r3
			break;
 8000d60:	e10f      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_INTERFACE && USB_DeviceState == DEVICE_STATE_Configured) {
 8000d62:	4b31      	ldr	r3, [pc, #196]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	f003 0303 	and.w	r3, r3, #3
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d10f      	bne.n	8000d8e <USB_Device_ProcessControlRequest+0x222>
 8000d6e:	4b30      	ldr	r3, [pc, #192]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b04      	cmp	r3, #4
 8000d76:	d10a      	bne.n	8000d8e <USB_Device_ProcessControlRequest+0x222>
			status = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	817b      	strh	r3, [r7, #10]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000d7c:	4b2b      	ldr	r3, [pc, #172]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	f107 010a 	add.w	r1, r7, #10
 8000d86:	2202      	movs	r2, #2
 8000d88:	2000      	movs	r0, #0
 8000d8a:	4798      	blx	r3
			break;
 8000d8c:	e0f9      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		/* print endpoint status only when(or):
		 * - Device_Address_state and ep == 0
		 * - Device_configured_state and ep is configured
		 */
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 8000d8e:	4b26      	ldr	r3, [pc, #152]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	f003 0303 	and.w	r3, r3, #3
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d130      	bne.n	8000dfc <USB_Device_ProcessControlRequest+0x290>
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
 8000d9a:	4b23      	ldr	r3, [pc, #140]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000d9c:	889b      	ldrh	r3, [r3, #4]
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	f003 030f 	and.w	r3, r3, #15
 8000da4:	823b      	strh	r3, [r7, #16]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 8000da6:	4b22      	ldr	r3, [pc, #136]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	2b04      	cmp	r3, #4
 8000dae:	d004      	beq.n	8000dba <USB_Device_ProcessControlRequest+0x24e>
 8000db0:	4b1d      	ldr	r3, [pc, #116]	; (8000e28 <USB_Device_ProcessControlRequest+0x2bc>)
 8000db2:	889b      	ldrh	r3, [r3, #4]
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d120      	bne.n	8000dfc <USB_Device_ProcessControlRequest+0x290>
					device.Endpoints[Index].IsConfigured==1) {
 8000dba:	8a3b      	ldrh	r3, [r7, #16]
 8000dbc:	4a1b      	ldr	r2, [pc, #108]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000dbe:	212c      	movs	r1, #44	; 0x2c
 8000dc0:	fb01 f303 	mul.w	r3, r1, r3
 8000dc4:	4413      	add	r3, r2
 8000dc6:	7a1b      	ldrb	r3, [r3, #8]
 8000dc8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000dcc:	b2db      	uxtb	r3, r3
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d114      	bne.n	8000dfc <USB_Device_ProcessControlRequest+0x290>
				status = device.Endpoints[Index].IsHalted;
 8000dd2:	8a3b      	ldrh	r3, [r7, #16]
 8000dd4:	4a15      	ldr	r2, [pc, #84]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000dd6:	212c      	movs	r1, #44	; 0x2c
 8000dd8:	fb01 f303 	mul.w	r3, r1, r3
 8000ddc:	4413      	add	r3, r2
 8000dde:	7a1b      	ldrb	r3, [r3, #8]
 8000de0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	817b      	strh	r3, [r7, #10]
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000dea:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df0:	f107 010a 	add.w	r1, r7, #10
 8000df4:	2202      	movs	r2, #2
 8000df6:	2000      	movs	r0, #0
 8000df8:	4798      	blx	r3
				break;
 8000dfa:	e0c2      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
			}
		}
		/* default stall */
		USBD_HandleEP0_Stall();
 8000dfc:	f7ff fea0 	bl	8000b40 <USBD_HandleEP0_Stall>
		break;
 8000e00:	e0bf      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetAddress:
		if (Value == 0)
 8000e02:	7cfb      	ldrb	r3, [r7, #19]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d103      	bne.n	8000e10 <USB_Device_ProcessControlRequest+0x2a4>
			USB_DeviceState = DEVICE_STATE_Default;
 8000e08:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000e0a:	2202      	movs	r2, #2
 8000e0c:	701a      	strb	r2, [r3, #0]
 8000e0e:	e002      	b.n	8000e16 <USB_Device_ProcessControlRequest+0x2aa>
		else
			USB_DeviceState = DEVICE_STATE_Addressed;
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <USB_Device_ProcessControlRequest+0x2c4>)
 8000e12:	2203      	movs	r2, #3
 8000e14:	701a      	strb	r2, [r3, #0]
		device.Driver->DeviceSetAddress(Value,XMC_USBD_SET_ADDRESS_STAGE_SETUP);
 8000e16:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <USB_Device_ProcessControlRequest+0x2c0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	7cfa      	ldrb	r2, [r7, #19]
 8000e1e:	2100      	movs	r1, #0
 8000e20:	4610      	mov	r0, r2
 8000e22:	4798      	blx	r3
		break;
 8000e24:	e0ad      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
 8000e26:	bf00      	nop
 8000e28:	20000f00 	.word	0x20000f00
 8000e2c:	20000bb0 	.word	0x20000bb0
 8000e30:	20000efd 	.word	0x20000efd
 8000e34:	20000ce9 	.word	0x20000ce9

	case REQ_SetConfiguration:
		/* Regardless the state update the configuration to unconfigure endpoints */
		device.Configuration = Value;
 8000e38:	4a58      	ldr	r2, [pc, #352]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000e3a:	7cfb      	ldrb	r3, [r7, #19]
 8000e3c:	f882 3139 	strb.w	r3, [r2, #313]	; 0x139
		EVENT_USB_Device_ConfigurationChanged();
 8000e40:	f7ff fcfc 	bl	800083c <EVENT_USB_Device_ConfigurationChanged>
		/* when config 0 is choosen, we are back in address state */
		if (Value == 0) {
 8000e44:	7cfb      	ldrb	r3, [r7, #19]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d103      	bne.n	8000e52 <USB_Device_ProcessControlRequest+0x2e6>
			USB_DeviceState = DEVICE_STATE_Addressed;
 8000e4a:	4b55      	ldr	r3, [pc, #340]	; (8000fa0 <USB_Device_ProcessControlRequest+0x434>)
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	701a      	strb	r2, [r3, #0]
			break;
 8000e50:	e097      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		/* go ahead only with vailid config. (must be set in event) */
		if (device.IsConfigured == 1)
 8000e52:	4b52      	ldr	r3, [pc, #328]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000e54:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000e58:	f003 0301 	and.w	r3, r3, #1
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <USB_Device_ProcessControlRequest+0x2fe>
			USB_DeviceState = DEVICE_STATE_Configured;
 8000e62:	4b4f      	ldr	r3, [pc, #316]	; (8000fa0 <USB_Device_ProcessControlRequest+0x434>)
 8000e64:	2204      	movs	r2, #4
 8000e66:	701a      	strb	r2, [r3, #0]
		else
			USBD_HandleEP0_Stall();
		break;
 8000e68:	e08b      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
			USBD_HandleEP0_Stall();
 8000e6a:	f7ff fe69 	bl	8000b40 <USBD_HandleEP0_Stall>
		break;
 8000e6e:	e088      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetDescriptor:
		/* Set Descriptor not supported, so stall */
		USBD_HandleEP0_Stall();
 8000e70:	f7ff fe66 	bl	8000b40 <USBD_HandleEP0_Stall>
		break;
 8000e74:	e085      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000e76:	4b4a      	ldr	r3, [pc, #296]	; (8000fa0 <USB_Device_ProcessControlRequest+0x434>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b04      	cmp	r3, #4
 8000e7e:	d10c      	bne.n	8000e9a <USB_Device_ProcessControlRequest+0x32e>
			/* TODO: Check if interface and altsetting exists and configuration is allowed, else stall */
			device.InterfaceSettings[USB_ControlRequest.wIndex] = USB_ControlRequest.wValue;
 8000e80:	4b48      	ldr	r3, [pc, #288]	; (8000fa4 <USB_Device_ProcessControlRequest+0x438>)
 8000e82:	889b      	ldrh	r3, [r3, #4]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	4619      	mov	r1, r3
 8000e88:	4b46      	ldr	r3, [pc, #280]	; (8000fa4 <USB_Device_ProcessControlRequest+0x438>)
 8000e8a:	885b      	ldrh	r3, [r3, #2]
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	4b42      	ldr	r3, [pc, #264]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000e92:	440b      	add	r3, r1
 8000e94:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
			break;
 8000e98:	e073      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000e9a:	4b41      	ldr	r3, [pc, #260]	; (8000fa0 <USB_Device_ProcessControlRequest+0x434>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	d16d      	bne.n	8000f80 <USB_Device_ProcessControlRequest+0x414>
			USBD_HandleEP0_Stall();
 8000ea4:	f7ff fe4c 	bl	8000b40 <USBD_HandleEP0_Stall>
			break;
 8000ea8:	e06b      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		break;

	case REQ_SetFeature:
		/* we do not support test mode */
		if (Value == FEATURE_SEL_TestMode) {
 8000eaa:	7cfb      	ldrb	r3, [r7, #19]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d102      	bne.n	8000eb6 <USB_Device_ProcessControlRequest+0x34a>
			USBD_HandleEP0_Stall();
 8000eb0:	f7ff fe46 	bl	8000b40 <USBD_HandleEP0_Stall>
			break;
 8000eb4:	e065      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		/* configured state */
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000eb6:	4b3a      	ldr	r3, [pc, #232]	; (8000fa0 <USB_Device_ProcessControlRequest+0x434>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b04      	cmp	r3, #4
 8000ebe:	d138      	bne.n	8000f32 <USB_Device_ProcessControlRequest+0x3c6>
			switch (Value) {
 8000ec0:	7cfb      	ldrb	r3, [r7, #19]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d00a      	beq.n	8000edc <USB_Device_ProcessControlRequest+0x370>
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d000      	beq.n	8000ecc <USB_Device_ProcessControlRequest+0x360>
					device.Endpoints[Index].IsHalted = 1;
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
				}
				break;
			}
			break;
 8000eca:	e05a      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
				device.RemoteWakeUp = 1;
 8000ecc:	4a33      	ldr	r2, [pc, #204]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000ece:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000ed2:	f043 0304 	orr.w	r3, r3, #4
 8000ed6:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
				break;
 8000eda:	e029      	b.n	8000f30 <USB_Device_ProcessControlRequest+0x3c4>
				Index = USB_ControlRequest.wIndex & 0xFF & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK;
 8000edc:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <USB_Device_ProcessControlRequest+0x438>)
 8000ede:	889b      	ldrh	r3, [r3, #4]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	f003 030f 	and.w	r3, r3, #15
 8000ee6:	823b      	strh	r3, [r7, #16]
				if (device.Endpoints[Index].IsConfigured == 0)
 8000ee8:	8a3b      	ldrh	r3, [r7, #16]
 8000eea:	4a2c      	ldr	r2, [pc, #176]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000eec:	212c      	movs	r1, #44	; 0x2c
 8000eee:	fb01 f303 	mul.w	r3, r1, r3
 8000ef2:	4413      	add	r3, r2
 8000ef4:	7a1b      	ldrb	r3, [r3, #8]
 8000ef6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d102      	bne.n	8000f06 <USB_Device_ProcessControlRequest+0x39a>
					USBD_HandleEP0_Stall();
 8000f00:	f7ff fe1e 	bl	8000b40 <USBD_HandleEP0_Stall>
				break;
 8000f04:	e013      	b.n	8000f2e <USB_Device_ProcessControlRequest+0x3c2>
					device.Endpoints[Index].IsHalted = 1;
 8000f06:	8a3b      	ldrh	r3, [r7, #16]
 8000f08:	4a24      	ldr	r2, [pc, #144]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000f0a:	212c      	movs	r1, #44	; 0x2c
 8000f0c:	fb01 f303 	mul.w	r3, r1, r3
 8000f10:	441a      	add	r2, r3
 8000f12:	7a13      	ldrb	r3, [r2, #8]
 8000f14:	f043 0304 	orr.w	r3, r3, #4
 8000f18:	7213      	strb	r3, [r2, #8]
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f20:	4a20      	ldr	r2, [pc, #128]	; (8000fa4 <USB_Device_ProcessControlRequest+0x438>)
 8000f22:	8892      	ldrh	r2, [r2, #4]
 8000f24:	b292      	uxth	r2, r2
 8000f26:	b2d2      	uxtb	r2, r2
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	4798      	blx	r3
				break;
 8000f2e:	bf00      	nop
			break;
 8000f30:	e027      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		}
		/* when addressed, only ep0 can be halted */
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000f32:	4b1b      	ldr	r3, [pc, #108]	; (8000fa0 <USB_Device_ProcessControlRequest+0x434>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b03      	cmp	r3, #3
 8000f3a:	d116      	bne.n	8000f6a <USB_Device_ProcessControlRequest+0x3fe>
			if (Value == FEATURE_SEL_EndpointHalt &&
 8000f3c:	7cfb      	ldrb	r3, [r7, #19]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d113      	bne.n	8000f6a <USB_Device_ProcessControlRequest+0x3fe>
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 8000f42:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <USB_Device_ProcessControlRequest+0x438>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	f003 0303 	and.w	r3, r3, #3
			if (Value == FEATURE_SEL_EndpointHalt &&
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d10d      	bne.n	8000f6a <USB_Device_ProcessControlRequest+0x3fe>
					(USB_ControlRequest.wIndex & 0x00FF) == 0x0) {
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <USB_Device_ProcessControlRequest+0x438>)
 8000f50:	889b      	ldrh	r3, [r3, #4]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	b2db      	uxtb	r3, r3
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d107      	bne.n	8000f6a <USB_Device_ProcessControlRequest+0x3fe>
				device.Endpoints[0].IsHalted = 1;
 8000f5a:	4a10      	ldr	r2, [pc, #64]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000f5c:	7a13      	ldrb	r3, [r2, #8]
 8000f5e:	f043 0304 	orr.w	r3, r3, #4
 8000f62:	7213      	strb	r3, [r2, #8]
				USBD_HandleEP0_Stall();
 8000f64:	f7ff fdec 	bl	8000b40 <USBD_HandleEP0_Stall>
				break;
 8000f68:	e00b      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
			}
		}
		/* default behaviour is stall */
		USBD_HandleEP0_Stall();
 8000f6a:	f7ff fde9 	bl	8000b40 <USBD_HandleEP0_Stall>
		break;
 8000f6e:	e008      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	case REQ_SynchFrame:
		/* Not yet supported */
		USBD_HandleEP0_Stall();
 8000f70:	f7ff fde6 	bl	8000b40 <USBD_HandleEP0_Stall>
		break;
 8000f74:	e005      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>

	default:
		USBD_HandleEP0_Stall();
 8000f76:	f7ff fde3 	bl	8000b40 <USBD_HandleEP0_Stall>
 8000f7a:	e002      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		break;
 8000f7c:	bf00      	nop
 8000f7e:	e000      	b.n	8000f82 <USB_Device_ProcessControlRequest+0x416>
		break;
 8000f80:	bf00      	nop
	}
	device.IsSetupRecieved = 0;
 8000f82:	4a06      	ldr	r2, [pc, #24]	; (8000f9c <USB_Device_ProcessControlRequest+0x430>)
 8000f84:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000f88:	f36f 0341 	bfc	r3, #1, #1
 8000f8c:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
 8000f90:	e000      	b.n	8000f94 <USB_Device_ProcessControlRequest+0x428>
		return;
 8000f92:	bf00      	nop
}
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000bb0 	.word	0x20000bb0
 8000fa0:	20000efd 	.word	0x20000efd
 8000fa4:	20000f00 	.word	0x20000f00

08000fa8 <USBD_HandleEP0_IN>:
 * \brief Handle complete IN transfer on EP0
 *
 * In \ref IN_DATA state it starts a receive and switches to \ref OUT_STATUS state.
 * In \ref IN_STATUS state its starts a new read of setup packets and switches to \ref IDLE.
 */
void USBD_HandleEP0_IN() {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	if (device.EP0_State == IN_DATA) {
 8000fac:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fae:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d109      	bne.n	8000fca <USBD_HandleEP0_IN+0x22>
		/* Read zero length out data packet */
		device.Driver->EndpointReadStart(0,0);
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	4798      	blx	r3
		device.EP0_State = OUT_STATUS;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fc4:	2205      	movs	r2, #5
 8000fc6:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
	if (device.EP0_State == IN_STATUS) {
 8000fca:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fcc:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000fd0:	2b03      	cmp	r3, #3
 8000fd2:	d10b      	bne.n	8000fec <USBD_HandleEP0_IN+0x44>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fdc:	7912      	ldrb	r2, [r2, #4]
 8000fde:	2118      	movs	r1, #24
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4798      	blx	r3
		device.EP0_State = IDLE;
 8000fe4:	4b02      	ldr	r3, [pc, #8]	; (8000ff0 <USBD_HandleEP0_IN+0x48>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000bb0 	.word	0x20000bb0

08000ff4 <USBD_HandleEP0_OUT>:
 * \brief Handle complete OUT transfer on EP0
 *
 * Handles the OUT packet based on the state of endpoint 0. Starts a new read for new SETUP packets, when in \ref OUT_STATUS.
 * When endpoint 0 is in \ref OUT_DATA state, it handles the received data and starts a write transaction for \ref IN_STATUS.
 */
void USBD_HandleEP0_OUT() {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	if (device.EP0_State == OUT_DATA) {
 8000ff8:	4b12      	ldr	r3, [pc, #72]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 8000ffa:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d10c      	bne.n	800101c <USBD_HandleEP0_OUT+0x28>
		/* Now we have the data for handling the request */
		USB_Device_ProcessControlRequest();
 8001002:	f7ff fdb3 	bl	8000b6c <USB_Device_ProcessControlRequest>
		/* Zero length packet for status stage */
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
 8001006:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100c:	2200      	movs	r2, #0
 800100e:	2100      	movs	r1, #0
 8001010:	2000      	movs	r0, #0
 8001012:	4798      	blx	r3
		device.EP0_State = IN_STATUS;
 8001014:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 8001016:	2203      	movs	r2, #3
 8001018:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
	if (device.EP0_State == OUT_STATUS) {
 800101c:	4b09      	ldr	r3, [pc, #36]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 800101e:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8001022:	2b05      	cmp	r3, #5
 8001024:	d10b      	bne.n	800103e <USBD_HandleEP0_OUT+0x4a>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8001026:	4b07      	ldr	r3, [pc, #28]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800102c:	4a05      	ldr	r2, [pc, #20]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 800102e:	7912      	ldrb	r2, [r2, #4]
 8001030:	2118      	movs	r1, #24
 8001032:	4610      	mov	r0, r2
 8001034:	4798      	blx	r3
		device.EP0_State = IDLE;
 8001036:	4b03      	ldr	r3, [pc, #12]	; (8001044 <USBD_HandleEP0_OUT+0x50>)
 8001038:	2201      	movs	r2, #1
 800103a:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000bb0 	.word	0x20000bb0

08001048 <USBD_HandleEP0_SETUP>:
 * Handles the setup package an switches to correct state. If data is send from host to device it switches into \ref OUT_DATA state.
 * When the hosts sends all data within the setup package and \ref wLength equals zero, starts processing the request and sends a
 * in status reponse including the switch to \ref IN_STATUS.
 * When the host expects data from the device, the function processes the control request and switches to \ref IN_DATA state.
 */
void USBD_HandleEP0_SETUP() {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
	/* read setup package from ep0 */
	int32_t ret_val = device.Driver->EndpointRead(0,(void*)&USB_ControlRequest,8);
 800104e:	4b21      	ldr	r3, [pc, #132]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001054:	2208      	movs	r2, #8
 8001056:	4920      	ldr	r1, [pc, #128]	; (80010d8 <USBD_HandleEP0_SETUP+0x90>)
 8001058:	2000      	movs	r0, #0
 800105a:	4798      	blx	r3
 800105c:	6078      	str	r0, [r7, #4]
#if NO_COPY_DRIVER
	MEMCPY(&USB_ControlRequest,device.Endpoints[0].OutBuffer,sizeof(USB_ControlRequest));
#endif
	device.IsSetupRecieved = true;
 800105e:	4a1d      	ldr	r2, [pc, #116]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 8001060:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8001064:	f043 0302 	orr.w	r3, r3, #2
 8001068:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
	if (ret_val != 8 )
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b08      	cmp	r3, #8
 8001070:	d12c      	bne.n	80010cc <USBD_HandleEP0_SETUP+0x84>
		return;

	/* preprocess */
	/* if length is zero we have only a in_status phase */
	if (USB_ControlRequest.wLength==0) {
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <USBD_HandleEP0_SETUP+0x90>)
 8001074:	88db      	ldrh	r3, [r3, #6]
 8001076:	b29b      	uxth	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d10d      	bne.n	8001098 <USBD_HandleEP0_SETUP+0x50>
		device.EP0_State = IN_STATUS;
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 800107e:	2203      	movs	r2, #3
 8001080:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		USB_Device_ProcessControlRequest();
 8001084:	f7ff fd72 	bl	8000b6c <USB_Device_ProcessControlRequest>
		device.Driver->EndpointWrite(0,0,0);
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2000      	movs	r0, #0
 8001094:	4798      	blx	r3
 8001096:	e01a      	b.n	80010ce <USBD_HandleEP0_SETUP+0x86>
	} else {
		if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION) {
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <USBD_HandleEP0_SETUP+0x90>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b25b      	sxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	da06      	bge.n	80010b0 <USBD_HandleEP0_SETUP+0x68>
			device.EP0_State = IN_DATA;
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 80010a4:	2202      	movs	r2, #2
 80010a6:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			USB_Device_ProcessControlRequest();
 80010aa:	f7ff fd5f 	bl	8000b6c <USB_Device_ProcessControlRequest>
 80010ae:	e00e      	b.n	80010ce <USBD_HandleEP0_SETUP+0x86>
		}
		else {
			device.EP0_State = OUT_DATA;
 80010b0:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 80010b2:	2204      	movs	r2, #4
 80010b4:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <USBD_HandleEP0_SETUP+0x8c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010be:	4a06      	ldr	r2, [pc, #24]	; (80010d8 <USBD_HandleEP0_SETUP+0x90>)
 80010c0:	88d2      	ldrh	r2, [r2, #6]
 80010c2:	b292      	uxth	r2, r2
 80010c4:	4611      	mov	r1, r2
 80010c6:	2000      	movs	r0, #0
 80010c8:	4798      	blx	r3
 80010ca:	e000      	b.n	80010ce <USBD_HandleEP0_SETUP+0x86>
		return;
 80010cc:	bf00      	nop
		}
	}
}
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000bb0 	.word	0x20000bb0
 80010d8:	20000f00 	.word	0x20000f00

080010dc <USBD_SignalDeviceEventHandler>:
 * The device can have several events, where it notifies the application about.
 *
 * \note Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 * \see USB_USBD_EVENT
 */
void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
	int i;
	switch (event) {
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	2b09      	cmp	r3, #9
 80010ea:	f200 80fd 	bhi.w	80012e8 <USBD_SignalDeviceEventHandler+0x20c>
 80010ee:	a201      	add	r2, pc, #4	; (adr r2, 80010f4 <USBD_SignalDeviceEventHandler+0x18>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	0800124b 	.word	0x0800124b
 80010f8:	08001239 	.word	0x08001239
 80010fc:	08001227 	.word	0x08001227
 8001100:	0800122d 	.word	0x0800122d
 8001104:	0800111d 	.word	0x0800111d
 8001108:	080012e9 	.word	0x080012e9
 800110c:	080012d1 	.word	0x080012d1
 8001110:	080012c1 	.word	0x080012c1
 8001114:	080012e9 	.word	0x080012e9
 8001118:	08001221 	.word	0x08001221
	case XMC_USBD_EVENT_RESET:
		USB_DeviceState = DEVICE_STATE_Default;
 800111c:	4b74      	ldr	r3, [pc, #464]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 800111e:	2202      	movs	r2, #2
 8001120:	701a      	strb	r2, [r3, #0]
		device.EP0_State = IDLE;
 8001122:	4b74      	ldr	r3, [pc, #464]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001124:	2201      	movs	r2, #1
 8001126:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		device.RemoteWakeUp = 0;
 800112a:	4a72      	ldr	r2, [pc, #456]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 800112c:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8001130:	f36f 0382 	bfc	r3, #2, #1
 8001134:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
		/* Reset endpoints and configuration */
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	e050      	b.n	80011e0 <USBD_SignalDeviceEventHandler+0x104>
			device.Endpoints[i].InInUse = 0;
 800113e:	4a6d      	ldr	r2, [pc, #436]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	212c      	movs	r1, #44	; 0x2c
 8001144:	fb01 f303 	mul.w	r3, r1, r3
 8001148:	441a      	add	r2, r3
 800114a:	8913      	ldrh	r3, [r2, #8]
 800114c:	f36f 1304 	bfc	r3, #4, #1
 8001150:	8113      	strh	r3, [r2, #8]
			device.Endpoints[i].OutInUse = 0;
 8001152:	4a68      	ldr	r2, [pc, #416]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	212c      	movs	r1, #44	; 0x2c
 8001158:	fb01 f303 	mul.w	r3, r1, r3
 800115c:	441a      	add	r2, r3
 800115e:	8913      	ldrh	r3, [r2, #8]
 8001160:	f36f 03c3 	bfc	r3, #3, #1
 8001164:	8113      	strh	r3, [r2, #8]
			device.Endpoints[i].IsHalted = 0;
 8001166:	4a63      	ldr	r2, [pc, #396]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	212c      	movs	r1, #44	; 0x2c
 800116c:	fb01 f303 	mul.w	r3, r1, r3
 8001170:	441a      	add	r2, r3
 8001172:	7a13      	ldrb	r3, [r2, #8]
 8001174:	f36f 0382 	bfc	r3, #2, #1
 8001178:	7213      	strb	r3, [r2, #8]
			if (i!=0 && device.Endpoints[i].IsConfigured) {
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d02c      	beq.n	80011da <USBD_SignalDeviceEventHandler+0xfe>
 8001180:	4a5c      	ldr	r2, [pc, #368]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	212c      	movs	r1, #44	; 0x2c
 8001186:	fb01 f303 	mul.w	r3, r1, r3
 800118a:	4413      	add	r3, r2
 800118c:	7a1b      	ldrb	r3, [r3, #8]
 800118e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d020      	beq.n	80011da <USBD_SignalDeviceEventHandler+0xfe>
				device.Driver->EndpointUnconfigure(device.Endpoints[i].Address);
 8001198:	4b56      	ldr	r3, [pc, #344]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6a1b      	ldr	r3, [r3, #32]
 800119e:	4955      	ldr	r1, [pc, #340]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	202c      	movs	r0, #44	; 0x2c
 80011a4:	fb00 f202 	mul.w	r2, r0, r2
 80011a8:	440a      	add	r2, r1
 80011aa:	3204      	adds	r2, #4
 80011ac:	7812      	ldrb	r2, [r2, #0]
 80011ae:	4610      	mov	r0, r2
 80011b0:	4798      	blx	r3
				device.Endpoints[i].IsConfigured = 0;
 80011b2:	4a50      	ldr	r2, [pc, #320]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	212c      	movs	r1, #44	; 0x2c
 80011b8:	fb01 f303 	mul.w	r3, r1, r3
 80011bc:	441a      	add	r2, r3
 80011be:	7a13      	ldrb	r3, [r2, #8]
 80011c0:	f36f 0300 	bfc	r3, #0, #1
 80011c4:	7213      	strb	r3, [r2, #8]
				device.Endpoints[i].IsEnabled = 0;
 80011c6:	4a4b      	ldr	r2, [pc, #300]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	212c      	movs	r1, #44	; 0x2c
 80011cc:	fb01 f303 	mul.w	r3, r1, r3
 80011d0:	441a      	add	r2, r3
 80011d2:	7a13      	ldrb	r3, [r2, #8]
 80011d4:	f36f 0341 	bfc	r3, #1, #1
 80011d8:	7213      	strb	r3, [r2, #8]
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	3301      	adds	r3, #1
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	ddab      	ble.n	800113e <USBD_SignalDeviceEventHandler+0x62>
			}
		}
		device.Configuration = 0;
 80011e6:	4b43      	ldr	r3, [pc, #268]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
		for (i=0;i<NUM_INTERFACES;i++) {
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	e009      	b.n	8001208 <USBD_SignalDeviceEventHandler+0x12c>
			device.InterfaceSettings[i] = 0;
 80011f4:	4a3f      	ldr	r2, [pc, #252]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	4413      	add	r3, r2
 80011fa:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80011fe:	2200      	movs	r2, #0
 8001200:	701a      	strb	r2, [r3, #0]
		for (i=0;i<NUM_INTERFACES;i++) {
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	3301      	adds	r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2b00      	cmp	r3, #0
 800120c:	ddf2      	ble.n	80011f4 <USBD_SignalDeviceEventHandler+0x118>
		}
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 800120e:	4b39      	ldr	r3, [pc, #228]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001214:	4a37      	ldr	r2, [pc, #220]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001216:	7912      	ldrb	r2, [r2, #4]
 8001218:	2118      	movs	r1, #24
 800121a:	4610      	mov	r0, r2
 800121c:	4798      	blx	r3
		break;
 800121e:	e064      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_SOF:
		EVENT_USB_Device_StartOfFrame();
 8001220:	f7ff fb3e 	bl	80008a0 <EVENT_USB_Device_StartOfFrame>
		break;
 8001224:	e061      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_CONNECT:
		EVENT_USB_Device_Connect();
 8001226:	f7ff fae3 	bl	80007f0 <EVENT_USB_Device_Connect>
		break;
 800122a:	e05e      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_DISCONNECT:
		USB_DeviceState = DEVICE_STATE_Powered;
 800122c:	4b30      	ldr	r3, [pc, #192]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_Disconnect();
 8001232:	f7ff fae4 	bl	80007fe <EVENT_USB_Device_Disconnect>
		break;
 8001236:	e058      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_POWER_OFF:
		 USB_DeviceState = DEVICE_STATE_Unattached;
 8001238:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
		 device.Driver->EndpointUnconfigure(0);
 800123e:	4b2d      	ldr	r3, [pc, #180]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	2000      	movs	r0, #0
 8001246:	4798      	blx	r3
		 break;
 8001248:	e04f      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
    case XMC_USBD_EVENT_POWER_ON:
		 USB_DeviceState = DEVICE_STATE_Powered;
 800124a:	4b29      	ldr	r3, [pc, #164]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
		 memset(&device,0x0,sizeof(USB_Device_t));
 8001250:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001254:	2100      	movs	r1, #0
 8001256:	4827      	ldr	r0, [pc, #156]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001258:	f006 fbf8 	bl	8007a4c <memset>
		 device.Driver = &Driver_USBD0;
 800125c:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 800125e:	4a26      	ldr	r2, [pc, #152]	; (80012f8 <USBD_SignalDeviceEventHandler+0x21c>)
 8001260:	601a      	str	r2, [r3, #0]
		 device.EP0_State = IDLE;
 8001262:	4b24      	ldr	r3, [pc, #144]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001264:	2201      	movs	r2, #1
 8001266:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		 device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 800126a:	4b22      	ldr	r3, [pc, #136]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 800126c:	4a23      	ldr	r2, [pc, #140]	; (80012fc <USBD_SignalDeviceEventHandler+0x220>)
 800126e:	621a      	str	r2, [r3, #32]
		 device.Endpoints[0].InBufferLength = 256;
 8001270:	4b20      	ldr	r3, [pc, #128]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001272:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001276:	625a      	str	r2, [r3, #36]	; 0x24
		 device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8001278:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 800127a:	4a21      	ldr	r2, [pc, #132]	; (8001300 <USBD_SignalDeviceEventHandler+0x224>)
 800127c:	615a      	str	r2, [r3, #20]
		 device.Endpoints[0].OutBufferLength = 256;
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001280:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001284:	619a      	str	r2, [r3, #24]
		 device.Endpoints[0].Direction = 0;
 8001286:	4a1b      	ldr	r2, [pc, #108]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001288:	7913      	ldrb	r3, [r2, #4]
 800128a:	f36f 13c7 	bfc	r3, #7, #1
 800128e:	7113      	strb	r3, [r2, #4]
		 device.Endpoints[0].IsConfigured = 1;
 8001290:	4a18      	ldr	r2, [pc, #96]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 8001292:	7a13      	ldrb	r3, [r2, #8]
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	7213      	strb	r3, [r2, #8]
		 device.Endpoints[0].IsEnabled = 1;
 800129a:	4a16      	ldr	r2, [pc, #88]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 800129c:	7a13      	ldrb	r3, [r2, #8]
 800129e:	f043 0302 	orr.w	r3, r3, #2
 80012a2:	7213      	strb	r3, [r2, #8]
		 device.Endpoints[0].MaxPacketSize = 64;
 80012a4:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80012a6:	8913      	ldrh	r3, [r2, #8]
 80012a8:	2140      	movs	r1, #64	; 0x40
 80012aa:	f361 138c 	bfi	r3, r1, #6, #7
 80012ae:	8113      	strh	r3, [r2, #8]

		  /* then configure endpoint 0 */
		 device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 80012b0:	4b10      	ldr	r3, [pc, #64]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	2240      	movs	r2, #64	; 0x40
 80012b8:	2100      	movs	r1, #0
 80012ba:	2000      	movs	r0, #0
 80012bc:	4798      	blx	r3
					   (uint8_t)XMC_USBD_MAX_PACKET_SIZE);

		break;
 80012be:	e014      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_REMOTE_WAKEUP:
		break;
	case XMC_USBD_EVENT_RESUME:
		USB_DeviceState = device.PreSuspendDeviceState;
 80012c0:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80012c2:	f893 213a 	ldrb.w	r2, [r3, #314]	; 0x13a
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 80012c8:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_WakeUp();
 80012ca:	f7ff faf0 	bl	80008ae <EVENT_USB_Device_WakeUp>
		break;
 80012ce:	e00c      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_SUSPEND:
		device.PreSuspendDeviceState = USB_DeviceState;
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <USBD_SignalDeviceEventHandler+0x218>)
 80012d8:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
		USB_DeviceState = DEVICE_STATE_Suspended;
 80012dc:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <USBD_SignalDeviceEventHandler+0x214>)
 80012de:	2205      	movs	r2, #5
 80012e0:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_Suspend();
 80012e2:	f7ff faeb 	bl	80008bc <EVENT_USB_Device_Suspend>
		break;
 80012e6:	e000      	b.n	80012ea <USBD_SignalDeviceEventHandler+0x20e>
	default:
		return;
 80012e8:	bf00      	nop
	}
}
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000efd 	.word	0x20000efd
 80012f4:	20000bb0 	.word	0x20000bb0
 80012f8:	080083ac 	.word	0x080083ac
 80012fc:	200009b0 	.word	0x200009b0
 8001300:	20000ab0 	.word	0x20000ab0

08001304 <USBD_SignalEndpointEvent_Handler>:
 *
 * \param[in] ep_addr Endpoint address
 * \param[in] ep_event Endpoint event type
 *
 */
void USBD_SignalEndpointEvent_Handler (uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	460a      	mov	r2, r1
 800130e:	71fb      	strb	r3, [r7, #7]
 8001310:	4613      	mov	r3, r2
 8001312:	71bb      	strb	r3, [r7, #6]
	USBD_Endpoint_t *ep =  &device.Endpoints[ep_addr & ENDPOINT_EPNUM_MASK];
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	f003 030f 	and.w	r3, r3, #15
 800131a:	222c      	movs	r2, #44	; 0x2c
 800131c:	fb02 f303 	mul.w	r3, r2, r3
 8001320:	4a5d      	ldr	r2, [pc, #372]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 8001322:	4413      	add	r3, r2
 8001324:	3304      	adds	r3, #4
 8001326:	617b      	str	r3, [r7, #20]
	uint8_t temp_num,temp_dir;
	int32_t data_count;
	/* store CurrentEndpoint and direction for restore after handling */
	temp_num = device.CurrentEndpoint;
 8001328:	4b5b      	ldr	r3, [pc, #364]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 800132a:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800132e:	74fb      	strb	r3, [r7, #19]
	temp_dir = device.CurrentDirection;
 8001330:	4b59      	ldr	r3, [pc, #356]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 8001332:	f893 313d 	ldrb.w	r3, [r3, #317]	; 0x13d
 8001336:	74bb      	strb	r3, [r7, #18]
	/* select the given endpoint */
	device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	f003 030f 	and.w	r3, r3, #15
 800133e:	b2da      	uxtb	r2, r3
 8001340:	4b55      	ldr	r3, [pc, #340]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 8001342:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800134c:	b2da      	uxtb	r2, r3
 800134e:	4b52      	ldr	r3, [pc, #328]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 8001350:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	/* choose what to do based on the event */
	switch (ep_event) {
 8001354:	79bb      	ldrb	r3, [r7, #6]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d013      	beq.n	8001382 <USBD_SignalEndpointEvent_Handler+0x7e>
 800135a:	2b02      	cmp	r3, #2
 800135c:	d03a      	beq.n	80013d4 <USBD_SignalEndpointEvent_Handler+0xd0>
 800135e:	2b00      	cmp	r3, #0
 8001360:	f040 808e 	bne.w	8001480 <USBD_SignalEndpointEvent_Handler+0x17c>
	case XMC_USBD_EP_EVENT_SETUP:
		ep->OutInUse = 0;
 8001364:	697a      	ldr	r2, [r7, #20]
 8001366:	8893      	ldrh	r3, [r2, #4]
 8001368:	f36f 03c3 	bfc	r3, #3, #1
 800136c:	8093      	strh	r3, [r2, #4]
		switch(device.CurrentEndpoint) {
 800136e:	4b4a      	ldr	r3, [pc, #296]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 8001370:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8001374:	2b00      	cmp	r3, #0
 8001376:	d000      	beq.n	800137a <USBD_SignalEndpointEvent_Handler+0x76>
		case 0:
			USBD_HandleEP0_SETUP();
			break;
		default:
			break;
 8001378:	e002      	b.n	8001380 <USBD_SignalEndpointEvent_Handler+0x7c>
			USBD_HandleEP0_SETUP();
 800137a:	f7ff fe65 	bl	8001048 <USBD_HandleEP0_SETUP>
			break;
 800137e:	bf00      	nop
		}
		break;
 8001380:	e07e      	b.n	8001480 <USBD_SignalEndpointEvent_Handler+0x17c>
	case XMC_USBD_EP_EVENT_OUT:
		ep->IsOutRecieved = 1;
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	8893      	ldrh	r3, [r2, #4]
 8001386:	f043 0320 	orr.w	r3, r3, #32
 800138a:	8093      	strh	r3, [r2, #4]
		if (ep->OutBytesAvailable == 0) {
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d110      	bne.n	80013b6 <USBD_SignalEndpointEvent_Handler+0xb2>
			ep->OutOffset = 0; /* clear offset, new data is there */
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 800139a:	4b3f      	ldr	r3, [pc, #252]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a0:	697a      	ldr	r2, [r7, #20]
 80013a2:	7810      	ldrb	r0, [r2, #0]
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	6911      	ldr	r1, [r2, #16]
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	6952      	ldr	r2, [r2, #20]
 80013ac:	4798      	blx	r3
 80013ae:	4603      	mov	r3, r0
 80013b0:	461a      	mov	r2, r3
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	609a      	str	r2, [r3, #8]
		}
		ep->OutInUse = 0;
 80013b6:	697a      	ldr	r2, [r7, #20]
 80013b8:	8893      	ldrh	r3, [r2, #4]
 80013ba:	f36f 03c3 	bfc	r3, #3, #1
 80013be:	8093      	strh	r3, [r2, #4]
		switch(device.CurrentEndpoint) {
 80013c0:	4b35      	ldr	r3, [pc, #212]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 80013c2:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d000      	beq.n	80013cc <USBD_SignalEndpointEvent_Handler+0xc8>
		case 0:
			USBD_HandleEP0_OUT();
			break;
		default:
			break;
 80013ca:	e002      	b.n	80013d2 <USBD_SignalEndpointEvent_Handler+0xce>
			USBD_HandleEP0_OUT();
 80013cc:	f7ff fe12 	bl	8000ff4 <USBD_HandleEP0_OUT>
			break;
 80013d0:	bf00      	nop
		}
		break;
 80013d2:	e055      	b.n	8001480 <USBD_SignalEndpointEvent_Handler+0x17c>
	case XMC_USBD_EP_EVENT_IN:
		/* loop write transfers */
		if (ep->InDataLeft> 0) {
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d017      	beq.n	800140c <USBD_SignalEndpointEvent_Handler+0x108>
			data_count = device.Driver->EndpointWrite(ep->Address,ep->InDataBuffer,ep->InDataLeft);
 80013dc:	4b2e      	ldr	r3, [pc, #184]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	7810      	ldrb	r0, [r2, #0]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80013ea:	697a      	ldr	r2, [r7, #20]
 80013ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80013ee:	4798      	blx	r3
 80013f0:	60f8      	str	r0, [r7, #12]
			ep->InDataLeft -= data_count;
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	1ad2      	subs	r2, r2, r3
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	625a      	str	r2, [r3, #36]	; 0x24
			ep->InDataBuffer+= data_count;
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	441a      	add	r2, r3
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	629a      	str	r2, [r3, #40]	; 0x28
			return;
 800140a:	e041      	b.n	8001490 <USBD_SignalEndpointEvent_Handler+0x18c>
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 && ep->InBytesAvailable!=USB_ControlRequest.wLength && ep->InBytesAvailable % ep->MaxPacketSize == 0) {
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	f003 030f 	and.w	r3, r3, #15
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b00      	cmp	r3, #0
 8001418:	d120      	bne.n	800145c <USBD_SignalEndpointEvent_Handler+0x158>
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d01c      	beq.n	800145c <USBD_SignalEndpointEvent_Handler+0x158>
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	4a1d      	ldr	r2, [pc, #116]	; (800149c <USBD_SignalEndpointEvent_Handler+0x198>)
 8001428:	88d2      	ldrh	r2, [r2, #6]
 800142a:	b292      	uxth	r2, r2
 800142c:	4293      	cmp	r3, r2
 800142e:	d015      	beq.n	800145c <USBD_SignalEndpointEvent_Handler+0x158>
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	697a      	ldr	r2, [r7, #20]
 8001436:	8892      	ldrh	r2, [r2, #4]
 8001438:	f3c2 1286 	ubfx	r2, r2, #6, #7
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001442:	fb02 f201 	mul.w	r2, r2, r1
 8001446:	1a9b      	subs	r3, r3, r2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d107      	bne.n	800145c <USBD_SignalEndpointEvent_Handler+0x158>
			/* if the amount of data for endpoint 0 is exact the requested amount, then no zlp has to be send */
			device.Driver->EndpointWrite(ep->Address,0,0);
 800144c:	4b12      	ldr	r3, [pc, #72]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	7810      	ldrb	r0, [r2, #0]
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	4798      	blx	r3
		}
		ep->InBytesAvailable = 0;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2200      	movs	r2, #0
 8001460:	619a      	str	r2, [r3, #24]
		ep->InInUse = 0;
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	8893      	ldrh	r3, [r2, #4]
 8001466:	f36f 1304 	bfc	r3, #4, #1
 800146a:	8093      	strh	r3, [r2, #4]
		switch(device.CurrentEndpoint) {
 800146c:	4b0a      	ldr	r3, [pc, #40]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 800146e:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8001472:	2b00      	cmp	r3, #0
 8001474:	d000      	beq.n	8001478 <USBD_SignalEndpointEvent_Handler+0x174>
		case 0:
			USBD_HandleEP0_IN();
			break;
		default:
			break;
 8001476:	e002      	b.n	800147e <USBD_SignalEndpointEvent_Handler+0x17a>
			USBD_HandleEP0_IN();
 8001478:	f7ff fd96 	bl	8000fa8 <USBD_HandleEP0_IN>
			break;
 800147c:	bf00      	nop
		}
		break;
 800147e:	bf00      	nop
	}
	device.CurrentEndpoint = temp_num;
 8001480:	4a05      	ldr	r2, [pc, #20]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 8001482:	7cfb      	ldrb	r3, [r7, #19]
 8001484:	f882 313c 	strb.w	r3, [r2, #316]	; 0x13c
	device.CurrentDirection = temp_dir;
 8001488:	4a03      	ldr	r2, [pc, #12]	; (8001498 <USBD_SignalEndpointEvent_Handler+0x194>)
 800148a:	7cbb      	ldrb	r3, [r7, #18]
 800148c:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d
}
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000bb0 	.word	0x20000bb0
 800149c:	20000f00 	.word	0x20000f00

080014a0 <USBD_Initialize>:
 * \brief Initialize driver core and driver
 *
 * Intializes the USB driver core data structures and sets it into default state. Afterwards
 * it initializes the USB device controller driver and prepare it for connection via \ref USBD_Connect.
 */
int USBD_Initialize(XMC_USBD_t *usb_init) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	int32_t status = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
	memset(&device,0x0,sizeof(USB_Device_t));
 80014ac:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014b0:	2100      	movs	r1, #0
 80014b2:	4829      	ldr	r0, [pc, #164]	; (8001558 <USBD_Initialize+0xb8>)
 80014b4:	f006 faca 	bl	8007a4c <memset>
	USB_DeviceState = DEVICE_STATE_Unattached;
 80014b8:	4b28      	ldr	r3, [pc, #160]	; (800155c <USBD_Initialize+0xbc>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]
	device.Driver = &Driver_USBD0;
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <USBD_Initialize+0xb8>)
 80014c0:	4a27      	ldr	r2, [pc, #156]	; (8001560 <USBD_Initialize+0xc0>)
 80014c2:	601a      	str	r2, [r3, #0]
	device.EP0_State = IDLE;
 80014c4:	4b24      	ldr	r3, [pc, #144]	; (8001558 <USBD_Initialize+0xb8>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 80014cc:	4b22      	ldr	r3, [pc, #136]	; (8001558 <USBD_Initialize+0xb8>)
 80014ce:	4a25      	ldr	r2, [pc, #148]	; (8001564 <USBD_Initialize+0xc4>)
 80014d0:	621a      	str	r2, [r3, #32]
	device.Endpoints[0].InBufferLength = 256;
 80014d2:	4b21      	ldr	r3, [pc, #132]	; (8001558 <USBD_Initialize+0xb8>)
 80014d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014d8:	625a      	str	r2, [r3, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 80014da:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <USBD_Initialize+0xb8>)
 80014dc:	4a22      	ldr	r2, [pc, #136]	; (8001568 <USBD_Initialize+0xc8>)
 80014de:	615a      	str	r2, [r3, #20]
	device.Endpoints[0].OutBufferLength = 256;
 80014e0:	4b1d      	ldr	r3, [pc, #116]	; (8001558 <USBD_Initialize+0xb8>)
 80014e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014e6:	619a      	str	r2, [r3, #24]
	device.Endpoints[0].Direction = 0;
 80014e8:	4a1b      	ldr	r2, [pc, #108]	; (8001558 <USBD_Initialize+0xb8>)
 80014ea:	7913      	ldrb	r3, [r2, #4]
 80014ec:	f36f 13c7 	bfc	r3, #7, #1
 80014f0:	7113      	strb	r3, [r2, #4]
	device.Endpoints[0].IsConfigured = 1;
 80014f2:	4a19      	ldr	r2, [pc, #100]	; (8001558 <USBD_Initialize+0xb8>)
 80014f4:	7a13      	ldrb	r3, [r2, #8]
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	7213      	strb	r3, [r2, #8]
	device.Endpoints[0].IsEnabled = 1;
 80014fc:	4a16      	ldr	r2, [pc, #88]	; (8001558 <USBD_Initialize+0xb8>)
 80014fe:	7a13      	ldrb	r3, [r2, #8]
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	7213      	strb	r3, [r2, #8]
	device.Endpoints[0].MaxPacketSize = 64;
 8001506:	4a14      	ldr	r2, [pc, #80]	; (8001558 <USBD_Initialize+0xb8>)
 8001508:	8913      	ldrh	r3, [r2, #8]
 800150a:	2140      	movs	r1, #64	; 0x40
 800150c:	f361 138c 	bfi	r3, r1, #6, #7
 8001510:	8113      	strh	r3, [r2, #8]

	/* First initalize the device */
	status = device.Driver->Initialize(usb_init);
 8001512:	4b11      	ldr	r3, [pc, #68]	; (8001558 <USBD_Initialize+0xb8>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	4798      	blx	r3
 800151c:	4603      	mov	r3, r0
 800151e:	60fb      	str	r3, [r7, #12]
	if (status != XMC_USBD_STATUS_OK)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d002      	beq.n	800152c <USBD_Initialize+0x8c>
		return -1;
 8001526:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800152a:	e011      	b.n	8001550 <USBD_Initialize+0xb0>

	/* then configure endpoint 0 */
	device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <USBD_Initialize+0xb8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	2240      	movs	r2, #64	; 0x40
 8001534:	2100      	movs	r1, #0
 8001536:	2000      	movs	r0, #0
 8001538:	4798      	blx	r3
			(uint8_t)XMC_USBD_MAX_PACKET_SIZE);
	if (status != XMC_USBD_STATUS_OK) {
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d006      	beq.n	800154e <USBD_Initialize+0xae>
		device.Driver->Uninitialize();
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <USBD_Initialize+0xb8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	4798      	blx	r3
		return -1;
 8001548:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800154c:	e000      	b.n	8001550 <USBD_Initialize+0xb0>
	}

	return 0;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000bb0 	.word	0x20000bb0
 800155c:	20000efd 	.word	0x20000efd
 8001560:	080083ac 	.word	0x080083ac
 8001564:	200009b0 	.word	0x200009b0
 8001568:	20000ab0 	.word	0x20000ab0

0800156c <USB_IsEnumDone>:
/**
 * \brief Is the enumeration finished?
 *
 * Tell the USB device controller driver if the enumeration interrupt have been reached
 */
int USB_IsEnumDone(void){
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	if (device.Driver->IsEnumDone())
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <USB_IsEnumDone+0x1c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001576:	4798      	blx	r3
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <USB_IsEnumDone+0x16>
		return 1;
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <USB_IsEnumDone+0x18>
	else
		return 0;
 8001582:	2300      	movs	r3, #0
 }
 8001584:	4618      	mov	r0, r3
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000bb0 	.word	0x20000bb0

0800158c <USBD_SetEndpointBuffer>:
 *
 * \param[in] addr Endpoint address
 * \param[in] buf Buffer pointer
 * \param[in] len Buffer length
 */
void USBD_SetEndpointBuffer(uint8_t addr,uint8_t *buf,uint16_t len) {
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	6039      	str	r1, [r7, #0]
 8001596:	71fb      	strb	r3, [r7, #7]
 8001598:	4613      	mov	r3, r2
 800159a:	80bb      	strh	r3, [r7, #4]
	uint8_t number  = addr & ENDPOINT_EPNUM_MASK;
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	73fb      	strb	r3, [r7, #15]
	if (addr & ENDPOINT_DIR_MASK) {
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	da12      	bge.n	80015d2 <USBD_SetEndpointBuffer+0x46>
		device.Endpoints[number].InBuffer = buf;
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	4a15      	ldr	r2, [pc, #84]	; (8001604 <USBD_SetEndpointBuffer+0x78>)
 80015b0:	212c      	movs	r1, #44	; 0x2c
 80015b2:	fb01 f303 	mul.w	r3, r1, r3
 80015b6:	4413      	add	r3, r2
 80015b8:	3320      	adds	r3, #32
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	601a      	str	r2, [r3, #0]
		device.Endpoints[number].InBufferLength = len;
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	88ba      	ldrh	r2, [r7, #4]
 80015c2:	4910      	ldr	r1, [pc, #64]	; (8001604 <USBD_SetEndpointBuffer+0x78>)
 80015c4:	202c      	movs	r0, #44	; 0x2c
 80015c6:	fb00 f303 	mul.w	r3, r0, r3
 80015ca:	440b      	add	r3, r1
 80015cc:	3324      	adds	r3, #36	; 0x24
 80015ce:	601a      	str	r2, [r3, #0]
	} else {
		device.Endpoints[number].OutBuffer = buf;
		device.Endpoints[number].OutBufferLength = len;
	}
}
 80015d0:	e011      	b.n	80015f6 <USBD_SetEndpointBuffer+0x6a>
		device.Endpoints[number].OutBuffer = buf;
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
 80015d4:	4a0b      	ldr	r2, [pc, #44]	; (8001604 <USBD_SetEndpointBuffer+0x78>)
 80015d6:	212c      	movs	r1, #44	; 0x2c
 80015d8:	fb01 f303 	mul.w	r3, r1, r3
 80015dc:	4413      	add	r3, r2
 80015de:	3314      	adds	r3, #20
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	601a      	str	r2, [r3, #0]
		device.Endpoints[number].OutBufferLength = len;
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	88ba      	ldrh	r2, [r7, #4]
 80015e8:	4906      	ldr	r1, [pc, #24]	; (8001604 <USBD_SetEndpointBuffer+0x78>)
 80015ea:	202c      	movs	r0, #44	; 0x2c
 80015ec:	fb00 f303 	mul.w	r3, r0, r3
 80015f0:	440b      	add	r3, r1
 80015f2:	3318      	adds	r3, #24
 80015f4:	601a      	str	r2, [r3, #0]
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000bb0 	.word	0x20000bb0

08001608 <XMC_USBD_lDeviceActive>:
 * Therefore the endpoint inInUse flag are checked and if one endpoint is in use, 1 is returned,
 * else 0 is returned.
 * @return 1 if an endpoint is active else 0
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t result = 0U;
 8001610:	2300      	movs	r3, #0
 8001612:	73bb      	strb	r3, [r7, #14]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001614:	2300      	movs	r3, #0
 8001616:	73fb      	strb	r3, [r7, #15]
 8001618:	e01c      	b.n	8001654 <XMC_USBD_lDeviceActive+0x4c>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	4a13      	ldr	r2, [pc, #76]	; (800166c <XMC_USBD_lDeviceActive+0x64>)
 800161e:	2134      	movs	r1, #52	; 0x34
 8001620:	fb01 f303 	mul.w	r3, r1, r3
 8001624:	4413      	add	r3, r2
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10b      	bne.n	800164a <XMC_USBD_lDeviceActive+0x42>
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	4a0d      	ldr	r2, [pc, #52]	; (800166c <XMC_USBD_lDeviceActive+0x64>)
 8001636:	2134      	movs	r1, #52	; 0x34
 8001638:	fb01 f303 	mul.w	r3, r1, r3
 800163c:	4413      	add	r3, r2
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <XMC_USBD_lDeviceActive+0x46>
    {
      result = 1U;
 800164a:	2301      	movs	r3, #1
 800164c:	73bb      	strb	r3, [r7, #14]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	3301      	adds	r3, #1
 8001652:	73fb      	strb	r3, [r7, #15]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	7b1b      	ldrb	r3, [r3, #12]
 8001658:	7bfa      	ldrb	r2, [r7, #15]
 800165a:	429a      	cmp	r2, r3
 800165c:	d3dd      	bcc.n	800161a <XMC_USBD_lDeviceActive+0x12>
    }
  }
  return result;
 800165e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	20000cf4 	.word	0x20000cf4

08001670 <XMC_USBD_lReadFifo>:
 *
 * @arg ep_num the endpoint to read for
 * @arg byte_count the byte count to read
 */
static void XMC_USBD_lReadFifo(const uint32_t ep_num,const uint32_t byte_count) 
{
 8001670:	b480      	push	{r7}
 8001672:	b08b      	sub	sp, #44	; 0x2c
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num];
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2234      	movs	r2, #52	; 0x34
 800167e:	fb02 f303 	mul.w	r3, r2, r3
 8001682:	4a34      	ldr	r2, [pc, #208]	; (8001754 <XMC_USBD_lReadFifo+0xe4>)
 8001684:	4413      	add	r3, r2
 8001686:	623b      	str	r3, [r7, #32]
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 8001688:	4b32      	ldr	r3, [pc, #200]	; (8001754 <XMC_USBD_lReadFifo+0xe4>)
 800168a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800168e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 8001690:	4a30      	ldr	r2, [pc, #192]	; (8001754 <XMC_USBD_lReadFifo+0xe4>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	3370      	adds	r3, #112	; 0x70
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	60fb      	str	r3, [r7, #12]
  word_count = (byte_count >> 2U );
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	089b      	lsrs	r3, r3, #2
 80016a4:	61bb      	str	r3, [r7, #24]
  temp_word_count = (word_count << 2U);
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	617b      	str	r3, [r7, #20]
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 80016ac:	7b7b      	ldrb	r3, [r7, #13]
 80016ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d047      	beq.n	8001748 <XMC_USBD_lReadFifo+0xd8>
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 80016b8:	6a3b      	ldr	r3, [r7, #32]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d043      	beq.n	8001748 <XMC_USBD_lReadFifo+0xd8>
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
 80016c4:	e00a      	b.n	80016dc <XMC_USBD_lReadFifo+0x6c>
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 80016c6:	6a3b      	ldr	r3, [r7, #32]
 80016c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	601a      	str	r2, [r3, #0]
    for (i = 0U;i < word_count; i++)
 80016d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d8:	3301      	adds	r3, #1
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
 80016dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d3f0      	bcc.n	80016c6 <XMC_USBD_lReadFifo+0x56>
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d021      	beq.n	8001730 <XMC_USBD_lReadFifo+0xc0>
    {
      temp_data = *fifo;
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	613b      	str	r3, [r7, #16]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
 80016f6:	e015      	b.n	8001724 <XMC_USBD_lReadFifo+0xb4>
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	0099      	lsls	r1, r3, #2
 8001700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001702:	440b      	add	r3, r1
 8001704:	4413      	add	r3, r2
 8001706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001708:	00d2      	lsls	r2, r2, #3
 800170a:	21ff      	movs	r1, #255	; 0xff
 800170c:	4091      	lsls	r1, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4011      	ands	r1, r2
 8001712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001714:	00d2      	lsls	r2, r2, #3
 8001716:	fa21 f202 	lsr.w	r2, r1, r2
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	701a      	strb	r2, [r3, #0]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 800171e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001720:	3301      	adds	r3, #1
 8001722:	627b      	str	r3, [r7, #36]	; 0x24
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001728:	441a      	add	r2, r3
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d3e3      	bcc.n	80016f8 <XMC_USBD_lReadFifo+0x88>
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	441a      	add	r2, r3
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 800173c:	6a3b      	ldr	r3, [r7, #32]
 800173e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	441a      	add	r2, r3
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8001748:	bf00      	nop
 800174a:	372c      	adds	r7, #44	; 0x2c
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	20000cf4 	.word	0x20000cf4

08001758 <XMC_USBD_lWriteFifo>:
 *
 * @arg[in] ep the endpoint to use
 * @return the number of bytes written to the fifo
 */
static uint32_t XMC_USBD_lWriteFifo(XMC_USBD_EP_t *const ep) 
{
 8001758:	b480      	push	{r7}
 800175a:	b089      	sub	sp, #36	; 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4a23      	ldr	r2, [pc, #140]	; (80017f8 <XMC_USBD_lWriteFifo+0xa0>)
 800176c:	3378      	adds	r3, #120	; 0x78
 800176e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001772:	60fb      	str	r3, [r7, #12]
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800177c:	b2db      	uxtb	r3, r3
 800177e:	4a1e      	ldr	r2, [pc, #120]	; (80017f8 <XMC_USBD_lWriteFifo+0xa0>)
 8001780:	336a      	adds	r3, #106	; 0x6a
 8001782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	60bb      	str	r3, [r7, #8]
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	61fb      	str	r3, [r7, #28]
  if (!byte_count)
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d102      	bne.n	80017a2 <XMC_USBD_lWriteFifo+0x4a>
  {
    result = 0U;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	e023      	b.n	80017ea <XMC_USBD_lWriteFifo+0x92>
  }
  else
  {
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3303      	adds	r3, #3
 80017a6:	089b      	lsrs	r3, r3, #2
 80017a8:	61bb      	str	r3, [r7, #24]
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 80017aa:	893b      	ldrh	r3, [r7, #8]
 80017ac:	461a      	mov	r2, r3
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d204      	bcs.n	80017be <XMC_USBD_lWriteFifo+0x66>
    {
      word_count = (uint32_t)freeSpace.b.txfspcavail;
 80017b4:	893b      	ldrh	r3, [r7, #8]
 80017b6:	61bb      	str	r3, [r7, #24]
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	61fb      	str	r3, [r7, #28]
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	e00c      	b.n	80017de <XMC_USBD_lWriteFifo+0x86>
    {
      *fifo = *(uint32_t*)ep->xferBuffer;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	601a      	str	r2, [r3, #0]
      i++;
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	3301      	adds	r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d8:	1d1a      	adds	r2, r3, #4
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	625a      	str	r2, [r3, #36]	; 0x24
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d3ee      	bcc.n	80017c4 <XMC_USBD_lWriteFifo+0x6c>
    }
    result=byte_count;
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	617b      	str	r3, [r7, #20]
  }
  return result;
 80017ea:	697b      	ldr	r3, [r7, #20]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3724      	adds	r7, #36	; 0x24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	20000cf4 	.word	0x20000cf4

080017fc <XMC_USBD_lFlushTXFifo>:
 * @param[in] fifo_num Fifo number to flush
 *
 * @note Use 0x10 as parameter to flush all tx fifos.
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 8001806:	2300      	movs	r3, #0
 8001808:	60bb      	str	r3, [r7, #8]
  /*flush fifo */
  data.b.txfflsh = 1U;
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	f043 0320 	orr.w	r3, r3, #32
 8001810:	60bb      	str	r3, [r7, #8]
  data.b.txfnum = fifo_num;
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	f003 031f 	and.w	r3, r3, #31
 8001818:	b2da      	uxtb	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	f362 138a 	bfi	r3, r2, #6, #5
 8001820:	60bb      	str	r3, [r7, #8]
  xmc_device.global_register->grstctl = data.d32;
 8001822:	4b14      	ldr	r3, [pc, #80]	; (8001874 <XMC_USBD_lFlushTXFifo+0x78>)
 8001824:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	611a      	str	r2, [r3, #16]
  for (count = 0U;count < 1000U; count++){}
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	e002      	b.n	8001838 <XMC_USBD_lFlushTXFifo+0x3c>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	3301      	adds	r3, #1
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800183e:	d3f8      	bcc.n	8001832 <XMC_USBD_lFlushTXFifo+0x36>
  do
  {
   data.d32 = xmc_device.global_register->grstctl;
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <XMC_USBD_lFlushTXFifo+0x78>)
 8001842:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	60bb      	str	r3, [r7, #8]
  } while (data.b.txfflsh);
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1f4      	bne.n	8001840 <XMC_USBD_lFlushTXFifo+0x44>
    count = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  while (count++ < 1000U)
 800185a:	bf00      	nop
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	1c5a      	adds	r2, r3, #1
 8001860:	60fa      	str	r2, [r7, #12]
 8001862:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001866:	d3f9      	bcc.n	800185c <XMC_USBD_lFlushTXFifo+0x60>
  {
    /* wait 3 phy clocks */
  }
}
 8001868:	bf00      	nop
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	20000cf4 	.word	0x20000cf4

08001878 <XMC_USBD_lFlushRXFifo>:

/**
 * @brief Flush the rx fifo
 */
static void XMC_USBD_lFlushRXFifo(void) 
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
  volatile grstctl_t data;  
  uint32_t count;
	
	data.d32 = 0U;
 800187e:	2300      	movs	r3, #0
 8001880:	603b      	str	r3, [r7, #0]
  data.b.rxfflsh = 1U;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	f043 0310 	orr.w	r3, r3, #16
 8001888:	603b      	str	r3, [r7, #0]
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 800188a:	4b14      	ldr	r3, [pc, #80]	; (80018dc <XMC_USBD_lFlushRXFifo+0x64>)
 800188c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	611a      	str	r2, [r3, #16]
  do
  {
    for (count = 0U; count < 1000U; count++){}
 8001894:	2300      	movs	r3, #0
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	e002      	b.n	80018a0 <XMC_USBD_lFlushRXFifo+0x28>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	3301      	adds	r3, #1
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018a6:	d3f8      	bcc.n	800189a <XMC_USBD_lFlushRXFifo+0x22>
    data.d32 = xmc_device.global_register->grstctl;
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <XMC_USBD_lFlushRXFifo+0x64>)
 80018aa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	603b      	str	r3, [r7, #0]
  } while (data.b.rxfflsh);
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1ea      	bne.n	8001894 <XMC_USBD_lFlushRXFifo+0x1c>
  count = 0U;
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
  while (count++ < 1000U)
 80018c2:	bf00      	nop
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018ce:	d3f9      	bcc.n	80018c4 <XMC_USBD_lFlushRXFifo+0x4c>
  {
    /* wait 3 phy clocks */
  }
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	20000cf4 	.word	0x20000cf4

080018e0 <XMC_USBD_lAssignTXFifo>:
 * A free tx fifo will be searched and the number will be returned.
 *
 * @return Fifo number for a free fifo
 */
static uint8_t XMC_USBD_lAssignTXFifo(void) 
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
  uint16_t mask = 1U;
 80018e6:	2301      	movs	r3, #1
 80018e8:	80fb      	strh	r3, [r7, #6]
  uint8_t i = 0U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	717b      	strb	r3, [r7, #5]
  uint8_t result = 0U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	713b      	strb	r3, [r7, #4]
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 80018f2:	e005      	b.n	8001900 <XMC_USBD_lAssignTXFifo+0x20>
  {
    mask = (uint16_t)(mask << 1U);
 80018f4:	88fb      	ldrh	r3, [r7, #6]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	80fb      	strh	r3, [r7, #6]
    i++;
 80018fa:	797b      	ldrb	r3, [r7, #5]
 80018fc:	3301      	adds	r3, #1
 80018fe:	717b      	strb	r3, [r7, #5]
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 8001900:	797b      	ldrb	r3, [r7, #5]
 8001902:	2b06      	cmp	r3, #6
 8001904:	d807      	bhi.n	8001916 <XMC_USBD_lAssignTXFifo+0x36>
 8001906:	4b11      	ldr	r3, [pc, #68]	; (800194c <XMC_USBD_lAssignTXFifo+0x6c>)
 8001908:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	4013      	ands	r3, r2
 8001910:	b29b      	uxth	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1ee      	bne.n	80018f4 <XMC_USBD_lAssignTXFifo+0x14>
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
 8001916:	4b0d      	ldr	r3, [pc, #52]	; (800194c <XMC_USBD_lAssignTXFifo+0x6c>)
 8001918:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 800191c:	88fb      	ldrh	r3, [r7, #6]
 800191e:	4013      	ands	r3, r2
 8001920:	b29b      	uxth	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10a      	bne.n	800193c <XMC_USBD_lAssignTXFifo+0x5c>
  {
    xmc_device.txfifomsk |= mask;
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <XMC_USBD_lAssignTXFifo+0x6c>)
 8001928:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	4313      	orrs	r3, r2
 8001930:	b29a      	uxth	r2, r3
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <XMC_USBD_lAssignTXFifo+0x6c>)
 8001934:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    result=i;
 8001938:	797b      	ldrb	r3, [r7, #5]
 800193a:	713b      	strb	r3, [r7, #4]
  }
  return result;
 800193c:	793b      	ldrb	r3, [r7, #4]
}
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20000cf4 	.word	0x20000cf4

08001950 <XMC_USBD_lUnassignFifo>:
 *
 * Mark an used tx fifo as free.
 * @param[in] fifo_nr Fifo number to free
 */
static void XMC_USBD_lUnassignFifo(const uint8_t fifo_nr) 
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 800195a:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <XMC_USBD_lUnassignFifo+0x34>)
 800195c:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	2101      	movs	r1, #1
 8001964:	fa01 f303 	lsl.w	r3, r1, r3
 8001968:	b29b      	uxth	r3, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	b29b      	uxth	r3, r3
 800196e:	4013      	ands	r3, r2
 8001970:	b29a      	uxth	r2, r3
 8001972:	4b04      	ldr	r3, [pc, #16]	; (8001984 <XMC_USBD_lUnassignFifo+0x34>)
 8001974:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	20000cf4 	.word	0x20000cf4

08001988 <XMC_USBD_lStartReadXfer>:
 * that the transfer values are reasonable (e.g. buffer size is not exceeded).
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartReadXfer(XMC_USBD_EP_t *const ep) 
{
 8001988:	b480      	push	{r7}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
 8001990:	2300      	movs	r3, #0
 8001992:	613b      	str	r3, [r7, #16]
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6892      	ldr	r2, [r2, #8]
 80019a2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d909      	bls.n	80019be <XMC_USBD_lStartReadXfer+0x36>
  {
    ep->xferLength += ep->maxTransferSize;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	6892      	ldr	r2, [r2, #8]
 80019b2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80019b6:	441a      	add	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	629a      	str	r2, [r3, #40]	; 0x28
 80019bc:	e003      	b.n	80019c6 <XMC_USBD_lStartReadXfer+0x3e>
  }
  else
  {
    ep->xferLength = ep->xferTotal;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->address_u.address_st.number == 0U)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d119      	bne.n	8001a08 <XMC_USBD_lStartReadXfer+0x80>
  {
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
 80019d4:	f107 0310 	add.w	r3, r7, #16
 80019d8:	617b      	str	r3, [r7, #20]
    ep0_data->b.pktcnt = 0x1U;
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	7893      	ldrb	r3, [r2, #2]
 80019de:	2101      	movs	r1, #1
 80019e0:	f361 03c4 	bfi	r3, r1, #3, #2
 80019e4:	7093      	strb	r3, [r2, #2]
    ep0_data->b.supcnt = 0x3U;
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	78d3      	ldrb	r3, [r2, #3]
 80019ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80019ee:	70d3      	strb	r3, [r2, #3]
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019fa:	b2d9      	uxtb	r1, r3
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	7813      	ldrb	r3, [r2, #0]
 8001a00:	f361 0306 	bfi	r3, r1, #0, #7
 8001a04:	7013      	strb	r3, [r2, #0]
 8001a06:	e033      	b.n	8001a70 <XMC_USBD_lStartReadXfer+0xe8>
  }
  else
  {
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength == 0U)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d109      	bne.n	8001a24 <XMC_USBD_lStartReadXfer+0x9c>
    {
      data.b.xfersize = 0U;
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f36f 0312 	bfc	r3, #0, #19
 8001a16:	613b      	str	r3, [r7, #16]
      data.b.pktcnt = 1U;
 8001a18:	8a7b      	ldrh	r3, [r7, #18]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f362 03cc 	bfi	r3, r2, #3, #10
 8001a20:	827b      	strh	r3, [r7, #18]
 8001a22:	e025      	b.n	8001a70 <XMC_USBD_lStartReadXfer+0xe8>
    }
    else
    {
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	6852      	ldr	r2, [r2, #4]
 8001a32:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	4413      	add	r3, r2
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6852      	ldr	r2, [r2, #4]
 8001a40:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	8a7b      	ldrh	r3, [r7, #18]
 8001a54:	f362 03cc 	bfi	r3, r2, #3, #10
 8001a58:	827b      	strh	r3, [r7, #18]
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	f362 0312 	bfi	r3, r2, #0, #19
 8001a6e:	613b      	str	r3, [r7, #16]
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001a70:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <XMC_USBD_lStartReadXfer+0x170>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	7b5b      	ldrb	r3, [r3, #13]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10c      	bne.n	8001a94 <XMC_USBD_lStartReadXfer+0x10c>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	4a1d      	ldr	r2, [pc, #116]	; (8001afc <XMC_USBD_lStartReadXfer+0x174>)
 8001a86:	3370      	adds	r3, #112	; 0x70
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a92:	615a      	str	r2, [r3, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	4a17      	ldr	r2, [pc, #92]	; (8001afc <XMC_USBD_lStartReadXfer+0x174>)
 8001aa0:	3370      	adds	r3, #112	; 0x70
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	611a      	str	r2, [r3, #16]
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	4a11      	ldr	r2, [pc, #68]	; (8001afc <XMC_USBD_lStartReadXfer+0x174>)
 8001ab8:	3370      	adds	r3, #112	; 0x70
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	60fb      	str	r3, [r7, #12]
  epctl.b.cnak = 1U;
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	f043 0304 	orr.w	r3, r3, #4
 8001aca:	73fb      	strb	r3, [r7, #15]
  epctl.b.epena = 1U;
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
 8001ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ad2:	73fb      	strb	r3, [r7, #15]
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	4a07      	ldr	r2, [pc, #28]	; (8001afc <XMC_USBD_lStartReadXfer+0x174>)
 8001ae0:	3370      	adds	r3, #112	; 0x70
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	601a      	str	r2, [r3, #0]
}
 8001aec:	bf00      	nop
 8001aee:	371c      	adds	r7, #28
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	20000cf0 	.word	0x20000cf0
 8001afc:	20000cf4 	.word	0x20000cf4

08001b00 <XMC_USBD_lStartWriteXfer>:
 * to start a new in transfer
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep) 
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	4a5e      	ldr	r2, [pc, #376]	; (8001c90 <XMC_USBD_lStartWriteXfer+0x190>)
 8001b18:	336a      	adds	r3, #106	; 0x6a
 8001b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	60bb      	str	r3, [r7, #8]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	6892      	ldr	r2, [r2, #8]
 8001b30:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d204      	bcs.n	8001b42 <XMC_USBD_lStartWriteXfer+0x42>
  {
    ep->xferLength = ep->xferTotal;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
 8001b40:	e008      	b.n	8001b54 <XMC_USBD_lStartWriteXfer+0x54>
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6892      	ldr	r2, [r2, #8]
 8001b4a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001b4e:	441a      	add	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->xferLength == 0U)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d109      	bne.n	8001b70 <XMC_USBD_lStartWriteXfer+0x70>
  {
    size.b.xfersize = 0U;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f36f 0312 	bfc	r3, #0, #19
 8001b62:	60fb      	str	r3, [r7, #12]
    size.b.pktcnt = 1U;
 8001b64:	89fb      	ldrh	r3, [r7, #14]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f362 03cc 	bfi	r3, r2, #3, #10
 8001b6c:	81fb      	strh	r3, [r7, #14]
 8001b6e:	e06a      	b.n	8001c46 <XMC_USBD_lStartWriteXfer+0x146>
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	f003 030f 	and.w	r3, r3, #15
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d110      	bne.n	8001ba0 <XMC_USBD_lStartWriteXfer+0xa0>
    {
      size.b.pktcnt = 1U;
 8001b7e:	89fb      	ldrh	r3, [r7, #14]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f362 03cc 	bfi	r3, r2, #3, #10
 8001b86:	81fb      	strh	r3, [r7, #14]
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f362 0312 	bfi	r3, r2, #0, #19
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	e02b      	b.n	8001bf8 <XMC_USBD_lStartWriteXfer+0xf8>
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f362 0312 	bfi	r3, r2, #0, #19
 8001bb4:	60fb      	str	r3, [r7, #12]
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	4413      	add	r3, r2
    		 ep->maxPacketSize);
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6852      	ldr	r2, [r2, #4]
 8001bde:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 8001be2:	b2d2      	uxtb	r2, r2
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 8001be4:	fb93 f3f2 	sdiv	r3, r3, r2
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	89fb      	ldrh	r3, [r7, #14]
 8001bf2:	f362 03cc 	bfi	r3, r2, #3, #10
 8001bf6:	81fb      	strh	r3, [r7, #14]
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001bf8:	4b26      	ldr	r3, [pc, #152]	; (8001c94 <XMC_USBD_lStartWriteXfer+0x194>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	7b5b      	ldrb	r3, [r3, #13]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10b      	bne.n	8001c1a <XMC_USBD_lStartWriteXfer+0x11a>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	4a20      	ldr	r2, [pc, #128]	; (8001c90 <XMC_USBD_lStartWriteXfer+0x190>)
 8001c0e:	336a      	adds	r3, #106	; 0x6a
 8001c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c18:	615a      	str	r2, [r3, #20]
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <XMC_USBD_lStartWriteXfer+0x194>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	7b5b      	ldrb	r3, [r3, #13]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d110      	bne.n	8001c46 <XMC_USBD_lStartWriteXfer+0x146>
    {
      /* enable fifo empty interrupt */
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8001c24:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <XMC_USBD_lStartWriteXfer+0x190>)
 8001c26:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001c2a:	4a19      	ldr	r2, [pc, #100]	; (8001c90 <XMC_USBD_lStartWriteXfer+0x190>)
 8001c2c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8001c30:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	7812      	ldrb	r2, [r2, #0]
 8001c36:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4082      	lsls	r2, r0
 8001c42:	430a      	orrs	r2, r1
 8001c44:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	4a0f      	ldr	r2, [pc, #60]	; (8001c90 <XMC_USBD_lStartWriteXfer+0x190>)
 8001c52:	336a      	adds	r3, #106	; 0x6a
 8001c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	611a      	str	r2, [r3, #16]
  ctl.b.epena = 1U;
 8001c5c:	7afb      	ldrb	r3, [r7, #11]
 8001c5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c62:	72fb      	strb	r3, [r7, #11]
  ctl.b.cnak = 1U;
 8001c64:	7afb      	ldrb	r3, [r7, #11]
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	72fb      	strb	r3, [r7, #11]
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <XMC_USBD_lStartWriteXfer+0x190>)
 8001c78:	336a      	adds	r3, #106	; 0x6a
 8001c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c7e:	68ba      	ldr	r2, [r7, #8]
 8001c80:	601a      	str	r2, [r3, #0]
}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20000cf4 	.word	0x20000cf4
 8001c94:	20000cf0 	.word	0x20000cf0

08001c98 <XMC_USBD_lHandleUSBReset>:
 * When ever the host sets the bus into reset condition the usb otg_core generates
 * an interrupt, which is handled by this function. It resets the complete otg_core
 * into the default state.
 */
static void XMC_USBD_lHandleUSBReset(const XMC_USBD_t *const obj) 
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  fifosize_data_t gnptxfsiz;
  daint_data_t daint;
  dcfg_data_t dcfg;
	
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 8001ca0:	4b50      	ldr	r3, [pc, #320]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001ca2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	617b      	str	r3, [r7, #20]
  dctl.b.rmtwkupsig = 1U;
 8001caa:	7d3b      	ldrb	r3, [r7, #20]
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	753b      	strb	r3, [r7, #20]
  xmc_device.device_register->dctl = dctl.d32;
 8001cb2:	4b4c      	ldr	r3, [pc, #304]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001cb4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	605a      	str	r2, [r3, #4]

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	e01a      	b.n	8001cf8 <XMC_USBD_lHandleUSBReset+0x60>
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 8001cc2:	4a48      	ldr	r2, [pc, #288]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	3370      	adds	r3, #112	; 0x70
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	61bb      	str	r3, [r7, #24]
		epctl.b.snak = 1U;
 8001cd2:	7efb      	ldrb	r3, [r7, #27]
 8001cd4:	f043 0308 	orr.w	r3, r3, #8
 8001cd8:	76fb      	strb	r3, [r7, #27]
		epctl.b.stall = 0U;
 8001cda:	7ebb      	ldrb	r3, [r7, #26]
 8001cdc:	f36f 1345 	bfc	r3, #5, #1
 8001ce0:	76bb      	strb	r3, [r7, #26]
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 8001ce2:	4a40      	ldr	r2, [pc, #256]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	3370      	adds	r3, #112	; 0x70
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	601a      	str	r2, [r3, #0]
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	61fb      	str	r3, [r7, #28]
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	2b06      	cmp	r3, #6
 8001cfc:	d9e1      	bls.n	8001cc2 <XMC_USBD_lHandleUSBReset+0x2a>
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = 64U;
 8001cfe:	4b39      	ldr	r3, [pc, #228]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001d00:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001d04:	2240      	movs	r2, #64	; 0x40
 8001d06:	625a      	str	r2, [r3, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */  
  gnptxfsiz.d32 = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	613b      	str	r3, [r7, #16]
  gnptxfsiz.b.depth = 16U;
 8001d0c:	2310      	movs	r3, #16
 8001d0e:	827b      	strh	r3, [r7, #18]
  gnptxfsiz.b.startaddr = 64U;
 8001d10:	2340      	movs	r3, #64	; 0x40
 8001d12:	823b      	strh	r3, [r7, #16]
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 8001d14:	4b33      	ldr	r3, [pc, #204]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001d16:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	629a      	str	r2, [r3, #40]	; 0x28
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8001d1e:	2301      	movs	r3, #1
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e011      	b.n	8001d48 <XMC_USBD_lHandleUSBReset+0xb0>
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 8001d24:	4b2f      	ldr	r3, [pc, #188]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001d26:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	3204      	adds	r2, #4
 8001d32:	0192      	lsls	r2, r2, #6
 8001d34:	0892      	lsrs	r2, r2, #2
 8001d36:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001d3a:	3340      	adds	r3, #64	; 0x40
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	440b      	add	r3, r1
 8001d40:	605a      	str	r2, [r3, #4]
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	2b06      	cmp	r3, #6
 8001d4c:	d9ea      	bls.n	8001d24 <XMC_USBD_lHandleUSBReset+0x8c>
  }

  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo(0x10U); /* 0x10 == all fifos, see doc */
 8001d4e:	2010      	movs	r0, #16
 8001d50:	f7ff fd54 	bl	80017fc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushTXFifo(0x0U);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7ff fd51 	bl	80017fc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 8001d5a:	f7ff fd8d 	bl	8001878 <XMC_USBD_lFlushRXFifo>
  /* Flush learning queue not needed due to fifo config */
  /* enable ep0 interrupts */  
  daint.d32 = 0U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
  daint.b.inep0 = 1U;
 8001d62:	7b3b      	ldrb	r3, [r7, #12]
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	733b      	strb	r3, [r7, #12]
  daint.b.outep0 = 1U;
 8001d6a:	7bbb      	ldrb	r3, [r7, #14]
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	73bb      	strb	r3, [r7, #14]
  xmc_device.device_register->daintmsk = daint.d32;
 8001d72:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001d74:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001d78:	68fa      	ldr	r2, [r7, #12]
 8001d7a:	61da      	str	r2, [r3, #28]

  /* enable endpoint interrupts */
  /* out ep interrupts */
  XMC_USBD_EnableEventOUTEP(((uint32_t)XMC_USBD_EVENT_OUT_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_OUT_EP_DISABLED |
 8001d7c:	200f      	movs	r0, #15
 8001d7e:	f000 fbfd 	bl	800257c <XMC_USBD_EnableEventOUTEP>
		  	  	  	  	  	  (uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP | (uint32_t)XMC_USBD_EVENT_OUT_EP_AHB_ERROR));

  /*in ep interrupts */
  XMC_USBD_EnableEventINEP(((uint32_t)XMC_USBD_EVENT_IN_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_IN_EP_DISABLED |
 8001d82:	200f      	movs	r0, #15
 8001d84:	f000 fc12 	bl	80025ac <XMC_USBD_EnableEventINEP>
		  (uint32_t)XMC_USBD_EVENT_IN_EP_AHB_ERROR | (uint32_t)XMC_USBD_EVENT_IN_EP_TIMEOUT));


  /* Clear device Address */  
  dcfg.d32 = xmc_device.device_register->dcfg;
 8001d88:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001d8a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	60bb      	str	r3, [r7, #8]
  dcfg.b.devaddr = 0U;
 8001d92:	893b      	ldrh	r3, [r7, #8]
 8001d94:	f36f 130a 	bfc	r3, #4, #7
 8001d98:	813b      	strh	r3, [r7, #8]
  xmc_device.device_register->dcfg = dcfg.d32;
 8001d9a:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001d9c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001da0:	68ba      	ldr	r2, [r7, #8]
 8001da2:	601a      	str	r2, [r3, #0]

  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	7b5b      	ldrb	r3, [r3, #13]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d104      	bne.n	8001db6 <XMC_USBD_lHandleUSBReset+0x11e>
  {
    /* Clear Empty interrupt */
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 8001dac:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001dae:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001db2:	2200      	movs	r2, #0
 8001db4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  xmc_device.ep[0U].outInUse = 0U;
 8001db6:	4a0b      	ldr	r2, [pc, #44]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001db8:	6853      	ldr	r3, [r2, #4]
 8001dba:	f36f 1304 	bfc	r3, #4, #1
 8001dbe:	6053      	str	r3, [r2, #4]
  xmc_device.ep[0U].inInUse = 0U;
 8001dc0:	4a08      	ldr	r2, [pc, #32]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001dc2:	6853      	ldr	r3, [r2, #4]
 8001dc4:	f36f 03c3 	bfc	r3, #3, #1
 8001dc8:	6053      	str	r3, [r2, #4]

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <XMC_USBD_lHandleUSBReset+0x14c>)
 8001dcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001dd0:	2004      	movs	r0, #4
 8001dd2:	4798      	blx	r3

  /* clear reset intr */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_RESET);
 8001dd4:	2004      	movs	r0, #4
 8001dd6:	f000 fb25 	bl	8002424 <XMC_USBD_ClearEvent>
}
 8001dda:	bf00      	nop
 8001ddc:	3720      	adds	r7, #32
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000cf4 	.word	0x20000cf4

08001de8 <XMC_USBD_lHandleOTGInt>:
* @brief Handle OTG Interrupt
*
* It detects especially connect and disconnect events.
*/
static void XMC_USBD_lHandleOTGInt(void) 
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
  gotgint_data_t data;
  data.d32 = xmc_device.global_register->gotgint;
 8001dee:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <XMC_USBD_lHandleOTGInt+0x44>)
 8001df0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	607b      	str	r3, [r7, #4]
  if (data.b.sesenddet)
 8001df8:	793b      	ldrb	r3, [r7, #4]
 8001dfa:	f003 0304 	and.w	r3, r3, #4
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00b      	beq.n	8001e1c <XMC_USBD_lHandleOTGInt+0x34>
  {
		xmc_device.IsPowered = 0U;
 8001e04:	4a09      	ldr	r2, [pc, #36]	; (8001e2c <XMC_USBD_lHandleOTGInt+0x44>)
 8001e06:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001e0a:	f36f 0382 	bfc	r3, #2, #1
 8001e0e:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <XMC_USBD_lHandleOTGInt+0x44>)
 8001e14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e18:	2001      	movs	r0, #1
 8001e1a:	4798      	blx	r3
  }
  XMC_USBD_lClearEventOTG(data.d32);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f000 fb66 	bl	80024f0 <XMC_USBD_lClearEventOTG>

}
 8001e24:	bf00      	nop
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000cf4 	.word	0x20000cf4

08001e30 <XMC_USBD_lHandleEnumDone>:
 * @brief Interrupt handler for device enumeration done.
 *
 * Handles the enumeration done from dwc_otg, when the host has enumerated the device.
 */
static void XMC_USBD_lHandleEnumDone(void) 
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;
	
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 8001e36:	4b1b      	ldr	r3, [pc, #108]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e38:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	607b      	str	r3, [r7, #4]
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8001e40:	88bb      	ldrh	r3, [r7, #4]
 8001e42:	f36f 030a 	bfc	r3, #0, #11
 8001e46:	80bb      	strh	r3, [r7, #4]
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8001e48:	4b16      	ldr	r3, [pc, #88]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e4a:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	601a      	str	r2, [r3, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
 8001e52:	4a14      	ldr	r2, [pc, #80]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e54:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
  xmc_device.IsPowered = 1U;
 8001e60:	4a10      	ldr	r2, [pc, #64]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e62:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001e66:	f043 0304 	orr.w	r3, r3, #4
 8001e6a:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e74:	2002      	movs	r0, #2
 8001e76:	4798      	blx	r3

  /* Set Trim */  
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 8001e78:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e7a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	603b      	str	r3, [r7, #0]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 8001e82:	787b      	ldrb	r3, [r7, #1]
 8001e84:	2209      	movs	r2, #9
 8001e86:	f362 0385 	bfi	r3, r2, #2, #4
 8001e8a:	707b      	strb	r3, [r7, #1]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8001e8c:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <XMC_USBD_lHandleEnumDone+0x74>)
 8001e8e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	60da      	str	r2, [r3, #12]

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_ENUMDONE);
 8001e96:	200b      	movs	r0, #11
 8001e98:	f000 fac4 	bl	8002424 <XMC_USBD_ClearEvent>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20000cf4 	.word	0x20000cf4

08001ea8 <XMC_USBD_lHandleOEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleOEPInt(const XMC_USBD_t *const obj) 
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08c      	sub	sp, #48	; 0x30
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint16_t temp;
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
	
  daint.d32 = xmc_device.device_register->daint;
 8001eb0:	4b6b      	ldr	r3, [pc, #428]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001eb2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	61fb      	str	r3, [r7, #28]
  
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 8001eba:	4b69      	ldr	r3, [pc, #420]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001ebc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	61bb      	str	r3, [r7, #24]
  
  doepmsk.d32 = xmc_device.device_register->doepmsk;  
 8001ec4:	4b66      	ldr	r3, [pc, #408]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001ec6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	617b      	str	r3, [r7, #20]
  
  mask = daint.ep.out & daintmsk.ep.out;
 8001ece:	8bfa      	ldrh	r2, [r7, #30]
 8001ed0:	8b7b      	ldrh	r3, [r7, #26]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  doeptsiz.d32 = 0U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
 
  while ((uint16_t)mask >> ep_num)
 8001ee0:	e0ae      	b.n	8002040 <XMC_USBD_lHandleOEPInt+0x198>
  {
    temp1 = (mask >> (uint16_t)ep_num);
 8001ee2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001ee4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ee8:	fa42 f303 	asr.w	r3, r2, r3
 8001eec:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = temp1 & 0x1U;
 8001eee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	853b      	strh	r3, [r7, #40]	; 0x28
    if (temp)
 8001ef6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f000 809c 	beq.w	8002036 <XMC_USBD_lHandleOEPInt+0x18e>
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
 8001efe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f02:	2234      	movs	r2, #52	; 0x34
 8001f04:	fb02 f303 	mul.w	r3, r2, r3
 8001f08:	4a55      	ldr	r2, [pc, #340]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001f0a:	4413      	add	r3, r2
 8001f0c:	627b      	str	r3, [r7, #36]	; 0x24
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 8001f0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f12:	4a53      	ldr	r2, [pc, #332]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001f14:	3370      	adds	r3, #112	; 0x70
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	7b5b      	ldrb	r3, [r3, #13]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d108      	bne.n	8001f3e <XMC_USBD_lHandleOEPInt+0x96>
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 8001f2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f30:	4a4b      	ldr	r2, [pc, #300]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001f32:	3370      	adds	r3, #112	; 0x70
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	60fb      	str	r3, [r7, #12]
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
 8001f3e:	7c3b      	ldrb	r3, [r7, #16]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d033      	beq.n	8001fb2 <XMC_USBD_lHandleOEPInt+0x10a>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f4c:	7913      	ldrb	r3, [r2, #4]
 8001f4e:	f36f 1345 	bfc	r3, #5, #1
 8001f52:	7113      	strb	r3, [r2, #4]
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	7b5b      	ldrb	r3, [r3, #13]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10e      	bne.n	8001f7a <XMC_USBD_lHandleOEPInt+0xd2>
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	78db      	ldrb	r3, [r3, #3]
 8001f62:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	461a      	mov	r2, r3
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	075b      	lsls	r3, r3, #29
 8001f6e:	1a9b      	subs	r3, r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	f103 0218 	add.w	r2, r3, #24
 8001f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f78:	611a      	str	r2, [r3, #16]
        }
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7b5b      	ldrb	r3, [r3, #13]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d106      	bne.n	8001f90 <XMC_USBD_lHandleOEPInt+0xe8>
		{
			ep->outBytesAvailable += ep->xferCount;
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	691a      	ldr	r2, [r3, #16]
 8001f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8a:	441a      	add	r2, r3
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	611a      	str	r2, [r3, #16]
		}
		ep->outInUse = 0U;
 8001f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f92:	6853      	ldr	r3, [r2, #4]
 8001f94:	f36f 1304 	bfc	r3, #4, #1
 8001f98:	6053      	str	r3, [r2, #4]
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 8001f9a:	4b31      	ldr	r3, [pc, #196]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8001f9c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	4798      	blx	r3
				/* clear the interrupt */
		XMC_USBD_ClearEventOUTEP((uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP,ep_num);
 8001fa6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001faa:	4619      	mov	r1, r3
 8001fac:	2008      	movs	r0, #8
 8001fae:	f000 facd 	bl	800254c <XMC_USBD_ClearEventOUTEP>
      }
      if (doepint.b.xfercompl)
 8001fb2:	7c3b      	ldrb	r3, [r7, #16]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d034      	beq.n	8002028 <XMC_USBD_lHandleOEPInt+0x180>
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	7b5b      	ldrb	r3, [r3, #13]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d115      	bne.n	8001ff2 <XMC_USBD_lHandleOEPInt+0x14a>
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001fd6:	1a9b      	subs	r3, r3, r2
 8001fd8:	623b      	str	r3, [r7, #32]
          ep->xferCount += bytes;
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fde:	6a3b      	ldr	r3, [r7, #32]
 8001fe0:	441a      	add	r2, r3
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	441a      	add	r2, r3
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	625a      	str	r2, [r3, #36]	; 0x24
				}
        if (ep->xferTotal == ep->xferLength)
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d111      	bne.n	8002022 <XMC_USBD_lHandleOEPInt+0x17a>
        {
          ep->outBytesAvailable = ep->xferCount;
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	611a      	str	r2, [r3, #16]
          ep->outInUse = 0U;
 8002006:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002008:	6853      	ldr	r3, [r2, #4]
 800200a:	f36f 1304 	bfc	r3, #4, #1
 800200e:	6053      	str	r3, [r2, #4]
          xmc_device.EndpointEvent_cb(ep_num,XMC_USBD_EP_EVENT_OUT);
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <XMC_USBD_lHandleOEPInt+0x1b8>)
 8002012:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002016:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800201a:	2101      	movs	r1, #1
 800201c:	4610      	mov	r0, r2
 800201e:	4798      	blx	r3
 8002020:	e002      	b.n	8002028 <XMC_USBD_lHandleOEPInt+0x180>
        }
        else
        {
          XMC_USBD_lStartReadXfer(ep);
 8002022:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002024:	f7ff fcb0 	bl	8001988 <XMC_USBD_lStartReadXfer>
        }

      }

      XMC_USBD_ClearEventOUTEP(doepint.d32,ep_num);
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800202e:	4611      	mov	r1, r2
 8002030:	4618      	mov	r0, r3
 8002032:	f000 fa8b 	bl	800254c <XMC_USBD_ClearEventOUTEP>
    }
    ep_num++;
 8002036:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800203a:	3301      	adds	r3, #1
 800203c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  while ((uint16_t)mask >> ep_num)
 8002040:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002042:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002046:	fa42 f303 	asr.w	r3, r2, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	f47f af49 	bne.w	8001ee2 <XMC_USBD_lHandleOEPInt+0x3a>
  }

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_OUTEP);
 8002050:	200d      	movs	r0, #13
 8002052:	f000 f9e7 	bl	8002424 <XMC_USBD_ClearEvent>
}
 8002056:	bf00      	nop
 8002058:	3730      	adds	r7, #48	; 0x30
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000cf4 	.word	0x20000cf4

08002064 <XMC_USBD_lHandleIEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleIEPInt(const XMC_USBD_t *const obj) 
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08c      	sub	sp, #48	; 0x30
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
  uint32_t inepint;
	
  daint.d32 = xmc_device.device_register->daint;
 800206c:	4b6b      	ldr	r3, [pc, #428]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 800206e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	617b      	str	r3, [r7, #20]
  
  diepmsk.d32 = xmc_device.device_register->diepmsk;
 8002076:	4b69      	ldr	r3, [pc, #420]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8002078:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	613b      	str	r3, [r7, #16]
  
  dieptsiz.d32 = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
  mask = daint.ep.in;
 8002084:	8abb      	ldrh	r3, [r7, #20]
 8002086:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  
  while ((uint16_t)mask >> ep_num)
 800208e:	e0b6      	b.n	80021fe <XMC_USBD_lHandleIEPInt+0x19a>
  {
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
 8002090:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002092:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002096:	fa42 f303 	asr.w	r3, r2, r3
 800209a:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
 800209c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	853b      	strh	r3, [r7, #40]	; 0x28
    if ((uint16_t)temp)
 80020a4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 80a4 	beq.w	80021f4 <XMC_USBD_lHandleIEPInt+0x190>
    {
      ep = &xmc_device.ep[ep_num];
 80020ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020b0:	2234      	movs	r2, #52	; 0x34
 80020b2:	fb02 f303 	mul.w	r3, r2, r3
 80020b6:	4a59      	ldr	r2, [pc, #356]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80020b8:	4413      	add	r3, r2
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 80020bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020c0:	4a56      	ldr	r2, [pc, #344]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80020c2:	336a      	adds	r3, #106	; 0x6a
 80020c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	623b      	str	r3, [r7, #32]
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 80020cc:	4b53      	ldr	r3, [pc, #332]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80020ce:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80020d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d6:	7812      	ldrb	r2, [r2, #0]
 80020d8:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	40d3      	lsrs	r3, r2
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
 80020e0:	01db      	lsls	r3, r3, #7
 80020e2:	f003 0280 	and.w	r2, r3, #128	; 0x80
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	431a      	orrs	r2, r3
      diepint.d32 = inepint &
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	4013      	ands	r3, r2
 80020ee:	60fb      	str	r3, [r7, #12]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	7b5b      	ldrb	r3, [r3, #13]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d107      	bne.n	8002108 <XMC_USBD_lHandleIEPInt+0xa4>
      {
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 80020f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020fc:	4a47      	ldr	r2, [pc, #284]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80020fe:	336a      	adds	r3, #106	; 0x6a
 8002100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	60bb      	str	r3, [r7, #8]
      }
      if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	7b5b      	ldrb	r3, [r3, #13]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d115      	bne.n	800213c <XMC_USBD_lHandleIEPInt+0xd8>
      {
        if (diepint.b.emptyintr)
 8002110:	7b3b      	ldrb	r3, [r7, #12]
 8002112:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00f      	beq.n	800213c <XMC_USBD_lHandleIEPInt+0xd8>
        {
          uint32_t bytes;
          bytes = XMC_USBD_lWriteFifo(ep);
 800211c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800211e:	f7ff fb1b 	bl	8001758 <XMC_USBD_lWriteFifo>
 8002122:	61f8      	str	r0, [r7, #28]
          ep->xferCount += bytes;
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	441a      	add	r2, r3
 800212c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212e:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8002130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002132:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	441a      	add	r2, r3
 8002138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213a:	625a      	str	r2, [r3, #36]	; 0x24
        }
      }
      if (diepint.b.xfercompl)
 800213c:	7b3b      	ldrb	r3, [r7, #12]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d04e      	beq.n	80021e6 <XMC_USBD_lHandleIEPInt+0x182>
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	7b5b      	ldrb	r3, [r3, #13]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d11d      	bne.n	800218c <XMC_USBD_lHandleIEPInt+0x128>
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 8002150:	897a      	ldrh	r2, [r7, #10]
 8002152:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8002156:	4013      	ands	r3, r2
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d116      	bne.n	800218c <XMC_USBD_lHandleIEPInt+0x128>
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002164:	2b00      	cmp	r3, #0
 8002166:	d111      	bne.n	800218c <XMC_USBD_lHandleIEPInt+0x128>
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 8002168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	61bb      	str	r3, [r7, #24]
            ep->xferCount += Bytes;
 8002174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	441a      	add	r2, r3
 800217c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217e:	62da      	str	r2, [r3, #44]	; 0x2c
            ep->xferBuffer += Bytes;
 8002180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	441a      	add	r2, r3
 8002188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218a:	625a      	str	r2, [r3, #36]	; 0x24
          }
        }
        if (ep->xferTotal==ep->xferLength)
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002194:	429a      	cmp	r2, r3
 8002196:	d123      	bne.n	80021e0 <XMC_USBD_lHandleIEPInt+0x17c>
        {
          ep->inInUse = 0U;
 8002198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800219a:	6853      	ldr	r3, [r2, #4]
 800219c:	f36f 03c3 	bfc	r3, #3, #1
 80021a0:	6053      	str	r3, [r2, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	7b5b      	ldrb	r3, [r3, #13]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d10e      	bne.n	80021c8 <XMC_USBD_lHandleIEPInt+0x164>
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 80021aa:	4b1c      	ldr	r3, [pc, #112]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80021ac:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 80021b0:	4a1a      	ldr	r2, [pc, #104]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80021b2:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 80021b6:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80021b8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80021bc:	2001      	movs	r0, #1
 80021be:	fa00 f202 	lsl.w	r2, r0, r2
 80021c2:	43d2      	mvns	r2, r2
 80021c4:	400a      	ands	r2, r1
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 80021c6:	635a      	str	r2, [r3, #52]	; 0x34
          }
          xmc_device.EndpointEvent_cb(0x80U | ep_num,XMC_USBD_EP_EVENT_IN);
 80021c8:	4b14      	ldr	r3, [pc, #80]	; (800221c <XMC_USBD_lHandleIEPInt+0x1b8>)
 80021ca:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80021ce:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80021d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	2102      	movs	r1, #2
 80021da:	4610      	mov	r0, r2
 80021dc:	4798      	blx	r3
 80021de:	e002      	b.n	80021e6 <XMC_USBD_lHandleIEPInt+0x182>
        }
        else
        {
          /* start next step of transfer */
          XMC_USBD_lStartWriteXfer(ep);
 80021e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021e2:	f7ff fc8d 	bl	8001b00 <XMC_USBD_lStartWriteXfer>
        }

      }

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32,ep_num);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80021ec:	4611      	mov	r1, r2
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 f994 	bl	800251c <XMC_USBD_ClearEventINEP>
    }
    ep_num++;
 80021f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021f8:	3301      	adds	r3, #1
 80021fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  while ((uint16_t)mask >> ep_num)
 80021fe:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002200:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002204:	fa42 f303 	asr.w	r3, r2, r3
 8002208:	2b00      	cmp	r3, #0
 800220a:	f47f af41 	bne.w	8002090 <XMC_USBD_lHandleIEPInt+0x2c>
  }
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_INEP);
 800220e:	200e      	movs	r0, #14
 8002210:	f000 f908 	bl	8002424 <XMC_USBD_ClearEvent>
}
 8002214:	bf00      	nop
 8002216:	3730      	adds	r7, #48	; 0x30
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000cf4 	.word	0x20000cf4

08002220 <XMC_USBD_lHandleRxFLvl>:
 * @brief RX Fifo interrupt handler
 *
 * This function handles the interrupt, when the rx fifo is not empty anymore.
 */
static void XMC_USBD_lHandleRxFLvl(void) 
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
  device_grxsts_data_t data;	
  data.d32 = xmc_device.global_register->grxstsp;
 8002226:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <XMC_USBD_lHandleRxFLvl+0x80>)
 8002228:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	607b      	str	r3, [r7, #4]

  switch (data.b.pktsts)
 8002230:	79bb      	ldrb	r3, [r7, #6]
 8002232:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8002236:	b2db      	uxtb	r3, r3
 8002238:	3b01      	subs	r3, #1
 800223a:	2b05      	cmp	r3, #5
 800223c:	d82a      	bhi.n	8002294 <XMC_USBD_lHandleRxFLvl+0x74>
 800223e:	a201      	add	r2, pc, #4	; (adr r2, 8002244 <XMC_USBD_lHandleRxFLvl+0x24>)
 8002240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002244:	08002295 	.word	0x08002295
 8002248:	0800225d 	.word	0x0800225d
 800224c:	08002295 	.word	0x08002295
 8002250:	08002295 	.word	0x08002295
 8002254:	08002295 	.word	0x08002295
 8002258:	08002279 	.word	0x08002279
    case XMC_USBD_GRXSTS_PKTSTS_GOUTNAK:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTCMPL:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 800225c:	793b      	ldrb	r3, [r7, #4]
 800225e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002262:	b2db      	uxtb	r3, r3
 8002264:	461a      	mov	r2, r3
 8002266:	88bb      	ldrh	r3, [r7, #4]
 8002268:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800226c:	b29b      	uxth	r3, r3
 800226e:	4619      	mov	r1, r3
 8002270:	4610      	mov	r0, r2
 8002272:	f7ff f9fd 	bl	8001670 <XMC_USBD_lReadFifo>
      break;
 8002276:	e00e      	b.n	8002296 <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUP:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8002278:	793b      	ldrb	r3, [r7, #4]
 800227a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800227e:	b2db      	uxtb	r3, r3
 8002280:	461a      	mov	r2, r3
 8002282:	88bb      	ldrh	r3, [r7, #4]
 8002284:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8002288:	b29b      	uxth	r3, r3
 800228a:	4619      	mov	r1, r3
 800228c:	4610      	mov	r0, r2
 800228e:	f7ff f9ef 	bl	8001670 <XMC_USBD_lReadFifo>
      break;
 8002292:	e000      	b.n	8002296 <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUPCMPL:
      break;
    default:
      break;
 8002294:	bf00      	nop
	}
  /* no need to clear */
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000cf4 	.word	0x20000cf4

080022a4 <XMC_USBD_IRQHandler>:
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj) 
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;
  gintsts_data_t data;
	
  gintmsk.d32 = xmc_device.global_register->gintmsk;
 80022ac:	4b50      	ldr	r3, [pc, #320]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 80022ae:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	60fb      	str	r3, [r7, #12]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 80022b6:	4b4e      	ldr	r3, [pc, #312]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 80022b8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022bc:	695a      	ldr	r2, [r3, #20]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	4013      	ands	r3, r2
 80022c2:	60bb      	str	r3, [r7, #8]
	
  if (data.b.sofintr)
 80022c4:	7a3b      	ldrb	r3, [r7, #8]
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d007      	beq.n	80022e0 <XMC_USBD_IRQHandler+0x3c>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 80022d0:	4b47      	ldr	r3, [pc, #284]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 80022d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022d6:	2009      	movs	r0, #9
 80022d8:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
 80022da:	2009      	movs	r0, #9
 80022dc:	f000 f8a2 	bl	8002424 <XMC_USBD_ClearEvent>
  }
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	7b5b      	ldrb	r3, [r3, #13]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d119      	bne.n	800231c <XMC_USBD_IRQHandler+0x78>
  {
    if (data.b.rxstsqlvl)
 80022e8:	7a3b      	ldrb	r3, [r7, #8]
 80022ea:	f003 0310 	and.w	r3, r3, #16
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d013      	beq.n	800231c <XMC_USBD_IRQHandler+0x78>
    {
      /* Masked that interrupt so its only done once */
      gintmsk.b.rxstsqlvl = 0U;
 80022f4:	7b3b      	ldrb	r3, [r7, #12]
 80022f6:	f36f 1304 	bfc	r3, #4, #1
 80022fa:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 80022fc:	4b3c      	ldr	r3, [pc, #240]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 80022fe:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	619a      	str	r2, [r3, #24]
      XMC_USBD_lHandleRxFLvl(); /* handle the interrupt */
 8002306:	f7ff ff8b 	bl	8002220 <XMC_USBD_lHandleRxFLvl>
      gintmsk.b.rxstsqlvl = 1U;
 800230a:	7b3b      	ldrb	r3, [r7, #12]
 800230c:	f043 0310 	orr.w	r3, r3, #16
 8002310:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8002312:	4b37      	ldr	r3, [pc, #220]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 8002314:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	619a      	str	r2, [r3, #24]
    }
  }
  if (data.b.erlysuspend)
 800231c:	7a7b      	ldrb	r3, [r7, #9]
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <XMC_USBD_IRQHandler+0x8a>
  {
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
 8002328:	200a      	movs	r0, #10
 800232a:	f000 f87b 	bl	8002424 <XMC_USBD_ClearEvent>
  }
  if (data.b.usbsuspend)
 800232e:	7a7b      	ldrb	r3, [r7, #9]
 8002330:	f003 0308 	and.w	r3, r3, #8
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d007      	beq.n	800234a <XMC_USBD_IRQHandler+0xa6>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 800233a:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 800233c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002340:	2006      	movs	r0, #6
 8002342:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
 8002344:	2006      	movs	r0, #6
 8002346:	f000 f86d 	bl	8002424 <XMC_USBD_ClearEvent>
  }
  if (data.b.wkupintr)
 800234a:	7afb      	ldrb	r3, [r7, #11]
 800234c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d007      	beq.n	8002366 <XMC_USBD_IRQHandler+0xc2>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8002356:	4b26      	ldr	r3, [pc, #152]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 8002358:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800235c:	2008      	movs	r0, #8
 800235e:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8002360:	2008      	movs	r0, #8
 8002362:	f000 f85f 	bl	8002424 <XMC_USBD_ClearEvent>
  }
  if (data.b.sessreqintr)
 8002366:	7afb      	ldrb	r3, [r7, #11]
 8002368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00e      	beq.n	8002390 <XMC_USBD_IRQHandler+0xec>
  {
    xmc_device.IsPowered = 1U;
 8002372:	4a1f      	ldr	r2, [pc, #124]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 8002374:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8002378:	f043 0304 	orr.w	r3, r3, #4
 800237c:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8002380:	4b1b      	ldr	r3, [pc, #108]	; (80023f0 <XMC_USBD_IRQHandler+0x14c>)
 8002382:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002386:	2000      	movs	r0, #0
 8002388:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_POWER_ON);
 800238a:	2000      	movs	r0, #0
 800238c:	f000 f84a 	bl	8002424 <XMC_USBD_ClearEvent>
  }
  if (data.b.usbreset)
 8002390:	7a7b      	ldrb	r3, [r7, #9]
 8002392:	f003 0310 	and.w	r3, r3, #16
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	d002      	beq.n	80023a2 <XMC_USBD_IRQHandler+0xfe>
  {
    XMC_USBD_lHandleUSBReset(obj);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff fc7b 	bl	8001c98 <XMC_USBD_lHandleUSBReset>
  }
  if (data.b.enumdone)
 80023a2:	7a7b      	ldrb	r3, [r7, #9]
 80023a4:	f003 0320 	and.w	r3, r3, #32
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <XMC_USBD_IRQHandler+0x10e>
  {
    XMC_USBD_lHandleEnumDone();
 80023ae:	f7ff fd3f 	bl	8001e30 <XMC_USBD_lHandleEnumDone>
  }
  if (data.b.inepint)
 80023b2:	7abb      	ldrb	r3, [r7, #10]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <XMC_USBD_IRQHandler+0x120>
  {
    XMC_USBD_lHandleIEPInt(obj);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff fe50 	bl	8002064 <XMC_USBD_lHandleIEPInt>
  }
  if (data.b.outepintr)
 80023c4:	7abb      	ldrb	r3, [r7, #10]
 80023c6:	f003 0308 	and.w	r3, r3, #8
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <XMC_USBD_IRQHandler+0x132>
  {
		XMC_USBD_lHandleOEPInt(obj);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff fd69 	bl	8001ea8 <XMC_USBD_lHandleOEPInt>
  }
	if (data.b.otgintr)
 80023d6:	7a3b      	ldrb	r3, [r7, #8]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <XMC_USBD_IRQHandler+0x142>
  {
	  XMC_USBD_lHandleOTGInt();
 80023e2:	f7ff fd01 	bl	8001de8 <XMC_USBD_lHandleOTGInt>
  }

}
 80023e6:	bf00      	nop
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000cf4 	.word	0x20000cf4

080023f4 <XMC_USBD_Enable>:
 *******************************************************************************/
/**
 * Enables the USB0 module
 **/
void XMC_USBD_Enable(void) 
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
#endif
  /* Reset and power up */
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 80023f8:	4803      	ldr	r0, [pc, #12]	; (8002408 <XMC_USBD_Enable+0x14>)
 80023fa:	f002 fa59 	bl	80048b0 <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 80023fe:	f002 fe3d 	bl	800507c <XMC_SCU_POWER_EnableUsb>
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	20000080 	.word	0x20000080

0800240c <XMC_USBD_Disable>:

/**
 * Disables the USB0 module
 **/
void XMC_USBD_Disable(void) 
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* Clear Reset and power up */
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8002410:	4803      	ldr	r0, [pc, #12]	; (8002420 <XMC_USBD_Disable+0x14>)
 8002412:	f002 fa2f 	bl	8004874 <XMC_SCU_RESET_AssertPeripheralReset>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
#endif
  XMC_SCU_POWER_DisableUsb();
 8002416:	f002 fe3f 	bl	8005098 <XMC_SCU_POWER_DisableUsb>
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000080 	.word	0x20000080

08002424 <XMC_USBD_ClearEvent>:

/**
 * Clear the USB device event
 **/
void XMC_USBD_ClearEvent(const XMC_USBD_EVENT_t event) 
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  gintsts_data_t clear;
  clear.d32 = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
  switch(event)
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	2b0d      	cmp	r3, #13
 8002436:	d84c      	bhi.n	80024d2 <XMC_USBD_ClearEvent+0xae>
 8002438:	a201      	add	r2, pc, #4	; (adr r2, 8002440 <XMC_USBD_ClearEvent+0x1c>)
 800243a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243e:	bf00      	nop
 8002440:	08002479 	.word	0x08002479
 8002444:	080024d3 	.word	0x080024d3
 8002448:	080024d3 	.word	0x080024d3
 800244c:	080024d3 	.word	0x080024d3
 8002450:	08002483 	.word	0x08002483
 8002454:	080024d3 	.word	0x080024d3
 8002458:	0800248d 	.word	0x0800248d
 800245c:	08002497 	.word	0x08002497
 8002460:	080024a1 	.word	0x080024a1
 8002464:	080024ab 	.word	0x080024ab
 8002468:	080024b5 	.word	0x080024b5
 800246c:	080024bf 	.word	0x080024bf
 8002470:	080024d3 	.word	0x080024d3
 8002474:	080024c9 	.word	0x080024c9
  {
    case (XMC_USBD_EVENT_POWER_ON):
	  clear.b.sessreqintr = 1U;
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800247e:	73fb      	strb	r3, [r7, #15]
	  break;
 8002480:	e028      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESET):
	  clear.b.usbreset = 1U;
 8002482:	7b7b      	ldrb	r3, [r7, #13]
 8002484:	f043 0310 	orr.w	r3, r3, #16
 8002488:	737b      	strb	r3, [r7, #13]
	  break;
 800248a:	e023      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SUSPEND):
	  clear.b.usbsuspend = 1U;
 800248c:	7b7b      	ldrb	r3, [r7, #13]
 800248e:	f043 0308 	orr.w	r3, r3, #8
 8002492:	737b      	strb	r3, [r7, #13]
	  break;
 8002494:	e01e      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESUME):
	  clear.b.wkupintr = 1U;
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800249c:	73fb      	strb	r3, [r7, #15]
	  break;
 800249e:	e019      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_REMOTE_WAKEUP):
	  clear.b.wkupintr = 1U;
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024a6:	73fb      	strb	r3, [r7, #15]
	  break;
 80024a8:	e014      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SOF):
	  clear.b.sofintr = 1U;
 80024aa:	7b3b      	ldrb	r3, [r7, #12]
 80024ac:	f043 0308 	orr.w	r3, r3, #8
 80024b0:	733b      	strb	r3, [r7, #12]
	  break;
 80024b2:	e00f      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_EARLYSUSPEND):
	  clear.b.erlysuspend = 1U;
 80024b4:	7b7b      	ldrb	r3, [r7, #13]
 80024b6:	f043 0304 	orr.w	r3, r3, #4
 80024ba:	737b      	strb	r3, [r7, #13]
	  break;
 80024bc:	e00a      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_ENUMDONE):
	  clear.b.enumdone = 1U;
 80024be:	7b7b      	ldrb	r3, [r7, #13]
 80024c0:	f043 0320 	orr.w	r3, r3, #32
 80024c4:	737b      	strb	r3, [r7, #13]
	  break;
 80024c6:	e005      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_OUTEP):
	  clear.b.outepintr = 1U;
 80024c8:	7bbb      	ldrb	r3, [r7, #14]
 80024ca:	f043 0308 	orr.w	r3, r3, #8
 80024ce:	73bb      	strb	r3, [r7, #14]
	  break;
 80024d0:	e000      	b.n	80024d4 <XMC_USBD_ClearEvent+0xb0>
		default:
		break;
 80024d2:	bf00      	nop
	}
	xmc_device.global_register->gintsts = clear.d32;
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <XMC_USBD_ClearEvent+0xc8>)
 80024d6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	615a      	str	r2, [r3, #20]
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	20000cf4 	.word	0x20000cf4

080024f0 <XMC_USBD_lClearEventOTG>:

/**
 * Clear the USB OTG events
 **/
static void XMC_USBD_lClearEventOTG(uint32_t event)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  gotgint_data_t clear = { .d32 = 0U};
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
  clear.d32 = event;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	60fb      	str	r3, [r7, #12]
  xmc_device.global_register->gotgint = clear.d32;
 8002500:	4b05      	ldr	r3, [pc, #20]	; (8002518 <XMC_USBD_lClearEventOTG+0x28>)
 8002502:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	605a      	str	r2, [r3, #4]
}
 800250a:	bf00      	nop
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000cf4 	.word	0x20000cf4

0800251c <XMC_USBD_ClearEventINEP>:

/**
 * Clear the USB IN EP events
 **/
void XMC_USBD_ClearEventINEP(uint32_t event,const uint8_t ep_num)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	70fb      	strb	r3, [r7, #3]
  diepint_data_t clear;
  clear.d32 = event;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 800252c:	78fb      	ldrb	r3, [r7, #3]
 800252e:	4a06      	ldr	r2, [pc, #24]	; (8002548 <XMC_USBD_ClearEventINEP+0x2c>)
 8002530:	336a      	adds	r3, #106	; 0x6a
 8002532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	609a      	str	r2, [r3, #8]
}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20000cf4 	.word	0x20000cf4

0800254c <XMC_USBD_ClearEventOUTEP>:

/**
 * Clear the USB OUT EP events
 **/
void XMC_USBD_ClearEventOUTEP(uint32_t event,const uint8_t ep_num)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	70fb      	strb	r3, [r7, #3]
  doepint_data_t clear;
  clear.d32 = event;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	4a06      	ldr	r2, [pc, #24]	; (8002578 <XMC_USBD_ClearEventOUTEP+0x2c>)
 8002560:	3370      	adds	r3, #112	; 0x70
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	609a      	str	r2, [r3, #8]
}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	20000cf4 	.word	0x20000cf4

0800257c <XMC_USBD_EnableEventOUTEP>:

/**
 * Enable the USB OUT EP events
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	doepint_data_t doepint;
	doepint.d32 = event;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	60fb      	str	r3, [r7, #12]
	xmc_device.device_register->doepmsk |= doepint.d32;
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <XMC_USBD_EnableEventOUTEP+0x2c>)
 800258a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800258e:	4a06      	ldr	r2, [pc, #24]	; (80025a8 <XMC_USBD_EnableEventOUTEP+0x2c>)
 8002590:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8002594:	6951      	ldr	r1, [r2, #20]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	430a      	orrs	r2, r1
 800259a:	615a      	str	r2, [r3, #20]
}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	20000cf4 	.word	0x20000cf4

080025ac <XMC_USBD_EnableEventINEP>:

/**
 * Enable the USB IN EP events
 **/
void XMC_USBD_EnableEventINEP(uint32_t event)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	diepint_data_t diepint;
	diepint.d32 = event;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	60fb      	str	r3, [r7, #12]
	xmc_device.device_register->diepmsk |= diepint.d32;
 80025b8:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <XMC_USBD_EnableEventINEP+0x2c>)
 80025ba:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80025be:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <XMC_USBD_EnableEventINEP+0x2c>)
 80025c0:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 80025c4:	6911      	ldr	r1, [r2, #16]
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	611a      	str	r2, [r3, #16]
}
 80025cc:	bf00      	nop
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	20000cf4 	.word	0x20000cf4

080025dc <XMC_USBD_GetCapabilities>:

/**
 * Gets the USB device capabilities
 **/
XMC_USBD_CAPABILITIES_t XMC_USBD_GetCapabilities()
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
  XMC_USBD_CAPABILITIES_t cap={0U};
 80025e2:	2300      	movs	r3, #0
 80025e4:	607b      	str	r3, [r7, #4]
  cap.event_connect = 1U;
 80025e6:	793b      	ldrb	r3, [r7, #4]
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	713b      	strb	r3, [r7, #4]
  cap.event_disconnect = 1U;
 80025ee:	793b      	ldrb	r3, [r7, #4]
 80025f0:	f043 0308 	orr.w	r3, r3, #8
 80025f4:	713b      	strb	r3, [r7, #4]
#if UC_SERIES == 45
  cap.event_power_off = 1U;
 80025f6:	793b      	ldrb	r3, [r7, #4]
 80025f8:	f043 0302 	orr.w	r3, r3, #2
 80025fc:	713b      	strb	r3, [r7, #4]
  cap.event_power_on = 1U;
 80025fe:	793b      	ldrb	r3, [r7, #4]
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	713b      	strb	r3, [r7, #4]
#else
  cap.event_power_off = 0U;
  cap.event_power_on = 0U;
#endif
  cap.event_high_speed = 0U;
 8002606:	793b      	ldrb	r3, [r7, #4]
 8002608:	f36f 1345 	bfc	r3, #5, #1
 800260c:	713b      	strb	r3, [r7, #4]
  cap.event_remote_wakeup = 1U;
 800260e:	797b      	ldrb	r3, [r7, #5]
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	717b      	strb	r3, [r7, #5]
  cap.event_reset = 1U;
 8002616:	793b      	ldrb	r3, [r7, #4]
 8002618:	f043 0310 	orr.w	r3, r3, #16
 800261c:	713b      	strb	r3, [r7, #4]
  cap.event_resume = 1U;
 800261e:	793b      	ldrb	r3, [r7, #4]
 8002620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002624:	713b      	strb	r3, [r7, #4]
  cap.event_suspend = 1U;
 8002626:	793b      	ldrb	r3, [r7, #4]
 8002628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800262c:	713b      	strb	r3, [r7, #4]
  cap.reserved = 0U;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f36f 235f 	bfc	r3, #9, #23
 8002634:	607b      	str	r3, [r7, #4]
  return cap;
 8002636:	687b      	ldr	r3, [r7, #4]
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <XMC_USBD_Init>:

/**
 * Initializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Init(XMC_USBD_t *obj)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	; 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;

  XMC_ASSERT("XMC_USBD_Init: obj.usbd_max_num_eps not of type XMC_USBD_MAX_NUM_EPS_t",
 		      XMC_USBD_CHECK_INPUT_MAX_NUM_EPS(obj->usbd_max_num_eps))
  
  XMC_USBD_Enable();
 800264c:	f7ff fed2 	bl	80023f4 <XMC_USBD_Enable>
  
  usbd_init = obj;
 8002650:	4a87      	ldr	r2, [pc, #540]	; (8002870 <XMC_USBD_Init+0x22c>)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6013      	str	r3, [r2, #0]

  /* Filling out buffer size */
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8002656:	2300      	movs	r3, #0
 8002658:	627b      	str	r3, [r7, #36]	; 0x24
 800265a:	e00c      	b.n	8002676 <XMC_USBD_Init+0x32>
  {
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 800265c:	4a85      	ldr	r2, [pc, #532]	; (8002874 <XMC_USBD_Init+0x230>)
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	2140      	movs	r1, #64	; 0x40
 8002662:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 8002666:	4a84      	ldr	r2, [pc, #528]	; (8002878 <XMC_USBD_Init+0x234>)
 8002668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266a:	2140      	movs	r1, #64	; 0x40
 800266c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	3301      	adds	r3, #1
 8002674:	627b      	str	r3, [r7, #36]	; 0x24
 8002676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002678:	2b06      	cmp	r3, #6
 800267a:	d9ef      	bls.n	800265c <XMC_USBD_Init+0x18>
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 800267c:	f44f 7202 	mov.w	r2, #520	; 0x208
 8002680:	2100      	movs	r1, #0
 8002682:	487e      	ldr	r0, [pc, #504]	; (800287c <XMC_USBD_Init+0x238>)
 8002684:	f005 f9e2 	bl	8007a4c <memset>

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	4a7b      	ldr	r2, [pc, #492]	; (800287c <XMC_USBD_Init+0x238>)
 800268e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	4a79      	ldr	r2, [pc, #484]	; (800287c <XMC_USBD_Init+0x238>)
 8002698:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	623b      	str	r3, [r7, #32]
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a75      	ldr	r2, [pc, #468]	; (800287c <XMC_USBD_Init+0x238>)
 80026a8:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026b2:	4a72      	ldr	r2, [pc, #456]	; (800287c <XMC_USBD_Init+0x238>)
 80026b4:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80026b8:	2300      	movs	r3, #0
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24
 80026bc:	e00c      	b.n	80026d8 <XMC_USBD_Init+0x94>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	3348      	adds	r3, #72	; 0x48
 80026c2:	015b      	lsls	r3, r3, #5
 80026c4:	6a3a      	ldr	r2, [r7, #32]
 80026c6:	441a      	add	r2, r3
 80026c8:	496c      	ldr	r1, [pc, #432]	; (800287c <XMC_USBD_Init+0x238>)
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	336a      	adds	r3, #106	; 0x6a
 80026ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d4:	3301      	adds	r3, #1
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
 80026d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026da:	2b06      	cmp	r3, #6
 80026dc:	d9ef      	bls.n	80026be <XMC_USBD_Init+0x7a>
    ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80026de:	2300      	movs	r3, #0
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
 80026e2:	e00d      	b.n	8002700 <XMC_USBD_Init+0xbc>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
    									  DWC_DEV_OUT_EP_REG_OFFSET +
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	3358      	adds	r3, #88	; 0x58
 80026e8:	015b      	lsls	r3, r3, #5
 80026ea:	6a3a      	ldr	r2, [r7, #32]
 80026ec:	441a      	add	r2, r3
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
 80026ee:	4963      	ldr	r1, [pc, #396]	; (800287c <XMC_USBD_Init+0x238>)
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	3370      	adds	r3, #112	; 0x70
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	440b      	add	r3, r1
 80026f8:	605a      	str	r2, [r3, #4]
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80026fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fc:	3301      	adds	r3, #1
 80026fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002702:	2b06      	cmp	r3, #6
 8002704:	d9ee      	bls.n	80026e4 <XMC_USBD_Init+0xa0>
    									  ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8002706:	2300      	movs	r3, #0
 8002708:	627b      	str	r3, [r7, #36]	; 0x24
 800270a:	e00c      	b.n	8002726 <XMC_USBD_Init+0xe2>
  {
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
    						XMC_USBD_TX_FIFO_REG_OFFSET +
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	3301      	adds	r3, #1
 8002710:	031b      	lsls	r3, r3, #12
 8002712:	6a3a      	ldr	r2, [r7, #32]
 8002714:	441a      	add	r2, r3
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
 8002716:	4959      	ldr	r1, [pc, #356]	; (800287c <XMC_USBD_Init+0x238>)
 8002718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271a:	3378      	adds	r3, #120	; 0x78
 800271c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8002720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002722:	3301      	adds	r3, #1
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
 8002726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002728:	2b06      	cmp	r3, #6
 800272a:	d9ef      	bls.n	800270c <XMC_USBD_Init+0xc8>
    						(i * XMC_USBD_TX_FIFO_OFFSET));
  }
  /* obj data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 800272c:	4b53      	ldr	r3, [pc, #332]	; (800287c <XMC_USBD_Init+0x238>)
 800272e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	61fb      	str	r3, [r7, #28]
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
 8002736:	7f3b      	ldrb	r3, [r7, #28]
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	773b      	strb	r3, [r7, #28]
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
 800273e:	7f3b      	ldrb	r3, [r7, #28]
 8002740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002744:	773b      	strb	r3, [r7, #28]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	7b5b      	ldrb	r3, [r3, #13]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d104      	bne.n	8002758 <XMC_USBD_Init+0x114>
  {
    /* Enable dma if needed */
    gahbcfg.b.dmaenable = 1U; /* enable dma if needed */
 800274e:	7f3b      	ldrb	r3, [r7, #28]
 8002750:	f043 0320 	orr.w	r3, r3, #32
 8002754:	773b      	strb	r3, [r7, #28]
 8002756:	e003      	b.n	8002760 <XMC_USBD_Init+0x11c>
  }
  else
  {
    gahbcfg.b.dmaenable = 0U;
 8002758:	7f3b      	ldrb	r3, [r7, #28]
 800275a:	f36f 1345 	bfc	r3, #5, #1
 800275e:	773b      	strb	r3, [r7, #28]
  }
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 8002760:	4b46      	ldr	r3, [pc, #280]	; (800287c <XMC_USBD_Init+0x238>)
 8002762:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002766:	69fa      	ldr	r2, [r7, #28]
 8002768:	609a      	str	r2, [r3, #8]
  /* configure usb details */  
  gusbcfg.d32= xmc_device.global_register->gusbcfg;
 800276a:	4b44      	ldr	r3, [pc, #272]	; (800287c <XMC_USBD_Init+0x238>)
 800276c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	61bb      	str	r3, [r7, #24]
  gusbcfg.b.force_dev_mode = 1U; /* force us into device mode */
 8002774:	7efb      	ldrb	r3, [r7, #27]
 8002776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800277a:	76fb      	strb	r3, [r7, #27]
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 800277c:	7e7b      	ldrb	r3, [r7, #25]
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	767b      	strb	r3, [r7, #25]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 8002784:	4b3d      	ldr	r3, [pc, #244]	; (800287c <XMC_USBD_Init+0x238>)
 8002786:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	60da      	str	r2, [r3, #12]

  /* Device init */
  /* configure device speed */  
  dcfg.d32 = xmc_device.device_register->dcfg;
 800278e:	4b3b      	ldr	r3, [pc, #236]	; (800287c <XMC_USBD_Init+0x238>)
 8002790:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	617b      	str	r3, [r7, #20]
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 8002798:	7d3b      	ldrb	r3, [r7, #20]
 800279a:	f043 0303 	orr.w	r3, r3, #3
 800279e:	753b      	strb	r3, [r7, #20]
  dcfg.b.descdma = 0U;
 80027a0:	7dbb      	ldrb	r3, [r7, #22]
 80027a2:	f36f 13c7 	bfc	r3, #7, #1
 80027a6:	75bb      	strb	r3, [r7, #22]
  xmc_device.device_register->dcfg = dcfg.d32;
 80027a8:	4b34      	ldr	r3, [pc, #208]	; (800287c <XMC_USBD_Init+0x238>)
 80027aa:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	601a      	str	r2, [r3, #0]
  /* configure device functions */  
  dctl.d32 = xmc_device.device_register->dctl;
 80027b2:	4b32      	ldr	r3, [pc, #200]	; (800287c <XMC_USBD_Init+0x238>)
 80027b4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	613b      	str	r3, [r7, #16]
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 80027bc:	7c3b      	ldrb	r3, [r7, #16]
 80027be:	f043 0302 	orr.w	r3, r3, #2
 80027c2:	743b      	strb	r3, [r7, #16]
  /* all other config is done by default register value */
  xmc_device.device_register->dctl = dctl.d32;
 80027c4:	4b2d      	ldr	r3, [pc, #180]	; (800287c <XMC_USBD_Init+0x238>)
 80027c6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	605a      	str	r2, [r3, #4]
  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
 80027ce:	2010      	movs	r0, #16
 80027d0:	f7ff f814 	bl	80017fc <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 80027d4:	f7ff f850 	bl	8001878 <XMC_USBD_lFlushRXFifo>
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 80027d8:	4b28      	ldr	r3, [pc, #160]	; (800287c <XMC_USBD_Init+0x238>)
 80027da:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80027de:	2200      	movs	r2, #0
 80027e0:	619a      	str	r2, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 80027e2:	4b26      	ldr	r3, [pc, #152]	; (800287c <XMC_USBD_Init+0x238>)
 80027e4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80027e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027ec:	615a      	str	r2, [r3, #20]
 
  gintmsk.d32 = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
  /* enable common interrupts */
  gintmsk.b.modemismatch = 1U;
 80027f2:	7b3b      	ldrb	r3, [r7, #12]
 80027f4:	f043 0302 	orr.w	r3, r3, #2
 80027f8:	733b      	strb	r3, [r7, #12]
  gintmsk.b.otgintr = 1U;
 80027fa:	7b3b      	ldrb	r3, [r7, #12]
 80027fc:	f043 0304 	orr.w	r3, r3, #4
 8002800:	733b      	strb	r3, [r7, #12]
  gintmsk.b.sessreqintr = 1U;
 8002802:	7bfb      	ldrb	r3, [r7, #15]
 8002804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002808:	73fb      	strb	r3, [r7, #15]
  /* enable device interrupts */
  gintmsk.b.usbreset = 1U;
 800280a:	7b7b      	ldrb	r3, [r7, #13]
 800280c:	f043 0310 	orr.w	r3, r3, #16
 8002810:	737b      	strb	r3, [r7, #13]
  gintmsk.b.enumdone = 1U;
 8002812:	7b7b      	ldrb	r3, [r7, #13]
 8002814:	f043 0320 	orr.w	r3, r3, #32
 8002818:	737b      	strb	r3, [r7, #13]
  gintmsk.b.erlysuspend = 1U;
 800281a:	7b7b      	ldrb	r3, [r7, #13]
 800281c:	f043 0304 	orr.w	r3, r3, #4
 8002820:	737b      	strb	r3, [r7, #13]
  gintmsk.b.usbsuspend = 1U;
 8002822:	7b7b      	ldrb	r3, [r7, #13]
 8002824:	f043 0308 	orr.w	r3, r3, #8
 8002828:	737b      	strb	r3, [r7, #13]
  gintmsk.b.wkupintr = 1U;
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002830:	73fb      	strb	r3, [r7, #15]
  gintmsk.b.sofintr = 1U;
 8002832:	7b3b      	ldrb	r3, [r7, #12]
 8002834:	f043 0308 	orr.w	r3, r3, #8
 8002838:	733b      	strb	r3, [r7, #12]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	7b5b      	ldrb	r3, [r3, #13]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d103      	bne.n	800284a <XMC_USBD_Init+0x206>
  {
    gintmsk.b.rxstsqlvl = 1U;
 8002842:	7b3b      	ldrb	r3, [r7, #12]
 8002844:	f043 0310 	orr.w	r3, r3, #16
 8002848:	733b      	strb	r3, [r7, #12]
  }
  gintmsk.b.outepintr = 1U;
 800284a:	7bbb      	ldrb	r3, [r7, #14]
 800284c:	f043 0308 	orr.w	r3, r3, #8
 8002850:	73bb      	strb	r3, [r7, #14]
  gintmsk.b.inepintr = 1U;
 8002852:	7bbb      	ldrb	r3, [r7, #14]
 8002854:	f043 0304 	orr.w	r3, r3, #4
 8002858:	73bb      	strb	r3, [r7, #14]
  xmc_device.global_register->gintmsk = gintmsk.d32;
 800285a:	4b08      	ldr	r3, [pc, #32]	; (800287c <XMC_USBD_Init+0x238>)
 800285c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	619a      	str	r2, [r3, #24]
  return XMC_USBD_STATUS_OK;
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3728      	adds	r7, #40	; 0x28
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000cf0 	.word	0x20000cf0
 8002874:	20000878 	.word	0x20000878
 8002878:	20000894 	.word	0x20000894
 800287c:	20000cf4 	.word	0x20000cf4

08002880 <XMC_USBD_Uninitialize>:

/**
 * Uninitializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Uninitialize() 
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
  /* Disconnect the device */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8002886:	4b0c      	ldr	r3, [pc, #48]	; (80028b8 <XMC_USBD_Uninitialize+0x38>)
 8002888:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 8002890:	793b      	ldrb	r3, [r7, #4]
 8002892:	f043 0302 	orr.w	r3, r3, #2
 8002896:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 8002898:	4b07      	ldr	r3, [pc, #28]	; (80028b8 <XMC_USBD_Uninitialize+0x38>)
 800289a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	605a      	str	r2, [r3, #4]
  /* clean up */
  memset((void*)&xmc_device,0U,sizeof(xmc_device));
 80028a2:	f44f 7202 	mov.w	r2, #520	; 0x208
 80028a6:	2100      	movs	r1, #0
 80028a8:	4803      	ldr	r0, [pc, #12]	; (80028b8 <XMC_USBD_Uninitialize+0x38>)
 80028aa:	f005 f8cf 	bl	8007a4c <memset>
  return XMC_USBD_STATUS_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20000cf4 	.word	0x20000cf4

080028bc <XMC_USBD_DeviceConnect>:

/**
 * Connects the USB device to host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect() 
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
  /* Just disable softdisconnect */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <XMC_USBD_DeviceConnect+0x30>)
 80028c4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 0U;
 80028cc:	793b      	ldrb	r3, [r7, #4]
 80028ce:	f36f 0341 	bfc	r3, #1, #1
 80028d2:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 80028d4:	4b05      	ldr	r3, [pc, #20]	; (80028ec <XMC_USBD_DeviceConnect+0x30>)
 80028d6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	20000cf4 	.word	0x20000cf4

080028f0 <XMC_USBD_DeviceDisconnect>:

/**
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect() 
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 80028f6:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <XMC_USBD_DeviceDisconnect+0x30>)
 80028f8:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 8002900:	793b      	ldrb	r3, [r7, #4]
 8002902:	f043 0302 	orr.w	r3, r3, #2
 8002906:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 8002908:	4b05      	ldr	r3, [pc, #20]	; (8002920 <XMC_USBD_DeviceDisconnect+0x30>)
 800290a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	20000cf4 	.word	0x20000cf4

08002924 <XMC_USBD_DeviceGetState>:

/**
 * Gets the USB device state.
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj) 
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  XMC_USBD_STATE_t state={0U};
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
  state.speed = XMC_USBD_SPEED_FULL;
 8002930:	7b3b      	ldrb	r3, [r7, #12]
 8002932:	2201      	movs	r2, #1
 8002934:	f362 03c4 	bfi	r3, r2, #3, #2
 8002938:	733b      	strb	r3, [r7, #12]
  state.connected = xmc_device.IsConnected;
 800293a:	4b12      	ldr	r3, [pc, #72]	; (8002984 <XMC_USBD_DeviceGetState+0x60>)
 800293c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002940:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002944:	b2da      	uxtb	r2, r3
 8002946:	7b3b      	ldrb	r3, [r7, #12]
 8002948:	f362 0341 	bfi	r3, r2, #1, #1
 800294c:	733b      	strb	r3, [r7, #12]
  state.active = XMC_USBD_lDeviceActive(obj);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe fe5a 	bl	8001608 <XMC_USBD_lDeviceActive>
 8002954:	4603      	mov	r3, r0
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	b2da      	uxtb	r2, r3
 800295c:	7b3b      	ldrb	r3, [r7, #12]
 800295e:	f362 0382 	bfi	r3, r2, #2, #1
 8002962:	733b      	strb	r3, [r7, #12]
  state.powered = xmc_device.IsPowered;
 8002964:	4b07      	ldr	r3, [pc, #28]	; (8002984 <XMC_USBD_DeviceGetState+0x60>)
 8002966:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800296a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800296e:	b2da      	uxtb	r2, r3
 8002970:	7b3b      	ldrb	r3, [r7, #12]
 8002972:	f362 0300 	bfi	r3, r2, #0, #1
 8002976:	733b      	strb	r3, [r7, #12]
  return state;
 8002978:	68fb      	ldr	r3, [r7, #12]
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000cf4 	.word	0x20000cf4

08002988 <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size) 
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	6039      	str	r1, [r7, #0]
 8002992:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	f003 030f 	and.w	r3, r3, #15
 800299a:	2234      	movs	r2, #52	; 0x34
 800299c:	fb02 f303 	mul.w	r3, r2, r3
 80029a0:	4a1a      	ldr	r2, [pc, #104]	; (8002a0c <XMC_USBD_EndpointReadStart+0x84>)
 80029a2:	4413      	add	r3, r2
 80029a4:	60bb      	str	r3, [r7, #8]
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d106      	bne.n	80029c2 <XMC_USBD_EndpointReadStart+0x3a>
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	791b      	ldrb	r3, [r3, #4]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <XMC_USBD_EndpointReadStart+0x40>
  {
    result = XMC_USBD_STATUS_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	73fb      	strb	r3, [r7, #15]
 80029c6:	e01c      	b.n	8002a02 <XMC_USBD_EndpointReadStart+0x7a>
  }
  else
  {
    /* short the length to buffer size if needed */
    if (size > ep->outBufferSize)
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d202      	bcs.n	80029d8 <XMC_USBD_EndpointReadStart+0x50>
    {
      size = ep->outBufferSize;
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	603b      	str	r3, [r7, #0]
    }
    /* set ep values */
    ep->xferTotal = size;
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	631a      	str	r2, [r3, #48]	; 0x30
    ep->xferCount = 0U;
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	2200      	movs	r2, #0
 80029e2:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferLength = 0U;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2200      	movs	r2, #0
 80029e8:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferBuffer = ep->outBuffer;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	68da      	ldr	r2, [r3, #12]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	625a      	str	r2, [r3, #36]	; 0x24
    ep->outBytesAvailable = 0U;
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2200      	movs	r2, #0
 80029f6:	611a      	str	r2, [r3, #16]
    XMC_USBD_lStartReadXfer(ep);
 80029f8:	68b8      	ldr	r0, [r7, #8]
 80029fa:	f7fe ffc5 	bl	8001988 <XMC_USBD_lStartReadXfer>
    result= XMC_USBD_STATUS_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	73fb      	strb	r3, [r7, #15]
  }
  return result;
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000cf4 	.word	0x20000cf4

08002a10 <XMC_USBD_EndpointRead>:

/**
 * Reads the number of bytes from the USB OUT endpoint
 **/
int32_t XMC_USBD_EndpointRead(const uint8_t ep_num,uint8_t * buffer,uint32_t length) 
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	2234      	movs	r2, #52	; 0x34
 8002a22:	fb02 f303 	mul.w	r3, r2, r3
 8002a26:	4a17      	ldr	r2, [pc, #92]	; (8002a84 <XMC_USBD_EndpointRead+0x74>)
 8002a28:	4413      	add	r3, r2
 8002a2a:	617b      	str	r3, [r7, #20]
  if (length > ep->outBytesAvailable)
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	691a      	ldr	r2, [r3, #16]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d202      	bcs.n	8002a3c <XMC_USBD_EndpointRead+0x2c>
  {
    length = ep->outBytesAvailable;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	607b      	str	r3, [r7, #4]
  }
  memcpy(buffer,&ep->outBuffer[ep->outOffset],length);
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	4413      	add	r3, r2
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	68b8      	ldr	r0, [r7, #8]
 8002a4c:	f004 ff00 	bl	8007850 <memcpy>
  ep->outBytesAvailable -= length;
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	691a      	ldr	r2, [r3, #16]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	1ad2      	subs	r2, r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	611a      	str	r2, [r3, #16]
  if (ep->outBytesAvailable)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d006      	beq.n	8002a72 <XMC_USBD_EndpointRead+0x62>
  {
    ep->outOffset += length;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	699a      	ldr	r2, [r3, #24]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	441a      	add	r2, r3
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	619a      	str	r2, [r3, #24]
 8002a70:	e002      	b.n	8002a78 <XMC_USBD_EndpointRead+0x68>
  }
  else
  {
    ep->outOffset = 0U;
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2200      	movs	r2, #0
 8002a76:	619a      	str	r2, [r3, #24]
  }
  return (int32_t)length;
 8002a78:	687b      	ldr	r3, [r7, #4]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000cf4 	.word	0x20000cf4

08002a88 <XMC_USBD_EndpointWrite>:

/**
 * Writes number of bytes in to the USB IN endpoint.
 **/
int32_t XMC_USBD_EndpointWrite(const uint8_t ep_num,const uint8_t * buffer,uint32_t length) 
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	2234      	movs	r2, #52	; 0x34
 8002a9e:	fb02 f303 	mul.w	r3, r2, r3
 8002aa2:	4a21      	ldr	r2, [pc, #132]	; (8002b28 <XMC_USBD_EndpointWrite+0xa0>)
 8002aa4:	4413      	add	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
  int32_t result;
  if (!ep->isConfigured)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	791b      	ldrb	r3, [r3, #4]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d102      	bne.n	8002abc <XMC_USBD_EndpointWrite+0x34>
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	e030      	b.n	8002b1e <XMC_USBD_EndpointWrite+0x96>
  }
  else if (ep->inInUse == 1U)
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d102      	bne.n	8002ad0 <XMC_USBD_EndpointWrite+0x48>
  {
    result=(int32_t)0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	e026      	b.n	8002b1e <XMC_USBD_EndpointWrite+0x96>
  }
  else
  {
    if (length > ep->inBufferSize)
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	6a1a      	ldr	r2, [r3, #32]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d202      	bcs.n	8002ae0 <XMC_USBD_EndpointWrite+0x58>
    {
      length = ep->inBufferSize;
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	607b      	str	r3, [r7, #4]
    }
    /* copy data into input buffer for DMA and FIFO mode */
		memcpy(ep->inBuffer,(const void *)buffer,length);
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	68b9      	ldr	r1, [r7, #8]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f004 feb1 	bl	8007850 <memcpy>
		ep->xferBuffer = ep->inBuffer;
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	69da      	ldr	r2, [r3, #28]
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24
    ep->xferTotal = length;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	631a      	str	r2, [r3, #48]	; 0x30
    /* set transfer values */
    ep->xferLength = 0U;
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	2200      	movs	r2, #0
 8002b00:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferCount = 0U;
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	2200      	movs	r2, #0
 8002b06:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->inInUse = 1U;
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	6853      	ldr	r3, [r2, #4]
 8002b0c:	f043 0308 	orr.w	r3, r3, #8
 8002b10:	6053      	str	r3, [r2, #4]
    /* start the transfer */
    XMC_USBD_lStartWriteXfer(ep);
 8002b12:	6938      	ldr	r0, [r7, #16]
 8002b14:	f7fe fff4 	bl	8001b00 <XMC_USBD_lStartWriteXfer>
    result=(int32_t)ep->xferTotal;
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1c:	617b      	str	r3, [r7, #20]
  }
  return result;
 8002b1e:	697b      	ldr	r3, [r7, #20]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20000cf4 	.word	0x20000cf4

08002b2c <XMC_USBD_DeviceSetAddress>:

/**
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address,const XMC_USBD_SET_ADDRESS_STAGE_t stage) 
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	460a      	mov	r2, r1
 8002b36:	71fb      	strb	r3, [r7, #7]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	71bb      	strb	r3, [r7, #6]
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 8002b3c:	4b0d      	ldr	r3, [pc, #52]	; (8002b74 <XMC_USBD_DeviceSetAddress+0x48>)
 8002b3e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	60fb      	str	r3, [r7, #12]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 8002b46:	79bb      	ldrb	r3, [r7, #6]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10c      	bne.n	8002b66 <XMC_USBD_DeviceSetAddress+0x3a>
  {
    data.b.devaddr = address;
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b52:	b2da      	uxtb	r2, r3
 8002b54:	89bb      	ldrh	r3, [r7, #12]
 8002b56:	f362 130a 	bfi	r3, r2, #4, #7
 8002b5a:	81bb      	strh	r3, [r7, #12]
    xmc_device.device_register->dcfg = data.d32;
 8002b5c:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <XMC_USBD_DeviceSetAddress+0x48>)
 8002b5e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	601a      	str	r2, [r3, #0]
  }
	return XMC_USBD_STATUS_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	20000cf4 	.word	0x20000cf4

08002b78 <XMC_USBD_EndpointStall>:

/**
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall) 
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	460a      	mov	r2, r1
 8002b82:	71fb      	strb	r3, [r7, #7]
 8002b84:	4613      	mov	r3, r2
 8002b86:	71bb      	strb	r3, [r7, #6]
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	2234      	movs	r2, #52	; 0x34
 8002b90:	fb02 f303 	mul.w	r3, r2, r3
 8002b94:	4a4a      	ldr	r2, [pc, #296]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002b96:	4413      	add	r3, r2
 8002b98:	60fb      	str	r3, [r7, #12]
  if (stall)
 8002b9a:	79bb      	ldrb	r3, [r7, #6]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d040      	beq.n	8002c22 <XMC_USBD_EndpointStall+0xaa>
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8002ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	da1a      	bge.n	8002bde <XMC_USBD_EndpointStall+0x66>
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	4a43      	ldr	r2, [pc, #268]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002bb4:	336a      	adds	r3, #106	; 0x6a
 8002bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 8002bbe:	7abb      	ldrb	r3, [r7, #10]
 8002bc0:	f043 0320 	orr.w	r3, r3, #32
 8002bc4:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	4a3b      	ldr	r2, [pc, #236]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002bd2:	336a      	adds	r3, #106	; 0x6a
 8002bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	e01b      	b.n	8002c16 <XMC_USBD_EndpointStall+0x9e>
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	4a35      	ldr	r2, [pc, #212]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002bea:	3370      	adds	r3, #112	; 0x70
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 8002bf6:	7abb      	ldrb	r3, [r7, #10]
 8002bf8:	f043 0320 	orr.w	r3, r3, #32
 8002bfc:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	4a2d      	ldr	r2, [pc, #180]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002c0a:	3370      	adds	r3, #112	; 0x70
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	601a      	str	r2, [r3, #0]
    }
    ep->isStalled = 1U;
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	7913      	ldrb	r3, [r2, #4]
 8002c1a:	f043 0320 	orr.w	r3, r3, #32
 8002c1e:	7113      	strb	r3, [r2, #4]
 8002c20:	e047      	b.n	8002cb2 <XMC_USBD_EndpointStall+0x13a>
  }
  else
  {
    /* just clear stall bit */
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	da1e      	bge.n	8002c68 <XMC_USBD_EndpointStall+0xf0>
		{
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	4a22      	ldr	r2, [pc, #136]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002c36:	336a      	adds	r3, #106	; 0x6a
 8002c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	60bb      	str	r3, [r7, #8]
			data.b.stall = 0U;
 8002c40:	7abb      	ldrb	r3, [r7, #10]
 8002c42:	f36f 1345 	bfc	r3, #5, #1
 8002c46:	72bb      	strb	r3, [r7, #10]
			data.b.setd0pid = 1U; /* reset pid to 0 */
 8002c48:	7afb      	ldrb	r3, [r7, #11]
 8002c4a:	f043 0310 	orr.w	r3, r3, #16
 8002c4e:	72fb      	strb	r3, [r7, #11]
			xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	4a19      	ldr	r2, [pc, #100]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002c5c:	336a      	adds	r3, #106	; 0x6a
 8002c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e01f      	b.n	8002ca8 <XMC_USBD_EndpointStall+0x130>
		}
		else
		{
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	4a13      	ldr	r2, [pc, #76]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002c74:	3370      	adds	r3, #112	; 0x70
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	60bb      	str	r3, [r7, #8]
			data.b.stall = 0U;
 8002c80:	7abb      	ldrb	r3, [r7, #10]
 8002c82:	f36f 1345 	bfc	r3, #5, #1
 8002c86:	72bb      	strb	r3, [r7, #10]
			data.b.setd0pid = 1U; /* reset pid to 0 */
 8002c88:	7afb      	ldrb	r3, [r7, #11]
 8002c8a:	f043 0310 	orr.w	r3, r3, #16
 8002c8e:	72fb      	strb	r3, [r7, #11]
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	4a09      	ldr	r2, [pc, #36]	; (8002cc0 <XMC_USBD_EndpointStall+0x148>)
 8002c9c:	3370      	adds	r3, #112	; 0x70
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	601a      	str	r2, [r3, #0]
		}
		ep->isStalled = 0U;
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	7913      	ldrb	r3, [r2, #4]
 8002cac:	f36f 1345 	bfc	r3, #5, #1
 8002cb0:	7113      	strb	r3, [r2, #4]
	}
	return XMC_USBD_STATUS_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	20000cf4 	.word	0x20000cf4

08002cc4 <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr) {
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f003 030f 	and.w	r3, r3, #15
 8002cd4:	2234      	movs	r2, #52	; 0x34
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	4a1b      	ldr	r2, [pc, #108]	; (8002d48 <XMC_USBD_EndpointAbort+0x84>)
 8002cdc:	4413      	add	r3, r2
 8002cde:	60fb      	str	r3, [r7, #12]
  if (ep->address_u.address_st.direction)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d004      	beq.n	8002cf8 <XMC_USBD_EndpointAbort+0x34>
  {
    ep->inInUse = 0U;
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	6853      	ldr	r3, [r2, #4]
 8002cf2:	f36f 03c3 	bfc	r3, #3, #1
 8002cf6:	6053      	str	r3, [r2, #4]
  }
  if (!ep->address_u.address_st.direction)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d104      	bne.n	8002d10 <XMC_USBD_EndpointAbort+0x4c>
  {
    ep->outInUse = 0U;
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	6853      	ldr	r3, [r2, #4]
 8002d0a:	f36f 1304 	bfc	r3, #4, #1
 8002d0e:	6053      	str	r3, [r2, #4]
  }
  ep->isStalled = 0U;
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	7913      	ldrb	r3, [r2, #4]
 8002d14:	f36f 1345 	bfc	r3, #5, #1
 8002d18:	7113      	strb	r3, [r2, #4]
  ep->outBytesAvailable = 0U;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	611a      	str	r2, [r3, #16]
  ep->outOffset = 0U;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2200      	movs	r2, #0
 8002d24:	619a      	str	r2, [r3, #24]
  ep->xferLength = 0U;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferCount = 0U;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferTotal = 0U;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	631a      	str	r2, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	20000cf4 	.word	0x20000cf4

08002d4c <XMC_USBD_EndpointConfigure>:
 * Configures the given endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointConfigure(const uint8_t ep_addr,
		                                     const XMC_USBD_ENDPOINT_TYPE_t ep_type,
		                                     const uint16_t ep_max_packet_size) 
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
 8002d56:	460b      	mov	r3, r1
 8002d58:	71bb      	strb	r3, [r7, #6]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	80bb      	strh	r3, [r7, #4]
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8002d5e:	4b97      	ldr	r3, [pc, #604]	; (8002fbc <XMC_USBD_EndpointConfigure+0x270>)
 8002d60:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	613b      	str	r3, [r7, #16]
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	2234      	movs	r2, #52	; 0x34
 8002d70:	fb02 f303 	mul.w	r3, r2, r3
 8002d74:	4a91      	ldr	r2, [pc, #580]	; (8002fbc <XMC_USBD_EndpointConfigure+0x270>)
 8002d76:	4413      	add	r3, r2
 8002d78:	617b      	str	r3, [r7, #20]
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 8002d7a:	2234      	movs	r2, #52	; 0x34
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	6978      	ldr	r0, [r7, #20]
 8002d80:	f004 fe64 	bl	8007a4c <memset>
  /* do ep configuration */
  ep->address_u.address = ep_addr;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	79fa      	ldrb	r2, [r7, #7]
 8002d88:	701a      	strb	r2, [r3, #0]
  ep->isConfigured = 1U;
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	7913      	ldrb	r3, [r2, #4]
 8002d8e:	f043 0304 	orr.w	r3, r3, #4
 8002d92:	7113      	strb	r3, [r2, #4]
  ep->maxPacketSize = (uint8_t)ep_max_packet_size;
 8002d94:	88bb      	ldrh	r3, [r7, #4]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d9c:	b2d9      	uxtb	r1, r3
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	6853      	ldr	r3, [r2, #4]
 8002da2:	f361 23d1 	bfi	r3, r1, #11, #7
 8002da6:	6053      	str	r3, [r2, #4]
  if (ep->address_u.address != 0U)
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d007      	beq.n	8002dc0 <XMC_USBD_EndpointConfigure+0x74>
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE;
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	6893      	ldr	r3, [r2, #8]
 8002db4:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 8002db8:	f361 0312 	bfi	r3, r1, #0, #19
 8002dbc:	6093      	str	r3, [r2, #8]
 8002dbe:	e005      	b.n	8002dcc <XMC_USBD_EndpointConfigure+0x80>
  }
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	6893      	ldr	r3, [r2, #8]
 8002dc4:	2140      	movs	r1, #64	; 0x40
 8002dc6:	f361 0312 	bfi	r3, r1, #0, #19
 8002dca:	6093      	str	r3, [r2, #8]
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	021b      	lsls	r3, r3, #8
 8002dd8:	4a79      	ldr	r2, [pc, #484]	; (8002fc0 <XMC_USBD_EndpointConfigure+0x274>)
 8002dda:	441a      	add	r2, r3
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	61da      	str	r2, [r3, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	4a75      	ldr	r2, [pc, #468]	; (8002fc4 <XMC_USBD_EndpointConfigure+0x278>)
 8002dee:	441a      	add	r2, r3
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	60da      	str	r2, [r3, #12]
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	461a      	mov	r2, r3
 8002e00:	4b71      	ldr	r3, [pc, #452]	; (8002fc8 <XMC_USBD_EndpointConfigure+0x27c>)
 8002e02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	621a      	str	r2, [r3, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	4b6d      	ldr	r3, [pc, #436]	; (8002fcc <XMC_USBD_EndpointConfigure+0x280>)
 8002e18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	615a      	str	r2, [r3, #20]
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d102      	bne.n	8002e34 <XMC_USBD_EndpointConfigure+0xe8>
 8002e2e:	79bb      	ldrb	r3, [r7, #6]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d179      	bne.n	8002f28 <XMC_USBD_EndpointConfigure+0x1dc>
  {
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	4a5f      	ldr	r2, [pc, #380]	; (8002fbc <XMC_USBD_EndpointConfigure+0x270>)
 8002e40:	336a      	adds	r3, #106	; 0x6a
 8002e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	60fb      	str	r3, [r7, #12]
		/*enable endpoint */
		data.b.usbactep = 1U;
 8002e4a:	7b7b      	ldrb	r3, [r7, #13]
 8002e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e50:	737b      	strb	r3, [r7, #13]
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 8002e52:	79bb      	ldrb	r3, [r7, #6]
 8002e54:	f003 0303 	and.w	r3, r3, #3
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	7bbb      	ldrb	r3, [r7, #14]
 8002e5c:	f362 0383 	bfi	r3, r2, #2, #2
 8002e60:	73bb      	strb	r3, [r7, #14]
		/* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8002e62:	79bb      	ldrb	r3, [r7, #6]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d123      	bne.n	8002eb0 <XMC_USBD_EndpointConfigure+0x164>
    {
			switch(ep_max_packet_size)
 8002e68:	88bb      	ldrh	r3, [r7, #4]
 8002e6a:	2b10      	cmp	r3, #16
 8002e6c:	d014      	beq.n	8002e98 <XMC_USBD_EndpointConfigure+0x14c>
 8002e6e:	2b10      	cmp	r3, #16
 8002e70:	dc02      	bgt.n	8002e78 <XMC_USBD_EndpointConfigure+0x12c>
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d016      	beq.n	8002ea4 <XMC_USBD_EndpointConfigure+0x158>
				break;
				case (8U):
				data.b.mps = 0x3U;
				break;
				default:
				break;
 8002e76:	e023      	b.n	8002ec0 <XMC_USBD_EndpointConfigure+0x174>
			switch(ep_max_packet_size)
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	d007      	beq.n	8002e8c <XMC_USBD_EndpointConfigure+0x140>
 8002e7c:	2b40      	cmp	r3, #64	; 0x40
 8002e7e:	d000      	beq.n	8002e82 <XMC_USBD_EndpointConfigure+0x136>
				break;
 8002e80:	e01e      	b.n	8002ec0 <XMC_USBD_EndpointConfigure+0x174>
				data.b.mps = 0x0U;
 8002e82:	89bb      	ldrh	r3, [r7, #12]
 8002e84:	f36f 030a 	bfc	r3, #0, #11
 8002e88:	81bb      	strh	r3, [r7, #12]
				break;
 8002e8a:	e019      	b.n	8002ec0 <XMC_USBD_EndpointConfigure+0x174>
				data.b.mps = 0x1U;
 8002e8c:	89bb      	ldrh	r3, [r7, #12]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f362 030a 	bfi	r3, r2, #0, #11
 8002e94:	81bb      	strh	r3, [r7, #12]
				break;
 8002e96:	e013      	b.n	8002ec0 <XMC_USBD_EndpointConfigure+0x174>
				data.b.mps = 0x2U;
 8002e98:	89bb      	ldrh	r3, [r7, #12]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f362 030a 	bfi	r3, r2, #0, #11
 8002ea0:	81bb      	strh	r3, [r7, #12]
				break;
 8002ea2:	e00d      	b.n	8002ec0 <XMC_USBD_EndpointConfigure+0x174>
				data.b.mps = 0x3U;
 8002ea4:	89bb      	ldrh	r3, [r7, #12]
 8002ea6:	2203      	movs	r2, #3
 8002ea8:	f362 030a 	bfi	r3, r2, #0, #11
 8002eac:	81bb      	strh	r3, [r7, #12]
				break;
 8002eae:	e007      	b.n	8002ec0 <XMC_USBD_EndpointConfigure+0x174>
			}
		}
		else
		{
			data.b.mps = ep_max_packet_size;
 8002eb0:	88bb      	ldrh	r3, [r7, #4]
 8002eb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	89bb      	ldrh	r3, [r7, #12]
 8002eba:	f362 030a 	bfi	r3, r2, #0, #11
 8002ebe:	81bb      	strh	r3, [r7, #12]
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	f043 0310 	orr.w	r3, r3, #16
 8002ec6:	73fb      	strb	r3, [r7, #15]
		/* clear stall */
		data.b.stall = 0U;
 8002ec8:	7bbb      	ldrb	r3, [r7, #14]
 8002eca:	f36f 1345 	bfc	r3, #5, #1
 8002ece:	73bb      	strb	r3, [r7, #14]
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8002ed0:	f7fe fd06 	bl	80018e0 <XMC_USBD_lAssignTXFifo>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f003 030f 	and.w	r3, r3, #15
 8002eda:	b2d9      	uxtb	r1, r3
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	8893      	ldrh	r3, [r2, #4]
 8002ee0:	f361 1389 	bfi	r3, r1, #6, #4
 8002ee4:	8093      	strh	r3, [r2, #4]
		data.b.txfnum = ep->txFifoNum;
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	889b      	ldrh	r3, [r3, #4]
 8002eea:	f3c3 1383 	ubfx	r3, r3, #6, #4
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	89fb      	ldrh	r3, [r7, #14]
 8002ef2:	f362 1389 	bfi	r3, r2, #6, #4
 8002ef6:	81fb      	strh	r3, [r7, #14]
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	4a2e      	ldr	r2, [pc, #184]	; (8002fbc <XMC_USBD_EndpointConfigure+0x270>)
 8002f04:	336a      	adds	r3, #106	; 0x6a
 8002f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	601a      	str	r2, [r3, #0]
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8002f0e:	8a3a      	ldrh	r2, [r7, #16]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	408b      	lsls	r3, r1
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	4313      	orrs	r3, r2
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	823b      	strh	r3, [r7, #16]
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d002      	beq.n	8002f3c <XMC_USBD_EndpointConfigure+0x1f0>
 8002f36:	79bb      	ldrb	r3, [r7, #6]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d172      	bne.n	8003022 <XMC_USBD_EndpointConfigure+0x2d6>
  {
    /* is out */
		depctl_data_t data;
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	4a1d      	ldr	r2, [pc, #116]	; (8002fbc <XMC_USBD_EndpointConfigure+0x270>)
 8002f48:	3370      	adds	r3, #112	; 0x70
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	60bb      	str	r3, [r7, #8]
		/*enable endpoint */
		data.b.usbactep = 1U;
 8002f54:	7a7b      	ldrb	r3, [r7, #9]
 8002f56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f5a:	727b      	strb	r3, [r7, #9]
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 8002f5c:	79bb      	ldrb	r3, [r7, #6]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	7abb      	ldrb	r3, [r7, #10]
 8002f66:	f362 0383 	bfi	r3, r2, #2, #2
 8002f6a:	72bb      	strb	r3, [r7, #10]
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8002f6c:	79bb      	ldrb	r3, [r7, #6]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d12e      	bne.n	8002fd0 <XMC_USBD_EndpointConfigure+0x284>
		{
			switch(ep_max_packet_size)
 8002f72:	88bb      	ldrh	r3, [r7, #4]
 8002f74:	2b10      	cmp	r3, #16
 8002f76:	d014      	beq.n	8002fa2 <XMC_USBD_EndpointConfigure+0x256>
 8002f78:	2b10      	cmp	r3, #16
 8002f7a:	dc02      	bgt.n	8002f82 <XMC_USBD_EndpointConfigure+0x236>
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d016      	beq.n	8002fae <XMC_USBD_EndpointConfigure+0x262>
					break;
				case (8U):
					data.b.mps = 0x3U;
					break;
				default:
					break;
 8002f80:	e02e      	b.n	8002fe0 <XMC_USBD_EndpointConfigure+0x294>
			switch(ep_max_packet_size)
 8002f82:	2b20      	cmp	r3, #32
 8002f84:	d007      	beq.n	8002f96 <XMC_USBD_EndpointConfigure+0x24a>
 8002f86:	2b40      	cmp	r3, #64	; 0x40
 8002f88:	d000      	beq.n	8002f8c <XMC_USBD_EndpointConfigure+0x240>
					break;
 8002f8a:	e029      	b.n	8002fe0 <XMC_USBD_EndpointConfigure+0x294>
					data.b.mps = 0x0U;
 8002f8c:	893b      	ldrh	r3, [r7, #8]
 8002f8e:	f36f 030a 	bfc	r3, #0, #11
 8002f92:	813b      	strh	r3, [r7, #8]
					break;
 8002f94:	e024      	b.n	8002fe0 <XMC_USBD_EndpointConfigure+0x294>
					data.b.mps = 0x1U;
 8002f96:	893b      	ldrh	r3, [r7, #8]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f362 030a 	bfi	r3, r2, #0, #11
 8002f9e:	813b      	strh	r3, [r7, #8]
					break;
 8002fa0:	e01e      	b.n	8002fe0 <XMC_USBD_EndpointConfigure+0x294>
					data.b.mps = 0x2U;
 8002fa2:	893b      	ldrh	r3, [r7, #8]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	f362 030a 	bfi	r3, r2, #0, #11
 8002faa:	813b      	strh	r3, [r7, #8]
					break;
 8002fac:	e018      	b.n	8002fe0 <XMC_USBD_EndpointConfigure+0x294>
					data.b.mps = 0x3U;
 8002fae:	893b      	ldrh	r3, [r7, #8]
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	f362 030a 	bfi	r3, r2, #0, #11
 8002fb6:	813b      	strh	r3, [r7, #8]
					break;
 8002fb8:	e012      	b.n	8002fe0 <XMC_USBD_EndpointConfigure+0x294>
 8002fba:	bf00      	nop
 8002fbc:	20000cf4 	.word	0x20000cf4
 8002fc0:	30000700 	.word	0x30000700
 8002fc4:	30000000 	.word	0x30000000
 8002fc8:	20000894 	.word	0x20000894
 8002fcc:	20000878 	.word	0x20000878
			}
		}
		else
		{
			data.b.mps = ep_max_packet_size;
 8002fd0:	88bb      	ldrh	r3, [r7, #4]
 8002fd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	893b      	ldrh	r3, [r7, #8]
 8002fda:	f362 030a 	bfi	r3, r2, #0, #11
 8002fde:	813b      	strh	r3, [r7, #8]
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
 8002fe0:	7afb      	ldrb	r3, [r7, #11]
 8002fe2:	f043 0310 	orr.w	r3, r3, #16
 8002fe6:	72fb      	strb	r3, [r7, #11]
		/* clear stall */
		data.b.stall =(uint8_t) 0U;
 8002fe8:	7abb      	ldrb	r3, [r7, #10]
 8002fea:	f36f 1345 	bfc	r3, #5, #1
 8002fee:	72bb      	strb	r3, [r7, #10]
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	4a0f      	ldr	r2, [pc, #60]	; (8003038 <XMC_USBD_EndpointConfigure+0x2ec>)
 8002ffc:	3370      	adds	r3, #112	; 0x70
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	601a      	str	r2, [r3, #0]
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 8003008:	8a7a      	ldrh	r2, [r7, #18]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003012:	b2db      	uxtb	r3, r3
 8003014:	4619      	mov	r1, r3
 8003016:	2301      	movs	r3, #1
 8003018:	408b      	lsls	r3, r1
 800301a:	b29b      	uxth	r3, r3
 800301c:	4313      	orrs	r3, r2
 800301e:	b29b      	uxth	r3, r3
 8003020:	827b      	strh	r3, [r7, #18]
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 8003022:	4b05      	ldr	r3, [pc, #20]	; (8003038 <XMC_USBD_EndpointConfigure+0x2ec>)
 8003024:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	61da      	str	r2, [r3, #28]
  return XMC_USBD_STATUS_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000cf4 	.word	0x20000cf4

0800303c <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr) 
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	2234      	movs	r2, #52	; 0x34
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	4a54      	ldr	r2, [pc, #336]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 8003054:	4413      	add	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
 8003058:	2300      	movs	r3, #0
 800305a:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 800305c:	4b51      	ldr	r3, [pc, #324]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 800305e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	60fb      	str	r3, [r7, #12]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800306e:	b2db      	uxtb	r3, r3
 8003070:	461a      	mov	r2, r3
 8003072:	2301      	movs	r3, #1
 8003074:	4093      	lsls	r3, r2
 8003076:	617b      	str	r3, [r7, #20]
  /* if not configured return an error */
  if (!ep->isConfigured)
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	791b      	ldrb	r3, [r3, #4]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <XMC_USBD_EndpointUnconfigure+0x50>
  {
     result = XMC_USBD_STATUS_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	77fb      	strb	r3, [r7, #31]
 800308a:	e085      	b.n	8003198 <XMC_USBD_EndpointUnconfigure+0x15c>
  }
  else
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
 800308c:	7c7b      	ldrb	r3, [r7, #17]
 800308e:	f36f 13c7 	bfc	r3, #7, #1
 8003092:	747b      	strb	r3, [r7, #17]
    data.b.epdis =  1U;
 8003094:	7cfb      	ldrb	r3, [r7, #19]
 8003096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800309a:	74fb      	strb	r3, [r7, #19]
    data.b.snak =  1U;
 800309c:	7cfb      	ldrb	r3, [r7, #19]
 800309e:	f043 0308 	orr.w	r3, r3, #8
 80030a2:	74fb      	strb	r3, [r7, #19]
    data.b.stall =  0U;
 80030a4:	7cbb      	ldrb	r3, [r7, #18]
 80030a6:	f36f 1345 	bfc	r3, #5, #1
 80030aa:	74bb      	strb	r3, [r7, #18]
    ep->isConfigured =  0U;
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	7913      	ldrb	r3, [r2, #4]
 80030b0:	f36f 0382 	bfc	r3, #2, #1
 80030b4:	7113      	strb	r3, [r2, #4]
    ep->isStalled =  0U;
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	7913      	ldrb	r3, [r2, #4]
 80030ba:	f36f 1345 	bfc	r3, #5, #1
 80030be:	7113      	strb	r3, [r2, #4]
    ep->outInUse =  0U;
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	6853      	ldr	r3, [r2, #4]
 80030c4:	f36f 1304 	bfc	r3, #4, #1
 80030c8:	6053      	str	r3, [r2, #4]
    ep->inInUse =  0U;
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	6853      	ldr	r3, [r2, #4]
 80030ce:	f36f 03c3 	bfc	r3, #3, #1
 80030d2:	6053      	str	r3, [r2, #4]
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <XMC_USBD_EndpointUnconfigure+0xb4>
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	791b      	ldrb	r3, [r3, #4]
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d112      	bne.n	8003116 <XMC_USBD_EndpointUnconfigure+0xda>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	4a2a      	ldr	r2, [pc, #168]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 80030fc:	336a      	adds	r3, #106	; 0x6a
 80030fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	601a      	str	r2, [r3, #0]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8003106:	89ba      	ldrh	r2, [r7, #12]
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	b29b      	uxth	r3, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	b29b      	uxth	r3, r3
 8003110:	4013      	ands	r3, r2
 8003112:	b29b      	uxth	r3, r3
 8003114:	81bb      	strh	r3, [r7, #12]
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	d006      	beq.n	8003132 <XMC_USBD_EndpointUnconfigure+0xf6>
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	791b      	ldrb	r3, [r3, #4]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d123      	bne.n	800317a <XMC_USBD_EndpointUnconfigure+0x13e>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800313a:	b2db      	uxtb	r3, r3
 800313c:	4a19      	ldr	r2, [pc, #100]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 800313e:	3370      	adds	r3, #112	; 0x70
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	601a      	str	r2, [r3, #0]
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 800314a:	89fa      	ldrh	r2, [r7, #14]
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	b29b      	uxth	r3, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	b29b      	uxth	r3, r3
 8003154:	4013      	ands	r3, r2
 8003156:	b29b      	uxth	r3, r3
 8003158:	81fb      	strh	r3, [r7, #14]
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800315a:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <XMC_USBD_EndpointUnconfigure+0x16c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	7b5b      	ldrb	r3, [r3, #13]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d10a      	bne.n	800317a <XMC_USBD_EndpointUnconfigure+0x13e>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 8003164:	4b0f      	ldr	r3, [pc, #60]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 8003166:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800316a:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 800316c:	f8d2 21a4 	ldr.w	r2, [r2, #420]	; 0x1a4
 8003170:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	43d2      	mvns	r2, r2
 8003176:	400a      	ands	r2, r1
 8003178:	635a      	str	r2, [r3, #52]	; 0x34
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <XMC_USBD_EndpointUnconfigure+0x168>)
 800317c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	61da      	str	r2, [r3, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	889b      	ldrh	r3, [r3, #4]
 8003188:	f3c3 1383 	ubfx	r3, r3, #6, #4
 800318c:	b2db      	uxtb	r3, r3
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe fbde 	bl	8001950 <XMC_USBD_lUnassignFifo>
    result = XMC_USBD_STATUS_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	77fb      	strb	r3, [r7, #31]
  }
  return result;
 8003198:	7ffb      	ldrb	r3, [r7, #31]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000cf4 	.word	0x20000cf4
 80031a8:	20000cf0 	.word	0x20000cf0

080031ac <XMC_USBD_GetFrameNumber>:

/**
 * Gets the current USB frame number
 **/
uint16_t XMC_USBD_GetFrameNumber(void) 
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 80031b2:	4b08      	ldr	r3, [pc, #32]	; (80031d4 <XMC_USBD_GetFrameNumber+0x28>)
 80031b4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	603b      	str	r3, [r7, #0]
  result = (uint16_t)dsts.b.soffn;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	80fb      	strh	r3, [r7, #6]
  return result;
 80031c6:	88fb      	ldrh	r3, [r7, #6]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	20000cf4 	.word	0x20000cf4

080031d8 <XMC_USBD_IsEnumDone>:
 * Gets the USB speed enumeration completion status.
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 80031dc:	4b0b      	ldr	r3, [pc, #44]	; (800320c <XMC_USBD_IsEnumDone+0x34>)
 80031de:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d009      	beq.n	8003200 <XMC_USBD_IsEnumDone+0x28>
 80031ec:	4b07      	ldr	r3, [pc, #28]	; (800320c <XMC_USBD_IsEnumDone+0x34>)
 80031ee:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <XMC_USBD_IsEnumDone+0x28>
 80031fc:	2301      	movs	r3, #1
 80031fe:	e000      	b.n	8003202 <XMC_USBD_IsEnumDone+0x2a>
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	20000cf4 	.word	0x20000cf4

08003210 <CDC_Device_ProcessControlRequest>:
#define  __INCLUDE_FROM_CDC_DRIVER
#define  __INCLUDE_FROM_CDC_DEVICE_C
#include "CDCClassDevice.h"

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
	 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 8003218:	4b7a      	ldr	r3, [pc, #488]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 800321a:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800321e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	bf14      	ite	ne
 8003228:	2301      	movne	r3, #1
 800322a:	2300      	moveq	r3, #0
 800322c:	b2db      	uxtb	r3, r3
	if (!(Endpoint_IsSETUPReceived()))
 800322e:	f083 0301 	eor.w	r3, r3, #1
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b00      	cmp	r3, #0
 8003236:	f040 80d4 	bne.w	80033e2 <CDC_Device_ProcessControlRequest+0x1d2>
	  return;

	if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 800323a:	4b73      	ldr	r3, [pc, #460]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 800323c:	889b      	ldrh	r3, [r3, #4]
 800323e:	b29a      	uxth	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	b29b      	uxth	r3, r3
 8003246:	429a      	cmp	r2, r3
 8003248:	f040 80cd 	bne.w	80033e6 <CDC_Device_ProcessControlRequest+0x1d6>
	  return;

	switch (USB_ControlRequest.bRequest)
 800324c:	4b6e      	ldr	r3, [pc, #440]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 800324e:	785b      	ldrb	r3, [r3, #1]
 8003250:	3b20      	subs	r3, #32
 8003252:	2b03      	cmp	r3, #3
 8003254:	f200 80d2 	bhi.w	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
 8003258:	a201      	add	r2, pc, #4	; (adr r2, 8003260 <CDC_Device_ProcessControlRequest+0x50>)
 800325a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325e:	bf00      	nop
 8003260:	08003301 	.word	0x08003301
 8003264:	08003271 	.word	0x08003271
 8003268:	08003391 	.word	0x08003391
 800326c:	080033b9 	.word	0x080033b9
	{
		case CDC_REQ_GetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 8003270:	4b65      	ldr	r3, [pc, #404]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2ba1      	cmp	r3, #161	; 0xa1
 8003276:	f040 80b8 	bne.w	80033ea <CDC_Device_ProcessControlRequest+0x1da>
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 800327a:	4a62      	ldr	r2, [pc, #392]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 800327c:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8003280:	f36f 0341 	bfc	r3, #1, #1
 8003284:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
			{
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsINReady()));
 8003288:	bf00      	nop
	 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsINReady(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800328a:	4b5e      	ldr	r3, [pc, #376]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 800328c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003290:	461a      	mov	r2, r3
 8003292:	232c      	movs	r3, #44	; 0x2c
 8003294:	fb03 f302 	mul.w	r3, r3, r2
 8003298:	4a5a      	ldr	r2, [pc, #360]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 800329a:	4413      	add	r3, r2
 800329c:	3304      	adds	r3, #4
 800329e:	60fb      	str	r3, [r7, #12]
		return ep->InInUse == 0 && ep->IsEnabled;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d108      	bne.n	80032c0 <CDC_Device_ProcessControlRequest+0xb0>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	791b      	ldrb	r3, [r3, #4]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <CDC_Device_ProcessControlRequest+0xb0>
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <CDC_Device_ProcessControlRequest+0xb2>
 80032c0:	2300      	movs	r3, #0
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	f083 0301 	eor.w	r3, r3, #1
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1db      	bne.n	800328a <CDC_Device_ProcessControlRequest+0x7a>

				Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 fe10 	bl	8003efc <Endpoint_Write_32_LE>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	7f1b      	ldrb	r3, [r3, #28]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 fd9f 	bl	8003e24 <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	7f5b      	ldrb	r3, [r3, #29]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 fd9a 	bl	8003e24 <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	7f9b      	ldrb	r3, [r3, #30]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f000 fd95 	bl	8003e24 <Endpoint_Write_8>

				Endpoint_ClearIN();
 80032fa:	f000 fce9 	bl	8003cd0 <Endpoint_ClearIN>
				Endpoint_ClearStatusStage();
			}

			break;
 80032fe:	e074      	b.n	80033ea <CDC_Device_ProcessControlRequest+0x1da>
		case CDC_REQ_SetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8003300:	4b41      	ldr	r3, [pc, #260]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b21      	cmp	r3, #33	; 0x21
 8003306:	d172      	bne.n	80033ee <CDC_Device_ProcessControlRequest+0x1de>
		device.IsSetupRecieved = 0;
 8003308:	4a3e      	ldr	r2, [pc, #248]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 800330a:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800330e:	f36f 0341 	bfc	r3, #1, #1
 8003312:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
			{
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsOUTReceived()))
 8003316:	e004      	b.n	8003322 <CDC_Device_ProcessControlRequest+0x112>
				{
					if (USB_DeviceState == DEVICE_STATE_Unattached)
 8003318:	4b3c      	ldr	r3, [pc, #240]	; (800340c <CDC_Device_ProcessControlRequest+0x1fc>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d067      	beq.n	80033f2 <CDC_Device_ProcessControlRequest+0x1e2>
	 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsOUTReceived(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003322:	4b38      	ldr	r3, [pc, #224]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 8003324:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003328:	461a      	mov	r2, r3
 800332a:	232c      	movs	r3, #44	; 0x2c
 800332c:	fb03 f302 	mul.w	r3, r3, r2
 8003330:	4a34      	ldr	r2, [pc, #208]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 8003332:	4413      	add	r3, r2
 8003334:	3304      	adds	r3, #4
 8003336:	60bb      	str	r3, [r7, #8]
		return ep->IsOutRecieved;
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	bf14      	ite	ne
 8003346:	2301      	movne	r3, #1
 8003348:	2300      	moveq	r3, #0
 800334a:	b2db      	uxtb	r3, r3
				while (!(Endpoint_IsOUTReceived()))
 800334c:	f083 0301 	eor.w	r3, r3, #1
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1e0      	bne.n	8003318 <CDC_Device_ProcessControlRequest+0x108>
					  return;
				}

				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 8003356:	f000 fe05 	bl	8003f64 <Endpoint_Read_32_LE>
 800335a:	4602      	mov	r2, r0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	619a      	str	r2, [r3, #24]
				CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 8003360:	f000 fd94 	bl	8003e8c <Endpoint_Read_8>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	771a      	strb	r2, [r3, #28]
				CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 800336c:	f000 fd8e 	bl	8003e8c <Endpoint_Read_8>
 8003370:	4603      	mov	r3, r0
 8003372:	461a      	mov	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	775a      	strb	r2, [r3, #29]
				CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 8003378:	f000 fd88 	bl	8003e8c <Endpoint_Read_8>
 800337c:	4603      	mov	r3, r0
 800337e:	461a      	mov	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	779a      	strb	r2, [r3, #30]

				Endpoint_ClearOUT();
 8003384:	f000 fc58 	bl	8003c38 <Endpoint_ClearOUT>
				Endpoint_ClearStatusStage();

				EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 fb1b 	bl	80039c4 <EVENT_CDC_Device_LineEncodingChanged>
			}

			break;
 800338e:	e02e      	b.n	80033ee <CDC_Device_ProcessControlRequest+0x1de>
		case CDC_REQ_SetControlLineState:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8003390:	4b1d      	ldr	r3, [pc, #116]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b21      	cmp	r3, #33	; 0x21
 8003396:	d12e      	bne.n	80033f6 <CDC_Device_ProcessControlRequest+0x1e6>
		device.IsSetupRecieved = 0;
 8003398:	4a1a      	ldr	r2, [pc, #104]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 800339a:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800339e:	f36f 0341 	bfc	r3, #1, #1
 80033a2:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();

				CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 80033a6:	4b18      	ldr	r3, [pc, #96]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 80033a8:	885b      	ldrh	r3, [r3, #2]
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	829a      	strh	r2, [r3, #20]

				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 fb11 	bl	80039d8 <EVENT_CDC_Device_ControLineStateChanged>
			}

			break;
 80033b6:	e01e      	b.n	80033f6 <CDC_Device_ProcessControlRequest+0x1e6>
		case CDC_REQ_SendBreak:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 80033b8:	4b13      	ldr	r3, [pc, #76]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b21      	cmp	r3, #33	; 0x21
 80033be:	d11c      	bne.n	80033fa <CDC_Device_ProcessControlRequest+0x1ea>
 80033c0:	4a10      	ldr	r2, [pc, #64]	; (8003404 <CDC_Device_ProcessControlRequest+0x1f4>)
 80033c2:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80033c6:	f36f 0341 	bfc	r3, #1, #1
 80033ca:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();

				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 80033ce:	4b0e      	ldr	r3, [pc, #56]	; (8003408 <CDC_Device_ProcessControlRequest+0x1f8>)
 80033d0:	885b      	ldrh	r3, [r3, #2]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	4619      	mov	r1, r3
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fb07 	bl	80039ec <EVENT_CDC_Device_BreakSent>
			}

			break;
 80033de:	bf00      	nop
 80033e0:	e00b      	b.n	80033fa <CDC_Device_ProcessControlRequest+0x1ea>
	  return;
 80033e2:	bf00      	nop
 80033e4:	e00a      	b.n	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
	  return;
 80033e6:	bf00      	nop
 80033e8:	e008      	b.n	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
			break;
 80033ea:	bf00      	nop
 80033ec:	e006      	b.n	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
			break;
 80033ee:	bf00      	nop
 80033f0:	e004      	b.n	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
					  return;
 80033f2:	bf00      	nop
 80033f4:	e002      	b.n	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
			break;
 80033f6:	bf00      	nop
 80033f8:	e000      	b.n	80033fc <CDC_Device_ProcessControlRequest+0x1ec>
			break;
 80033fa:	bf00      	nop
	}
}
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000bb0 	.word	0x20000bb0
 8003408:	20000f00 	.word	0x20000f00
 800340c:	20000efd 	.word	0x20000efd

08003410 <CDC_Device_ConfigureEndpoints>:

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3314      	adds	r3, #20
 800341c:	220c      	movs	r2, #12
 800341e:	2100      	movs	r1, #0
 8003420:	4618      	mov	r0, r3
 8003422:	f004 fb13 	bl	8007a4c <memset>

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2202      	movs	r2, #2
 800342a:	719a      	strb	r2, [r3, #6]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	731a      	strb	r2, [r3, #12]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2203      	movs	r2, #3
 8003436:	749a      	strb	r2, [r3, #18]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3302      	adds	r3, #2
 800343c:	2101      	movs	r1, #1
 800343e:	4618      	mov	r0, r3
 8003440:	f000 fdc8 	bl	8003fd4 <Endpoint_ConfigureEndpointTable>
 8003444:	4603      	mov	r3, r0
 8003446:	f083 0301 	eor.w	r3, r3, #1
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <CDC_Device_ConfigureEndpoints+0x44>
	  return false;
 8003450:	2300      	movs	r3, #0
 8003452:	e01c      	b.n	800348e <CDC_Device_ConfigureEndpoints+0x7e>

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3308      	adds	r3, #8
 8003458:	2101      	movs	r1, #1
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fdba 	bl	8003fd4 <Endpoint_ConfigureEndpointTable>
 8003460:	4603      	mov	r3, r0
 8003462:	f083 0301 	eor.w	r3, r3, #1
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <CDC_Device_ConfigureEndpoints+0x60>
	  return false;
 800346c:	2300      	movs	r3, #0
 800346e:	e00e      	b.n	800348e <CDC_Device_ConfigureEndpoints+0x7e>

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	330e      	adds	r3, #14
 8003474:	2101      	movs	r1, #1
 8003476:	4618      	mov	r0, r3
 8003478:	f000 fdac 	bl	8003fd4 <Endpoint_ConfigureEndpointTable>
 800347c:	4603      	mov	r3, r0
 800347e:	f083 0301 	eor.w	r3, r3, #1
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <CDC_Device_ConfigureEndpoints+0x7c>
	  return false;
 8003488:	2300      	movs	r3, #0
 800348a:	e000      	b.n	800348e <CDC_Device_ConfigureEndpoints+0x7e>

	return true;
 800348c:	2301      	movs	r3, #1
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80034a0:	4b21      	ldr	r3, [pc, #132]	; (8003528 <CDC_Device_USBTask+0x90>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d139      	bne.n	800351e <CDC_Device_USBTask+0x86>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d035      	beq.n	800351e <CDC_Device_USBTask+0x86>
	  return;

	#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	789b      	ldrb	r3, [r3, #2]
 80034b6:	72fb      	strb	r3, [r7, #11]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80034b8:	7afb      	ldrb	r3, [r7, #11]
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	4b1a      	ldr	r3, [pc, #104]	; (800352c <CDC_Device_USBTask+0x94>)
 80034c2:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80034c6:	7afb      	ldrb	r3, [r7, #11]
 80034c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	4b17      	ldr	r3, [pc, #92]	; (800352c <CDC_Device_USBTask+0x94>)
 80034d0:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80034d4:	4b15      	ldr	r3, [pc, #84]	; (800352c <CDC_Device_USBTask+0x94>)
 80034d6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80034da:	461a      	mov	r2, r3
 80034dc:	232c      	movs	r3, #44	; 0x2c
 80034de:	fb03 f302 	mul.w	r3, r3, r2
 80034e2:	4a12      	ldr	r2, [pc, #72]	; (800352c <CDC_Device_USBTask+0x94>)
 80034e4:	4413      	add	r3, r2
 80034e6:	3304      	adds	r3, #4
 80034e8:	60fb      	str	r3, [r7, #12]
		return ep->InInUse == 0 && ep->IsEnabled;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d108      	bne.n	800350a <CDC_Device_USBTask+0x72>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	791b      	ldrb	r3, [r3, #4]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <CDC_Device_USBTask+0x72>
 8003506:	2301      	movs	r3, #1
 8003508:	e000      	b.n	800350c <CDC_Device_USBTask+0x74>
 800350a:	2300      	movs	r3, #0
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	b2db      	uxtb	r3, r3

	if (Endpoint_IsINReady())
 8003512:	2b00      	cmp	r3, #0
 8003514:	d004      	beq.n	8003520 <CDC_Device_USBTask+0x88>
	  CDC_Device_Flush(CDCInterfaceInfo);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 f8b2 	bl	8003680 <CDC_Device_Flush>
 800351c:	e000      	b.n	8003520 <CDC_Device_USBTask+0x88>
	  return;
 800351e:	bf00      	nop
	#endif
}
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20000efd 	.word	0x20000efd
 800352c:	20000bb0 	.word	0x20000bb0

08003530 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                              const char* const String)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800353a:	4b15      	ldr	r3, [pc, #84]	; (8003590 <CDC_Device_SendString+0x60>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b04      	cmp	r3, #4
 8003542:	d103      	bne.n	800354c <CDC_Device_SendString+0x1c>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <CDC_Device_SendString+0x20>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 800354c:	2302      	movs	r3, #2
 800354e:	e01b      	b.n	8003588 <CDC_Device_SendString+0x58>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	789b      	ldrb	r3, [r3, #2]
 8003554:	73fb      	strb	r3, [r7, #15]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003556:	7bfb      	ldrb	r3, [r7, #15]
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	b2da      	uxtb	r2, r3
 800355e:	4b0d      	ldr	r3, [pc, #52]	; (8003594 <CDC_Device_SendString+0x64>)
 8003560:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800356a:	b2da      	uxtb	r2, r3
 800356c:	4b09      	ldr	r3, [pc, #36]	; (8003594 <CDC_Device_SendString+0x64>)
 800356e:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 8003572:	6838      	ldr	r0, [r7, #0]
 8003574:	f004 fc84 	bl	8007e80 <strlen>
 8003578:	4603      	mov	r3, r0
 800357a:	b29b      	uxth	r3, r3
 800357c:	2200      	movs	r2, #0
 800357e:	4619      	mov	r1, r3
 8003580:	6838      	ldr	r0, [r7, #0]
 8003582:	f002 fa29 	bl	80059d8 <Endpoint_Write_Stream_LE>
 8003586:	4603      	mov	r3, r0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3710      	adds	r7, #16
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	20000efd 	.word	0x20000efd
 8003594:	20000bb0 	.word	0x20000bb0

08003598 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const void* const Buffer,
                            const uint16_t Length)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	4613      	mov	r3, r2
 80035a4:	80fb      	strh	r3, [r7, #6]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80035a6:	4b13      	ldr	r3, [pc, #76]	; (80035f4 <CDC_Device_SendData+0x5c>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	2b04      	cmp	r3, #4
 80035ae:	d103      	bne.n	80035b8 <CDC_Device_SendData+0x20>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <CDC_Device_SendData+0x24>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80035b8:	2302      	movs	r3, #2
 80035ba:	e017      	b.n	80035ec <CDC_Device_SendData+0x54>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	789b      	ldrb	r3, [r3, #2]
 80035c0:	75fb      	strb	r3, [r7, #23]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80035c2:	7dfb      	ldrb	r3, [r7, #23]
 80035c4:	f003 030f 	and.w	r3, r3, #15
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <CDC_Device_SendData+0x60>)
 80035cc:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80035d0:	7dfb      	ldrb	r3, [r7, #23]
 80035d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80035d6:	b2da      	uxtb	r2, r3
 80035d8:	4b07      	ldr	r3, [pc, #28]	; (80035f8 <CDC_Device_SendData+0x60>)
 80035da:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2200      	movs	r2, #0
 80035e2:	4619      	mov	r1, r3
 80035e4:	68b8      	ldr	r0, [r7, #8]
 80035e6:	f002 f9f7 	bl	80059d8 <Endpoint_Write_Stream_LE>
 80035ea:	4603      	mov	r3, r0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	20000efd 	.word	0x20000efd
 80035f8:	20000bb0 	.word	0x20000bb0

080035fc <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const uint8_t Data)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	460b      	mov	r3, r1
 8003606:	70fb      	strb	r3, [r7, #3]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8003608:	4b1b      	ldr	r3, [pc, #108]	; (8003678 <CDC_Device_SendByte+0x7c>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b04      	cmp	r3, #4
 8003610:	d103      	bne.n	800361a <CDC_Device_SendByte+0x1e>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <CDC_Device_SendByte+0x22>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 800361a:	2302      	movs	r3, #2
 800361c:	e028      	b.n	8003670 <CDC_Device_SendByte+0x74>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	789b      	ldrb	r3, [r3, #2]
 8003622:	73bb      	strb	r3, [r7, #14]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003624:	7bbb      	ldrb	r3, [r7, #14]
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	b2da      	uxtb	r2, r3
 800362c:	4b13      	ldr	r3, [pc, #76]	; (800367c <CDC_Device_SendByte+0x80>)
 800362e:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003632:	7bbb      	ldrb	r3, [r7, #14]
 8003634:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003638:	b2da      	uxtb	r2, r3
 800363a:	4b10      	ldr	r3, [pc, #64]	; (800367c <CDC_Device_SendByte+0x80>)
 800363c:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d

	if (!(Endpoint_IsReadWriteAllowed()))
 8003640:	f000 fbbe 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 8003644:	4603      	mov	r3, r0
 8003646:	f083 0301 	eor.w	r3, r3, #1
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00a      	beq.n	8003666 <CDC_Device_SendByte+0x6a>
	{
		Endpoint_ClearIN();
 8003650:	f000 fb3e 	bl	8003cd0 <Endpoint_ClearIN>

		uint8_t ErrorCode;

		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8003654:	f000 fa5e 	bl	8003b14 <Endpoint_WaitUntilReady>
 8003658:	4603      	mov	r3, r0
 800365a:	73fb      	strb	r3, [r7, #15]
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <CDC_Device_SendByte+0x6a>
		  return ErrorCode;
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	e004      	b.n	8003670 <CDC_Device_SendByte+0x74>
	}

	Endpoint_Write_8(Data);
 8003666:	78fb      	ldrb	r3, [r7, #3]
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fbdb 	bl	8003e24 <Endpoint_Write_8>
	return ENDPOINT_READYWAIT_NoError;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20000efd 	.word	0x20000efd
 800367c:	20000bb0 	.word	0x20000bb0

08003680 <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8003688:	4b2e      	ldr	r3, [pc, #184]	; (8003744 <CDC_Device_Flush+0xc4>)
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b04      	cmp	r3, #4
 8003690:	d103      	bne.n	800369a <CDC_Device_Flush+0x1a>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <CDC_Device_Flush+0x1e>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 800369a:	2302      	movs	r3, #2
 800369c:	e04e      	b.n	800373c <CDC_Device_Flush+0xbc>

	uint8_t ErrorCode;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	789b      	ldrb	r3, [r3, #2]
 80036a2:	73fb      	strb	r3, [r7, #15]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	4b26      	ldr	r3, [pc, #152]	; (8003748 <CDC_Device_Flush+0xc8>)
 80036ae:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80036b2:	7bfb      	ldrb	r3, [r7, #15]
 80036b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	4b23      	ldr	r3, [pc, #140]	; (8003748 <CDC_Device_Flush+0xc8>)
 80036bc:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	 *  \return Total number of bytes in the currently selected Endpoint's FIFO buffer.
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80036c0:	4b21      	ldr	r3, [pc, #132]	; (8003748 <CDC_Device_Flush+0xc8>)
 80036c2:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80036c6:	461a      	mov	r2, r3
 80036c8:	232c      	movs	r3, #44	; 0x2c
 80036ca:	fb03 f302 	mul.w	r3, r3, r2
 80036ce:	4a1e      	ldr	r2, [pc, #120]	; (8003748 <CDC_Device_Flush+0xc8>)
 80036d0:	4413      	add	r3, r2
 80036d2:	3304      	adds	r3, #4
 80036d4:	613b      	str	r3, [r7, #16]
		if (ep->Direction)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <CDC_Device_Flush+0x6c>
			return ep->InBytesAvailable;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	e002      	b.n	80036f2 <CDC_Device_Flush+0x72>
		else
			return ep->OutBytesAvailable;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	b29b      	uxth	r3, r3

	if (!(Endpoint_BytesInEndpoint()))
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <CDC_Device_Flush+0x7a>
	  return ENDPOINT_READYWAIT_NoError;
 80036f6:	2300      	movs	r3, #0
 80036f8:	e020      	b.n	800373c <CDC_Device_Flush+0xbc>

	bool BankFull = !(Endpoint_IsReadWriteAllowed());
 80036fa:	f000 fb61 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	bf14      	ite	ne
 8003704:	2301      	movne	r3, #1
 8003706:	2300      	moveq	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	f083 0301 	eor.w	r3, r3, #1
 800370e:	b2db      	uxtb	r3, r3
 8003710:	75fb      	strb	r3, [r7, #23]
 8003712:	7dfb      	ldrb	r3, [r7, #23]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	75fb      	strb	r3, [r7, #23]

	Endpoint_ClearIN();
 800371a:	f000 fad9 	bl	8003cd0 <Endpoint_ClearIN>

	if (BankFull)
 800371e:	7dfb      	ldrb	r3, [r7, #23]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00a      	beq.n	800373a <CDC_Device_Flush+0xba>
	{
		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8003724:	f000 f9f6 	bl	8003b14 <Endpoint_WaitUntilReady>
 8003728:	4603      	mov	r3, r0
 800372a:	75bb      	strb	r3, [r7, #22]
 800372c:	7dbb      	ldrb	r3, [r7, #22]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <CDC_Device_Flush+0xb6>
		  return ErrorCode;
 8003732:	7dbb      	ldrb	r3, [r7, #22]
 8003734:	e002      	b.n	800373c <CDC_Device_Flush+0xbc>

		Endpoint_ClearIN();
 8003736:	f000 facb 	bl	8003cd0 <Endpoint_ClearIN>
	}

	return ENDPOINT_READYWAIT_NoError;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000efd 	.word	0x20000efd
 8003748:	20000bb0 	.word	0x20000bb0

0800374c <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8003754:	4b38      	ldr	r3, [pc, #224]	; (8003838 <CDC_Device_BytesReceived+0xec>)
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b04      	cmp	r3, #4
 800375c:	d103      	bne.n	8003766 <CDC_Device_BytesReceived+0x1a>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <CDC_Device_BytesReceived+0x1e>
	  return 0;
 8003766:	2300      	movs	r3, #0
 8003768:	e061      	b.n	800382e <CDC_Device_BytesReceived+0xe2>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	7a1b      	ldrb	r3, [r3, #8]
 800376e:	74fb      	strb	r3, [r7, #19]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003770:	7cfb      	ldrb	r3, [r7, #19]
 8003772:	f003 030f 	and.w	r3, r3, #15
 8003776:	b2da      	uxtb	r2, r3
 8003778:	4b30      	ldr	r3, [pc, #192]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 800377a:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 800377e:	7cfb      	ldrb	r3, [r7, #19]
 8003780:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003784:	b2da      	uxtb	r2, r3
 8003786:	4b2d      	ldr	r3, [pc, #180]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 8003788:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800378c:	4b2b      	ldr	r3, [pc, #172]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 800378e:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003792:	461a      	mov	r2, r3
 8003794:	232c      	movs	r3, #44	; 0x2c
 8003796:	fb03 f302 	mul.w	r3, r3, r2
 800379a:	4a28      	ldr	r2, [pc, #160]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 800379c:	4413      	add	r3, r2
 800379e:	3304      	adds	r3, #4
 80037a0:	617b      	str	r3, [r7, #20]
		return ep->IsOutRecieved;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf14      	ite	ne
 80037b0:	2301      	movne	r3, #1
 80037b2:	2300      	moveq	r3, #0
 80037b4:	b2db      	uxtb	r3, r3

	if (Endpoint_IsOUTReceived())
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d038      	beq.n	800382c <CDC_Device_BytesReceived+0xe0>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80037ba:	4b20      	ldr	r3, [pc, #128]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 80037bc:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80037c0:	461a      	mov	r2, r3
 80037c2:	232c      	movs	r3, #44	; 0x2c
 80037c4:	fb03 f302 	mul.w	r3, r3, r2
 80037c8:	4a1c      	ldr	r2, [pc, #112]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 80037ca:	4413      	add	r3, r2
 80037cc:	3304      	adds	r3, #4
 80037ce:	60fb      	str	r3, [r7, #12]
		if (ep->Direction)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <CDC_Device_BytesReceived+0x9a>
			return ep->InBytesAvailable;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	e002      	b.n	80037ec <CDC_Device_BytesReceived+0xa0>
			return ep->OutBytesAvailable;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	b29b      	uxth	r3, r3
	{
		if (!(Endpoint_BytesInEndpoint()))
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d103      	bne.n	80037f8 <CDC_Device_BytesReceived+0xac>
		{
			Endpoint_ClearOUT();
 80037f0:	f000 fa22 	bl	8003c38 <Endpoint_ClearOUT>
			return 0;
 80037f4:	2300      	movs	r3, #0
 80037f6:	e01a      	b.n	800382e <CDC_Device_BytesReceived+0xe2>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80037f8:	4b10      	ldr	r3, [pc, #64]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 80037fa:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80037fe:	461a      	mov	r2, r3
 8003800:	232c      	movs	r3, #44	; 0x2c
 8003802:	fb03 f302 	mul.w	r3, r3, r2
 8003806:	4a0d      	ldr	r2, [pc, #52]	; (800383c <CDC_Device_BytesReceived+0xf0>)
 8003808:	4413      	add	r3, r2
 800380a:	3304      	adds	r3, #4
 800380c:	60bb      	str	r3, [r7, #8]
		if (ep->Direction)
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <CDC_Device_BytesReceived+0xd8>
			return ep->InBytesAvailable;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	b29b      	uxth	r3, r3
		}
		else
		{
			return Endpoint_BytesInEndpoint();
 8003822:	e004      	b.n	800382e <CDC_Device_BytesReceived+0xe2>
			return ep->OutBytesAvailable;
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	b29b      	uxth	r3, r3
 800382a:	e000      	b.n	800382e <CDC_Device_BytesReceived+0xe2>
		}
	}
	else
	{
		return 0;
 800382c:	2300      	movs	r3, #0
	}
}
 800382e:	4618      	mov	r0, r3
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000efd 	.word	0x20000efd
 800383c:	20000bb0 	.word	0x20000bb0

08003840 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8003848:	4b3c      	ldr	r3, [pc, #240]	; (800393c <CDC_Device_ReceiveByte+0xfc>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b04      	cmp	r3, #4
 8003850:	d103      	bne.n	800385a <CDC_Device_ReceiveByte+0x1a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d102      	bne.n	8003860 <CDC_Device_ReceiveByte+0x20>
	  return -1;
 800385a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800385e:	e068      	b.n	8003932 <CDC_Device_ReceiveByte+0xf2>

	int16_t ReceivedByte = -1;
 8003860:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003864:	83fb      	strh	r3, [r7, #30]

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	7a1b      	ldrb	r3, [r3, #8]
 800386a:	75fb      	strb	r3, [r7, #23]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800386c:	7dfb      	ldrb	r3, [r7, #23]
 800386e:	f003 030f 	and.w	r3, r3, #15
 8003872:	b2da      	uxtb	r2, r3
 8003874:	4b32      	ldr	r3, [pc, #200]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 8003876:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 800387a:	7dfb      	ldrb	r3, [r7, #23]
 800387c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003880:	b2da      	uxtb	r2, r3
 8003882:	4b2f      	ldr	r3, [pc, #188]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 8003884:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003888:	4b2d      	ldr	r3, [pc, #180]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 800388a:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800388e:	461a      	mov	r2, r3
 8003890:	232c      	movs	r3, #44	; 0x2c
 8003892:	fb03 f302 	mul.w	r3, r3, r2
 8003896:	4a2a      	ldr	r2, [pc, #168]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 8003898:	4413      	add	r3, r2
 800389a:	3304      	adds	r3, #4
 800389c:	61bb      	str	r3, [r7, #24]
		return ep->IsOutRecieved;
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	bf14      	ite	ne
 80038ac:	2301      	movne	r3, #1
 80038ae:	2300      	moveq	r3, #0
 80038b0:	b2db      	uxtb	r3, r3

	if (Endpoint_IsOUTReceived())
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d03b      	beq.n	800392e <CDC_Device_ReceiveByte+0xee>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80038b6:	4b22      	ldr	r3, [pc, #136]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 80038b8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80038bc:	461a      	mov	r2, r3
 80038be:	232c      	movs	r3, #44	; 0x2c
 80038c0:	fb03 f302 	mul.w	r3, r3, r2
 80038c4:	4a1e      	ldr	r2, [pc, #120]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 80038c6:	4413      	add	r3, r2
 80038c8:	3304      	adds	r3, #4
 80038ca:	613b      	str	r3, [r7, #16]
		if (ep->Direction)
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <CDC_Device_ReceiveByte+0xa2>
			return ep->InBytesAvailable;
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	b29b      	uxth	r3, r3
 80038e0:	e002      	b.n	80038e8 <CDC_Device_ReceiveByte+0xa8>
			return ep->OutBytesAvailable;
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	b29b      	uxth	r3, r3
	{
		if (Endpoint_BytesInEndpoint())
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <CDC_Device_ReceiveByte+0xb4>
		  ReceivedByte = Endpoint_Read_8();
 80038ec:	f000 face 	bl	8003e8c <Endpoint_Read_8>
 80038f0:	4603      	mov	r3, r0
 80038f2:	83fb      	strh	r3, [r7, #30]
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80038f4:	4b12      	ldr	r3, [pc, #72]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 80038f6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80038fa:	461a      	mov	r2, r3
 80038fc:	232c      	movs	r3, #44	; 0x2c
 80038fe:	fb03 f302 	mul.w	r3, r3, r2
 8003902:	4a0f      	ldr	r2, [pc, #60]	; (8003940 <CDC_Device_ReceiveByte+0x100>)
 8003904:	4413      	add	r3, r2
 8003906:	3304      	adds	r3, #4
 8003908:	60fb      	str	r3, [r7, #12]
		if (ep->Direction)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <CDC_Device_ReceiveByte+0xe0>
			return ep->InBytesAvailable;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	b29b      	uxth	r3, r3
 800391e:	e002      	b.n	8003926 <CDC_Device_ReceiveByte+0xe6>
			return ep->OutBytesAvailable;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	b29b      	uxth	r3, r3

		if (!(Endpoint_BytesInEndpoint()))
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <CDC_Device_ReceiveByte+0xee>
		  Endpoint_ClearOUT();
 800392a:	f000 f985 	bl	8003c38 <Endpoint_ClearOUT>
	}

	return ReceivedByte;
 800392e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	20000efd 	.word	0x20000efd
 8003940:	20000bb0 	.word	0x20000bb0

08003944 <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800394c:	4b1a      	ldr	r3, [pc, #104]	; (80039b8 <CDC_Device_SendControlLineStateChange+0x74>)
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b04      	cmp	r3, #4
 8003954:	d12c      	bne.n	80039b0 <CDC_Device_SendControlLineStateChange+0x6c>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d028      	beq.n	80039b0 <CDC_Device_SendControlLineStateChange+0x6c>
	  return;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpoint.Address);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	7b9b      	ldrb	r3, [r3, #14]
 8003962:	75fb      	strb	r3, [r7, #23]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003964:	7dfb      	ldrb	r3, [r7, #23]
 8003966:	f003 030f 	and.w	r3, r3, #15
 800396a:	b2da      	uxtb	r2, r3
 800396c:	4b13      	ldr	r3, [pc, #76]	; (80039bc <CDC_Device_SendControlLineStateChange+0x78>)
 800396e:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003972:	7dfb      	ldrb	r3, [r7, #23]
 8003974:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003978:	b2da      	uxtb	r2, r3
 800397a:	4b10      	ldr	r3, [pc, #64]	; (80039bc <CDC_Device_SendControlLineStateChange+0x78>)
 800397c:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d

	USB_Request_Header_t Notification = (USB_Request_Header_t)
 8003980:	4a0f      	ldr	r2, [pc, #60]	; (80039c0 <CDC_Device_SendControlLineStateChange+0x7c>)
 8003982:	f107 030c 	add.w	r3, r7, #12
 8003986:	e892 0003 	ldmia.w	r2, {r0, r1}
 800398a:	e883 0003 	stmia.w	r3, {r0, r1}
			.wValue        = CPU_TO_LE16(0),
			.wIndex        = CPU_TO_LE16(0),
			.wLength       = CPU_TO_LE16(sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost)),
		};

	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 800398e:	f107 030c 	add.w	r3, r7, #12
 8003992:	2200      	movs	r2, #0
 8003994:	2108      	movs	r1, #8
 8003996:	4618      	mov	r0, r3
 8003998:	f002 f81e 	bl	80059d8 <Endpoint_Write_Stream_LE>
	Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3316      	adds	r3, #22
 80039a0:	2200      	movs	r2, #0
 80039a2:	2102      	movs	r1, #2
 80039a4:	4618      	mov	r0, r3
 80039a6:	f002 f817 	bl	80059d8 <Endpoint_Write_Stream_LE>
	                         sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
	                         NULL);
	Endpoint_ClearIN();
 80039aa:	f000 f991 	bl	8003cd0 <Endpoint_ClearIN>
 80039ae:	e000      	b.n	80039b2 <CDC_Device_SendControlLineStateChange+0x6e>
	  return;
 80039b0:	bf00      	nop
}
 80039b2:	3718      	adds	r7, #24
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	20000efd 	.word	0x20000efd
 80039bc:	20000bb0 	.word	0x20000bb0
 80039c0:	080083ec 	.word	0x080083ec

080039c4 <EVENT_CDC_Device_LineEncodingChanged>:
	return ReceivedByte;
}
#endif

__WEAK void EVENT_CDC_Device_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <EVENT_CDC_Device_ControLineStateChanged>:

__WEAK void EVENT_CDC_Device_ControLineStateChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <EVENT_CDC_Device_BreakSent>:

__WEAK void EVENT_CDC_Device_BreakSent(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
				                               const uint8_t Duration)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	70fb      	strb	r3, [r7, #3]
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#elif defined(USB_CAN_BE_HOST)
		USB_HostTask();
	#elif defined(USB_CAN_BE_DEVICE)
		USB_DeviceTask();
 8003a08:	f000 f802 	bl	8003a10 <USB_DeviceTask>
	#endif
}
 8003a0c:	bf00      	nop
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <USB_DeviceTask>:

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
	if (USB_DeviceState == DEVICE_STATE_Unattached)
 8003a16:	4b1d      	ldr	r3, [pc, #116]	; (8003a8c <USB_DeviceTask+0x7c>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d030      	beq.n	8003a82 <USB_DeviceTask+0x72>
	 *  \return Index of the currently selected endpoint.
	 */
	static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetCurrentEndpoint(void)
	{
		return device.CurrentDirection | device.CurrentEndpoint;
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a22:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 8003a26:	4b1a      	ldr	r3, [pc, #104]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a28:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	b2db      	uxtb	r3, r3
	  return;

	uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();
 8003a30:	71fb      	strb	r3, [r7, #7]
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003a32:	2200      	movs	r2, #0
 8003a34:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a36:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	4b14      	ldr	r3, [pc, #80]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a3e:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 8003a42:	4b13      	ldr	r3, [pc, #76]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a44:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8003a48:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	bf14      	ite	ne
 8003a52:	2301      	movne	r3, #1
 8003a54:	2300      	moveq	r3, #0
 8003a56:	b2db      	uxtb	r3, r3

	Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

	if (Endpoint_IsSETUPReceived())
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <USB_DeviceTask+0x50>
	  USB_Device_ProcessControlRequest();
 8003a5c:	f7fd f886 	bl	8000b6c <USB_Device_ProcessControlRequest>
 8003a60:	79fb      	ldrb	r3, [r7, #7]
 8003a62:	71bb      	strb	r3, [r7, #6]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003a64:	79bb      	ldrb	r3, [r7, #6]
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	b2da      	uxtb	r2, r3
 8003a6c:	4b08      	ldr	r3, [pc, #32]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a6e:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003a72:	79bb      	ldrb	r3, [r7, #6]
 8003a74:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003a78:	b2da      	uxtb	r2, r3
 8003a7a:	4b05      	ldr	r3, [pc, #20]	; (8003a90 <USB_DeviceTask+0x80>)
 8003a7c:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
 8003a80:	e000      	b.n	8003a84 <USB_DeviceTask+0x74>
	  return;
 8003a82:	bf00      	nop

	Endpoint_SelectEndpoint(PrevEndpoint);
}
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000efd 	.word	0x20000efd
 8003a90:	20000bb0 	.word	0x20000bb0

08003a94 <__NVIC_EnableIRQ>:
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	db0b      	blt.n	8003abe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003aa6:	4909      	ldr	r1, [pc, #36]	; (8003acc <__NVIC_EnableIRQ+0x38>)
 8003aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	79fa      	ldrb	r2, [r7, #7]
 8003ab0:	f002 021f 	and.w	r2, r2, #31
 8003ab4:	2001      	movs	r0, #1
 8003ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8003aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	e000e100 	.word	0xe000e100

08003ad0 <__NVIC_DisableIRQ>:
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	db10      	blt.n	8003b04 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003ae2:	490b      	ldr	r1, [pc, #44]	; (8003b10 <__NVIC_DisableIRQ+0x40>)
 8003ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae8:	095b      	lsrs	r3, r3, #5
 8003aea:	79fa      	ldrb	r2, [r7, #7]
 8003aec:	f002 021f 	and.w	r2, r2, #31
 8003af0:	2001      	movs	r0, #1
 8003af2:	fa00 f202 	lsl.w	r2, r0, r2
 8003af6:	3320      	adds	r3, #32
 8003af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003afc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003b00:	f3bf 8f6f 	isb	sy
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	e000e100 	.word	0xe000e100

08003b14 <Endpoint_WaitUntilReady>:
#define USB_STREAM_TIMEOUT_MS 100

extern volatile uint8_t zlp_flag;

uint8_t Endpoint_WaitUntilReady(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 8003b1a:	2364      	movs	r3, #100	; 0x64
 8003b1c:	75fb      	strb	r3, [r7, #23]
			 *  \return Current USB frame number from the USB controller.
			 */
    
            static inline uint16_t USB_Device_GetFrameNumber(void) ATTR_ALWAYS_INLINE;
            static inline uint16_t USB_Device_GetFrameNumber(void) {
                return device.Driver->GetFrameNumber();
 8003b1e:	4b44      	ldr	r3, [pc, #272]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b24:	4798      	blx	r3
 8003b26:	4603      	mov	r3, r0
	#else
	uint16_t TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
	#endif

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();
 8003b28:	82bb      	strh	r3, [r7, #20]
	 *  \return The currently selected endpoint's direction, as a \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003b2a:	4b41      	ldr	r3, [pc, #260]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003b2c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003b30:	461a      	mov	r2, r3
 8003b32:	232c      	movs	r3, #44	; 0x2c
 8003b34:	fb03 f302 	mul.w	r3, r3, r2
 8003b38:	4a3d      	ldr	r2, [pc, #244]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003b3a:	4413      	add	r3, r2
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	60fb      	str	r3, [r7, #12]
		return ep->Address & ENDPOINT_DIR_MASK;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003b48:	b2db      	uxtb	r3, r3

	for (;;)
	{
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 8003b4a:	2b80      	cmp	r3, #128	; 0x80
 8003b4c:	d122      	bne.n	8003b94 <Endpoint_WaitUntilReady+0x80>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003b4e:	4b38      	ldr	r3, [pc, #224]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003b50:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003b54:	461a      	mov	r2, r3
 8003b56:	232c      	movs	r3, #44	; 0x2c
 8003b58:	fb03 f302 	mul.w	r3, r3, r2
 8003b5c:	4a34      	ldr	r2, [pc, #208]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003b5e:	4413      	add	r3, r2
 8003b60:	3304      	adds	r3, #4
 8003b62:	60bb      	str	r3, [r7, #8]
		return ep->InInUse == 0 && ep->IsEnabled;
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d108      	bne.n	8003b84 <Endpoint_WaitUntilReady+0x70>
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	791b      	ldrb	r3, [r3, #4]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <Endpoint_WaitUntilReady+0x70>
 8003b80:	2301      	movs	r3, #1
 8003b82:	e000      	b.n	8003b86 <Endpoint_WaitUntilReady+0x72>
 8003b84:	2300      	movs	r3, #0
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	b2db      	uxtb	r3, r3
		{
			if (Endpoint_IsINReady())
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d01a      	beq.n	8003bc6 <Endpoint_WaitUntilReady+0xb2>
			  return ENDPOINT_READYWAIT_NoError;
 8003b90:	2300      	movs	r3, #0
 8003b92:	e048      	b.n	8003c26 <Endpoint_WaitUntilReady+0x112>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003b94:	4b26      	ldr	r3, [pc, #152]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003b96:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	232c      	movs	r3, #44	; 0x2c
 8003b9e:	fb03 f302 	mul.w	r3, r3, r2
 8003ba2:	4a23      	ldr	r2, [pc, #140]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003ba4:	4413      	add	r3, r2
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bf14      	ite	ne
 8003bb8:	2301      	movne	r3, #1
 8003bba:	2300      	moveq	r3, #0
 8003bbc:	b2db      	uxtb	r3, r3
		}
		else
		{
			if (Endpoint_IsOUTReceived())
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <Endpoint_WaitUntilReady+0xb2>
			  return ENDPOINT_READYWAIT_NoError;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e02f      	b.n	8003c26 <Endpoint_WaitUntilReady+0x112>
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 8003bc6:	4b1b      	ldr	r3, [pc, #108]	; (8003c34 <Endpoint_WaitUntilReady+0x120>)
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	74fb      	strb	r3, [r7, #19]

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 8003bcc:	7cfb      	ldrb	r3, [r7, #19]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <Endpoint_WaitUntilReady+0xc2>
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e027      	b.n	8003c26 <Endpoint_WaitUntilReady+0x112>
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 8003bd6:	7cfb      	ldrb	r3, [r7, #19]
 8003bd8:	2b05      	cmp	r3, #5
 8003bda:	d101      	bne.n	8003be0 <Endpoint_WaitUntilReady+0xcc>
		  return ENDPOINT_READYWAIT_BusSuspended;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e022      	b.n	8003c26 <Endpoint_WaitUntilReady+0x112>
	 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsStalled(void)
	{
		return device.Endpoints[device.CurrentEndpoint].IsHalted == 1 ? true : false;
 8003be0:	4b13      	ldr	r3, [pc, #76]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003be2:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003be6:	4619      	mov	r1, r3
 8003be8:	4a11      	ldr	r2, [pc, #68]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003bea:	232c      	movs	r3, #44	; 0x2c
 8003bec:	fb03 f301 	mul.w	r3, r3, r1
 8003bf0:	4413      	add	r3, r2
 8003bf2:	7a1b      	ldrb	r3, [r3, #8]
 8003bf4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003bf8:	b2db      	uxtb	r3, r3
		else if (Endpoint_IsStalled())
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <Endpoint_WaitUntilReady+0xee>
		  return ENDPOINT_READYWAIT_EndpointStalled;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e011      	b.n	8003c26 <Endpoint_WaitUntilReady+0x112>
 8003c02:	4b0b      	ldr	r3, [pc, #44]	; (8003c30 <Endpoint_WaitUntilReady+0x11c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c08:	4798      	blx	r3
 8003c0a:	4603      	mov	r3, r0

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();
 8003c0c:	823b      	strh	r3, [r7, #16]

		if (CurrentFrameNumber != PreviousFrameNumber)
 8003c0e:	8a3a      	ldrh	r2, [r7, #16]
 8003c10:	8abb      	ldrh	r3, [r7, #20]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d089      	beq.n	8003b2a <Endpoint_WaitUntilReady+0x16>
		{
			PreviousFrameNumber = CurrentFrameNumber;
 8003c16:	8a3b      	ldrh	r3, [r7, #16]
 8003c18:	82bb      	strh	r3, [r7, #20]

			if (!(TimeoutMSRem--))
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
 8003c1c:	1e5a      	subs	r2, r3, #1
 8003c1e:	75fa      	strb	r2, [r7, #23]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d182      	bne.n	8003b2a <Endpoint_WaitUntilReady+0x16>
			  return ENDPOINT_READYWAIT_Timeout;
 8003c24:	2304      	movs	r3, #4
		}
	}
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000bb0 	.word	0x20000bb0
 8003c34:	20000efd 	.word	0x20000efd

08003c38 <Endpoint_ClearOUT>:

void Endpoint_ClearOUT(void) {
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003c3e:	4b23      	ldr	r3, [pc, #140]	; (8003ccc <Endpoint_ClearOUT+0x94>)
 8003c40:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003c44:	461a      	mov	r2, r3
 8003c46:	232c      	movs	r3, #44	; 0x2c
 8003c48:	fb03 f302 	mul.w	r3, r3, r2
 8003c4c:	4a1f      	ldr	r2, [pc, #124]	; (8003ccc <Endpoint_ClearOUT+0x94>)
 8003c4e:	4413      	add	r3, r2
 8003c50:	3304      	adds	r3, #4
 8003c52:	607b      	str	r3, [r7, #4]
	/* if we have data left which isn't read yet, we leave this routine to not override it */
	if (ep->IsEnabled == 0)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	791b      	ldrb	r3, [r3, #4]
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d02f      	beq.n	8003cc2 <Endpoint_ClearOUT+0x8a>
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8003c62:	4b1a      	ldr	r3, [pc, #104]	; (8003ccc <Endpoint_ClearOUT+0x94>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	7810      	ldrb	r0, [r2, #0]
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6911      	ldr	r1, [r2, #16]
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6952      	ldr	r2, [r2, #20]
 8003c74:	4798      	blx	r3
 8003c76:	4603      	mov	r3, r0
 8003c78:	461a      	mov	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	609a      	str	r2, [r3, #8]
	ep->OutOffset = 0;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	60da      	str	r2, [r3, #12]
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d118      	bne.n	8003cc4 <Endpoint_ClearOUT+0x8c>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d114      	bne.n	8003cc4 <Endpoint_ClearOUT+0x8c>
		ep->OutInUse = true;
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	8893      	ldrh	r3, [r2, #4]
 8003c9e:	f043 0308 	orr.w	r3, r3, #8
 8003ca2:	8093      	strh	r3, [r2, #4]
		ep->IsOutRecieved = 0;
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	8893      	ldrh	r3, [r2, #4]
 8003ca8:	f36f 1345 	bfc	r3, #5, #1
 8003cac:	8093      	strh	r3, [r2, #4]
		device.Driver->EndpointReadStart(ep->Address,
 8003cae:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <Endpoint_ClearOUT+0x94>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	7810      	ldrb	r0, [r2, #0]
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6952      	ldr	r2, [r2, #20]
 8003cbc:	4611      	mov	r1, r2
 8003cbe:	4798      	blx	r3
 8003cc0:	e000      	b.n	8003cc4 <Endpoint_ClearOUT+0x8c>
		return;
 8003cc2:	bf00      	nop
				ep->OutBufferLength);
	}
}
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000bb0 	.word	0x20000bb0

08003cd0 <Endpoint_ClearIN>:

void Endpoint_ClearIN(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003cd6:	4b38      	ldr	r3, [pc, #224]	; (8003db8 <Endpoint_ClearIN+0xe8>)
 8003cd8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003cdc:	461a      	mov	r2, r3
 8003cde:	232c      	movs	r3, #44	; 0x2c
 8003ce0:	fb03 f302 	mul.w	r3, r3, r2
 8003ce4:	4a34      	ldr	r2, [pc, #208]	; (8003db8 <Endpoint_ClearIN+0xe8>)
 8003ce6:	4413      	add	r3, r2
 8003ce8:	3304      	adds	r3, #4
 8003cea:	607b      	str	r3, [r7, #4]
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d059      	beq.n	8003dae <Endpoint_ClearIN+0xde>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	791b      	ldrb	r3, [r3, #4]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d052      	beq.n	8003dae <Endpoint_ClearIN+0xde>
		return;
	ep->InInUse = true;
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	8893      	ldrh	r3, [r2, #4]
 8003d0c:	f043 0310 	orr.w	r3, r3, #16
 8003d10:	8093      	strh	r3, [r2, #4]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69da      	ldr	r2, [r3, #28]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft = ep->InBytesAvailable;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699a      	ldr	r2, [r3, #24]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	625a      	str	r2, [r3, #36]	; 0x24
	ep->InBytesAvailable = 0;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	619a      	str	r2, [r3, #24]
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
 8003d28:	206b      	movs	r0, #107	; 0x6b
 8003d2a:	f7ff fed1 	bl	8003ad0 <__NVIC_DisableIRQ>
	data_count = device.Driver->EndpointWrite(ep->Address,
 8003d2e:	4b22      	ldr	r3, [pc, #136]	; (8003db8 <Endpoint_ClearIN+0xe8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	7810      	ldrb	r0, [r2, #0]
			ep->InDataBuffer,ep->InDataLeft);
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6a91      	ldr	r1, [r2, #40]	; 0x28
	data_count = device.Driver->EndpointWrite(ep->Address,
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d40:	4798      	blx	r3
 8003d42:	6038      	str	r0, [r7, #0]
	ep->InDataBuffer += data_count;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	441a      	add	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft -= data_count;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	1ad2      	subs	r2, r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(USB0_0_IRQn);
 8003d5c:	206b      	movs	r0, #107	; 0x6b
 8003d5e:	f7ff fe99 	bl	8003a94 <__NVIC_EnableIRQ>
	if((zlp_flag == true) && (ep->Number != 0))
 8003d62:	4b16      	ldr	r3, [pc, #88]	; (8003dbc <Endpoint_ClearIN+0xec>)
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d121      	bne.n	8003db0 <Endpoint_ClearIN+0xe0>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	f003 030f 	and.w	r3, r3, #15
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d01a      	beq.n	8003db0 <Endpoint_ClearIN+0xe0>
	{
		/*Send a ZLP from here*/
	  while(ep->InInUse)
 8003d7a:	bf00      	nop
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f8      	bne.n	8003d7c <Endpoint_ClearIN+0xac>
	  {
		;
	  }
	  ep->InInUse = true;
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	8893      	ldrh	r3, [r2, #4]
 8003d8e:	f043 0310 	orr.w	r3, r3, #16
 8003d92:	8093      	strh	r3, [r2, #4]
	  device.Driver->EndpointWrite(ep->Address,
 8003d94:	4b08      	ldr	r3, [pc, #32]	; (8003db8 <Endpoint_ClearIN+0xe8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	7810      	ldrb	r0, [r2, #0]
	  			ep->InDataBuffer,0);
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6a91      	ldr	r1, [r2, #40]	; 0x28
	  device.Driver->EndpointWrite(ep->Address,
 8003da2:	2200      	movs	r2, #0
 8003da4:	4798      	blx	r3
	  zlp_flag = false;
 8003da6:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <Endpoint_ClearIN+0xec>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	701a      	strb	r2, [r3, #0]
 8003dac:	e000      	b.n	8003db0 <Endpoint_ClearIN+0xe0>
		return;
 8003dae:	bf00      	nop
	}
}
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	20000bb0 	.word	0x20000bb0
 8003dbc:	200008b0 	.word	0x200008b0

08003dc0 <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed(void) {
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003dc6:	4b16      	ldr	r3, [pc, #88]	; (8003e20 <Endpoint_IsReadWriteAllowed+0x60>)
 8003dc8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003dcc:	461a      	mov	r2, r3
 8003dce:	232c      	movs	r3, #44	; 0x2c
 8003dd0:	fb03 f302 	mul.w	r3, r3, r2
 8003dd4:	4a12      	ldr	r2, [pc, #72]	; (8003e20 <Endpoint_IsReadWriteAllowed+0x60>)
 8003dd6:	4413      	add	r3, r2
 8003dd8:	3304      	adds	r3, #4
 8003dda:	603b      	str	r3, [r7, #0]
	bool Retval = false;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	71fb      	strb	r3, [r7, #7]

	if(EndPoint->Direction)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d009      	beq.n	8003e02 <Endpoint_IsReadWriteAllowed+0x42>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength) ? true : false;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	699a      	ldr	r2, [r3, #24]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	bf34      	ite	cc
 8003dfa:	2301      	movcc	r3, #1
 8003dfc:	2300      	movcs	r3, #0
 8003dfe:	71fb      	strb	r3, [r7, #7]
 8003e00:	e006      	b.n	8003e10 <Endpoint_IsReadWriteAllowed+0x50>
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bf14      	ite	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	2300      	moveq	r3, #0
 8003e0e:	71fb      	strb	r3, [r7, #7]
	}
	return Retval;
 8003e10:	79fb      	ldrb	r3, [r7, #7]
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	20000bb0 	.word	0x20000bb0

08003e24 <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	71fb      	strb	r3, [r7, #7]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003e2e:	4b16      	ldr	r3, [pc, #88]	; (8003e88 <Endpoint_Write_8+0x64>)
 8003e30:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003e34:	461a      	mov	r2, r3
 8003e36:	232c      	movs	r3, #44	; 0x2c
 8003e38:	fb03 f302 	mul.w	r3, r3, r2
 8003e3c:	4a12      	ldr	r2, [pc, #72]	; (8003e88 <Endpoint_Write_8+0x64>)
 8003e3e:	4413      	add	r3, r2
 8003e40:	3304      	adds	r3, #4
 8003e42:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 8003e44:	2300      	movs	r3, #0
 8003e46:	73fb      	strb	r3, [r7, #15]

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	699a      	ldr	r2, [r3, #24]
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d20d      	bcs.n	8003e70 <Endpoint_Write_8+0x4c>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	69da      	ldr	r2, [r3, #28]
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	79fa      	ldrb	r2, [r7, #7]
 8003e60:	701a      	strb	r2, [r3, #0]
	      EndPoint->InBytesAvailable++;
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	619a      	str	r2, [r3, #24]

	      Success = true;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	73fb      	strb	r3, [r7, #15]
	    }
	  }while(!Success);
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	f083 0301 	eor.w	r3, r3, #1
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1e5      	bne.n	8003e48 <Endpoint_Write_8+0x24>
}
 8003e7c:	bf00      	nop
 8003e7e:	3714      	adds	r7, #20
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	20000bb0 	.word	0x20000bb0

08003e8c <Endpoint_Read_8>:

uint8_t Endpoint_Read_8(void) {
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003e92:	4b19      	ldr	r3, [pc, #100]	; (8003ef8 <Endpoint_Read_8+0x6c>)
 8003e94:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003e98:	461a      	mov	r2, r3
 8003e9a:	232c      	movs	r3, #44	; 0x2c
 8003e9c:	fb03 f302 	mul.w	r3, r3, r2
 8003ea0:	4a15      	ldr	r2, [pc, #84]	; (8003ef8 <Endpoint_Read_8+0x6c>)
 8003ea2:	4413      	add	r3, r2
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	603b      	str	r3, [r7, #0]
	bool Success = false;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8003eac:	2300      	movs	r3, #0
 8003eae:	71bb      	strb	r3, [r7, #6]
	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d012      	beq.n	8003ede <Endpoint_Read_8+0x52>
		{
          data = EndPoint->OutBuffer[EndPoint->OutOffset];
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	691a      	ldr	r2, [r3, #16]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	71bb      	strb	r3, [r7, #6]
          EndPoint->OutOffset++;
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	1c5a      	adds	r2, r3, #1
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	60da      	str	r2, [r3, #12]
          EndPoint->OutBytesAvailable--;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	1e5a      	subs	r2, r3, #1
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	609a      	str	r2, [r3, #8]
		  Success = true;
 8003eda:	2301      	movs	r3, #1
 8003edc:	71fb      	strb	r3, [r7, #7]
		}
	  }while(!Success);
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	f083 0301 	eor.w	r3, r3, #1
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e2      	bne.n	8003eb0 <Endpoint_Read_8+0x24>
	 return data;
 8003eea:	79bb      	ldrb	r3, [r7, #6]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	20000bb0 	.word	0x20000bb0

08003efc <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003f04:	4b16      	ldr	r3, [pc, #88]	; (8003f60 <Endpoint_Write_32_LE+0x64>)
 8003f06:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	232c      	movs	r3, #44	; 0x2c
 8003f0e:	fb03 f302 	mul.w	r3, r3, r2
 8003f12:	4a13      	ldr	r2, [pc, #76]	; (8003f60 <Endpoint_Write_32_LE+0x64>)
 8003f14:	4413      	add	r3, r2
 8003f16:	3304      	adds	r3, #4
 8003f18:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73fb      	strb	r3, [r7, #15]

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	699a      	ldr	r2, [r3, #24]
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	3b03      	subs	r3, #3
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d20d      	bcs.n	8003f48 <Endpoint_Write_32_LE+0x4c>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) = Data;
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	69da      	ldr	r2, [r3, #28]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	4413      	add	r3, r2
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	601a      	str	r2, [r3, #0]
			EndPoint->InBytesAvailable+=4;
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	1d1a      	adds	r2, r3, #4
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	619a      	str	r2, [r3, #24]

			Success = true;
 8003f44:	2301      	movs	r3, #1
 8003f46:	73fb      	strb	r3, [r7, #15]
		}
	}while(!Success);
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	f083 0301 	eor.w	r3, r3, #1
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e4      	bne.n	8003f1e <Endpoint_Write_32_LE+0x22>
}
 8003f54:	bf00      	nop
 8003f56:	3714      	adds	r7, #20
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	20000bb0 	.word	0x20000bb0

08003f64 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE(void) {
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003f6a:	4b19      	ldr	r3, [pc, #100]	; (8003fd0 <Endpoint_Read_32_LE+0x6c>)
 8003f6c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003f70:	461a      	mov	r2, r3
 8003f72:	232c      	movs	r3, #44	; 0x2c
 8003f74:	fb03 f302 	mul.w	r3, r3, r2
 8003f78:	4a15      	ldr	r2, [pc, #84]	; (8003fd0 <Endpoint_Read_32_LE+0x6c>)
 8003f7a:	4413      	add	r3, r2
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	607b      	str	r3, [r7, #4]
	bool Success = false;
 8003f80:	2300      	movs	r3, #0
 8003f82:	73fb      	strb	r3, [r7, #15]
	uint32_t data = 0;
 8003f84:	2300      	movs	r3, #0
 8003f86:	60bb      	str	r3, [r7, #8]

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	2b03      	cmp	r3, #3
 8003f8e:	d912      	bls.n	8003fb6 <Endpoint_Read_32_LE+0x52>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	691a      	ldr	r2, [r3, #16]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4413      	add	r3, r2
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	60bb      	str	r3, [r7, #8]
			EndPoint->OutOffset+=4;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	1d1a      	adds	r2, r3, #4
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60da      	str	r2, [r3, #12]
			EndPoint->OutBytesAvailable-=4;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	1f1a      	subs	r2, r3, #4
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	609a      	str	r2, [r3, #8]

			Success = true;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	73fb      	strb	r3, [r7, #15]
		}
	} while(!Success);
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
 8003fb8:	f083 0301 	eor.w	r3, r3, #1
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1e2      	bne.n	8003f88 <Endpoint_Read_32_LE+0x24>
	return data;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	20000bb0 	.word	0x20000bb0

08003fd4 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
 8003fd4:	b590      	push	{r4, r7, lr}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	73fb      	strb	r3, [r7, #15]
 8003fe4:	e092      	b.n	800410c <Endpoint_ConfigureEndpointTable+0x138>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	4413      	add	r3, r2
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	f003 030f 	and.w	r3, r3, #15
 8003ffc:	73bb      	strb	r3, [r7, #14]
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8003ffe:	4b48      	ldr	r3, [pc, #288]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69dc      	ldr	r4, [r3, #28]
 8004004:	7bfa      	ldrb	r2, [r7, #15]
 8004006:	4613      	mov	r3, r2
 8004008:	005b      	lsls	r3, r3, #1
 800400a:	4413      	add	r3, r2
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	461a      	mov	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4413      	add	r3, r2
 8004014:	7818      	ldrb	r0, [r3, #0]
 8004016:	7bfa      	ldrb	r2, [r7, #15]
 8004018:	4613      	mov	r3, r2
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4413      	add	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	461a      	mov	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4413      	add	r3, r2
 8004026:	7919      	ldrb	r1, [r3, #4]
 8004028:	7bfa      	ldrb	r2, [r7, #15]
 800402a:	4613      	mov	r3, r2
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	4413      	add	r3, r2
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	461a      	mov	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4413      	add	r3, r2
 8004038:	885b      	ldrh	r3, [r3, #2]
 800403a:	461a      	mov	r2, r3
 800403c:	47a0      	blx	r4
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <Endpoint_ConfigureEndpointTable+0x74>
			return false;
 8004044:	2300      	movs	r3, #0
 8004046:	e067      	b.n	8004118 <Endpoint_ConfigureEndpointTable+0x144>
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 8004048:	7bb9      	ldrb	r1, [r7, #14]
 800404a:	7bfa      	ldrb	r2, [r7, #15]
 800404c:	4613      	mov	r3, r2
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	4413      	add	r3, r2
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	461a      	mov	r2, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4413      	add	r3, r2
 800405a:	7818      	ldrb	r0, [r3, #0]
 800405c:	4a30      	ldr	r2, [pc, #192]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 800405e:	232c      	movs	r3, #44	; 0x2c
 8004060:	fb03 f301 	mul.w	r3, r3, r1
 8004064:	4413      	add	r3, r2
 8004066:	3304      	adds	r3, #4
 8004068:	4602      	mov	r2, r0
 800406a:	701a      	strb	r2, [r3, #0]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 800406c:	7bb8      	ldrb	r0, [r7, #14]
 800406e:	7bfa      	ldrb	r2, [r7, #15]
 8004070:	4613      	mov	r3, r2
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	4413      	add	r3, r2
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	461a      	mov	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4413      	add	r3, r2
 800407e:	885b      	ldrh	r3, [r3, #2]
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004086:	b2d9      	uxtb	r1, r3
 8004088:	4a25      	ldr	r2, [pc, #148]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 800408a:	232c      	movs	r3, #44	; 0x2c
 800408c:	fb03 f300 	mul.w	r3, r3, r0
 8004090:	441a      	add	r2, r3
 8004092:	8913      	ldrh	r3, [r2, #8]
 8004094:	f361 138c 	bfi	r3, r1, #6, #7
 8004098:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsConfigured = 1;
 800409a:	7bbb      	ldrb	r3, [r7, #14]
 800409c:	4a20      	ldr	r2, [pc, #128]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 800409e:	212c      	movs	r1, #44	; 0x2c
 80040a0:	fb01 f303 	mul.w	r3, r1, r3
 80040a4:	441a      	add	r2, r3
 80040a6:	7a13      	ldrb	r3, [r2, #8]
 80040a8:	f043 0301 	orr.w	r3, r3, #1
 80040ac:	7213      	strb	r3, [r2, #8]
		device.Endpoints[Number].IsEnabled = 1;
 80040ae:	7bbb      	ldrb	r3, [r7, #14]
 80040b0:	4a1b      	ldr	r2, [pc, #108]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 80040b2:	212c      	movs	r1, #44	; 0x2c
 80040b4:	fb01 f303 	mul.w	r3, r1, r3
 80040b8:	441a      	add	r2, r3
 80040ba:	7a13      	ldrb	r3, [r2, #8]
 80040bc:	f043 0302 	orr.w	r3, r3, #2
 80040c0:	7213      	strb	r3, [r2, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 80040c2:	7bfa      	ldrb	r2, [r7, #15]
 80040c4:	4613      	mov	r3, r2
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	4413      	add	r3, r2
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	461a      	mov	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4413      	add	r3, r2
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	b25b      	sxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	db15      	blt.n	8004106 <Endpoint_ConfigureEndpointTable+0x132>
			device.Driver->EndpointReadStart(Table[i].Address,
 80040da:	4b11      	ldr	r3, [pc, #68]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80040e0:	7bfa      	ldrb	r2, [r7, #15]
 80040e2:	4613      	mov	r3, r2
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	4413      	add	r3, r2
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	461a      	mov	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4413      	add	r3, r2
 80040f0:	7818      	ldrb	r0, [r3, #0]
 80040f2:	7bbb      	ldrb	r3, [r7, #14]
 80040f4:	4a0a      	ldr	r2, [pc, #40]	; (8004120 <Endpoint_ConfigureEndpointTable+0x14c>)
 80040f6:	212c      	movs	r1, #44	; 0x2c
 80040f8:	fb01 f303 	mul.w	r3, r1, r3
 80040fc:	4413      	add	r3, r2
 80040fe:	3318      	adds	r3, #24
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4619      	mov	r1, r3
 8004104:	47a0      	blx	r4
	for (i=0;i<Entries;i++) {
 8004106:	7bfb      	ldrb	r3, [r7, #15]
 8004108:	3301      	adds	r3, #1
 800410a:	73fb      	strb	r3, [r7, #15]
 800410c:	7bfa      	ldrb	r2, [r7, #15]
 800410e:	78fb      	ldrb	r3, [r7, #3]
 8004110:	429a      	cmp	r2, r3
 8004112:	f4ff af68 	bcc.w	8003fe6 <Endpoint_ConfigureEndpointTable+0x12>
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 8004116:	2301      	movs	r3, #1
}
 8004118:	4618      	mov	r0, r3
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	bd90      	pop	{r4, r7, pc}
 8004120:	20000bb0 	.word	0x20000bb0

08004124 <XMC_SCU_CLOCK_GetUsbClockSource>:
 * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
 8004128:	4b04      	ldr	r3, [pc, #16]	; (800413c <XMC_SCU_CLOCK_GetUsbClockSource+0x18>)
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8004130:	4618      	mov	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	50004600 	.word	0x50004600

08004140 <XMC_SCU_CLOCK_GetWdtClockSource>:
 * the clock source selected.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
 8004144:	4b04      	ldr	r3, [pc, #16]	; (8004158 <XMC_SCU_CLOCK_GetWdtClockSource+0x18>)
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800414c:	4618      	mov	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	50004600 	.word	0x50004600

0800415c <XMC_SCU_CLOCK_GetExternalOutputClockSource>:
 * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 8004160:	4b05      	ldr	r3, [pc, #20]	; (8004178 <XMC_SCU_CLOCK_GetExternalOutputClockSource+0x1c>)
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	b2db      	uxtb	r3, r3
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	b2db      	uxtb	r3, r3
}
 800416c:	4618      	mov	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	50004600 	.word	0x50004600

0800417c <XMC_SCU_CLOCK_GetSystemClockFrequency>:
 * fSYS = fCPU << CPUDIV.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8004180:	4b06      	ldr	r3, [pc, #24]	; (800419c <XMC_SCU_CLOCK_GetSystemClockFrequency+0x20>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <XMC_SCU_CLOCK_GetSystemClockFrequency+0x24>)
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	2000ffc0 	.word	0x2000ffc0
 80041a0:	50004600 	.word	0x50004600

080041a4 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041a8:	4b03      	ldr	r3, [pc, #12]	; (80041b8 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	2000ffc0 	.word	0x2000ffc0

080041bc <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 80041c0:	4b03      	ldr	r3, [pc, #12]	; (80041d0 <XMC_SCU_GetMirrorStatus+0x14>)
 80041c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	50004000 	.word	0x50004000

080041d4 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80041dc:	f002 ff10 	bl	8007000 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80041e0:	4b0c      	ldr	r3, [pc, #48]	; (8004214 <XMC_SCU_lDelay+0x40>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a0c      	ldr	r2, [pc, #48]	; (8004218 <XMC_SCU_lDelay+0x44>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	0c9a      	lsrs	r2, r3, #18
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	fb02 f303 	mul.w	r3, r2, r3
 80041f2:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	e003      	b.n	8004202 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 80041fa:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	3301      	adds	r3, #1
 8004200:	60fb      	str	r3, [r7, #12]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	429a      	cmp	r2, r3
 8004208:	d3f7      	bcc.n	80041fa <XMC_SCU_lDelay+0x26>
  }
}
 800420a:	bf00      	nop
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	2000ffc0 	.word	0x2000ffc0
 8004218:	431bde83 	.word	0x431bde83

0800421c <XMC_SCU_INTERRUPT_EnableEvent>:

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 8004224:	4905      	ldr	r1, [pc, #20]	; (800423c <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 8004226:	4b05      	ldr	r3, [pc, #20]	; (800423c <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 8004228:	689a      	ldr	r2, [r3, #8]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4313      	orrs	r3, r2
 800422e:	608b      	str	r3, [r1, #8]
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	50004074 	.word	0x50004074

08004240 <XMC_SCU_INTERRUPT_DisableEvent>:

/* API to disable the SCU event */
void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 8004248:	4906      	ldr	r1, [pc, #24]	; (8004264 <XMC_SCU_INTERRUPT_DisableEvent+0x24>)
 800424a:	4b06      	ldr	r3, [pc, #24]	; (8004264 <XMC_SCU_INTERRUPT_DisableEvent+0x24>)
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	43db      	mvns	r3, r3
 8004252:	4013      	ands	r3, r2
 8004254:	608b      	str	r3, [r1, #8]
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	50004074 	.word	0x50004074

08004268 <XMC_SCU_INTERRUPT_TriggerEvent>:

/* API to trigger the SCU event */
void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
 8004270:	4905      	ldr	r1, [pc, #20]	; (8004288 <XMC_SCU_INTERRUPT_TriggerEvent+0x20>)
 8004272:	4b05      	ldr	r3, [pc, #20]	; (8004288 <XMC_SCU_INTERRUPT_TriggerEvent+0x20>)
 8004274:	691a      	ldr	r2, [r3, #16]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4313      	orrs	r3, r2
 800427a:	610b      	str	r3, [r1, #16]
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	50004074 	.word	0x50004074

0800428c <XMC_SCU_INTERUPT_GetEventStatus>:

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8004290:	4b03      	ldr	r3, [pc, #12]	; (80042a0 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8004292:	685b      	ldr	r3, [r3, #4]
}
 8004294:	4618      	mov	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	50004074 	.word	0x50004074

080042a4 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 80042ac:	4a04      	ldr	r2, [pc, #16]	; (80042c0 <XMC_SCU_INTERRUPT_ClearEventStatus+0x1c>)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	60d3      	str	r3, [r2, #12]
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	50004074 	.word	0x50004074

080042c4 <XMC_SCU_GetBootMode>:


/* API to retrieve the currently deployed device bootmode */
uint32_t XMC_SCU_GetBootMode(void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	af00      	add	r7, sp, #0
  return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 80042c8:	4b04      	ldr	r3, [pc, #16]	; (80042dc <XMC_SCU_GetBootMode+0x18>)
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	50004000 	.word	0x50004000

080042e0 <XMC_SCU_SetBootMode>:

/* API to program a new device bootmode */
void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	80fb      	strh	r3, [r7, #6]
  SCU_GENERAL->STCON = (uint32_t)bootmode;
 80042ea:	4a04      	ldr	r2, [pc, #16]	; (80042fc <XMC_SCU_SetBootMode+0x1c>)
 80042ec:	88fb      	ldrh	r3, [r7, #6]
 80042ee:	6113      	str	r3, [r2, #16]
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	50004000 	.word	0x50004000

08004300 <XMC_SCU_ReadGPR>:

/* API to read from General purpose register */
uint32_t XMC_SCU_ReadGPR(const uint32_t index)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  return (SCU_GENERAL->GPR[index]);
 8004308:	4a05      	ldr	r2, [pc, #20]	; (8004320 <XMC_SCU_ReadGPR+0x20>)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	330a      	adds	r3, #10
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	685b      	ldr	r3, [r3, #4]
}
 8004314:	4618      	mov	r0, r3
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr
 8004320:	50004000 	.word	0x50004000

08004324 <XMC_SCU_WriteGPR>:

/* API to write to GPR */
void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  SCU_GENERAL->GPR[index] = data;
 800432e:	4a06      	ldr	r2, [pc, #24]	; (8004348 <XMC_SCU_WriteGPR+0x24>)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	330a      	adds	r3, #10
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4413      	add	r3, r2
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	605a      	str	r2, [r3, #4]
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	50004000 	.word	0x50004000

0800434c <XMC_SCU_EnableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 8004356:	490a      	ldr	r1, [pc, #40]	; (8004380 <XMC_SCU_EnableOutOfRangeComparator+0x34>)
 8004358:	4a09      	ldr	r2, [pc, #36]	; (8004380 <XMC_SCU_EnableOutOfRangeComparator+0x34>)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3328      	adds	r3, #40	; 0x28
 800435e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004362:	2001      	movs	r0, #1
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	fa00 f303 	lsl.w	r3, r0, r3
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3328      	adds	r3, #40	; 0x28
 8004370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr
 8004380:	50004000 	.word	0x50004000

08004384 <XMC_SCU_DisableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 800438e:	490b      	ldr	r1, [pc, #44]	; (80043bc <XMC_SCU_DisableOutOfRangeComparator+0x38>)
 8004390:	4a0a      	ldr	r2, [pc, #40]	; (80043bc <XMC_SCU_DisableOutOfRangeComparator+0x38>)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	3328      	adds	r3, #40	; 0x28
 8004396:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800439a:	2001      	movs	r0, #1
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	fa00 f303 	lsl.w	r3, r0, r3
 80043a2:	43db      	mvns	r3, r3
 80043a4:	401a      	ands	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3328      	adds	r3, #40	; 0x28
 80043aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	50004000 	.word	0x50004000

080043c0 <XMC_SCU_CalibrateTemperatureSensor>:

/* API to calibrate temperature sensor */
void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 80043ca:	4908      	ldr	r1, [pc, #32]	; (80043ec <XMC_SCU_CalibrateTemperatureSensor+0x2c>)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	011a      	lsls	r2, r3, #4
                        (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	02db      	lsls	r3, r3, #11
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 80043d4:	4313      	orrs	r3, r2
                        (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 80043d6:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 80043da:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
                        (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	50004000 	.word	0x50004000

080043f0 <XMC_SCU_EnableTemperatureSensor>:
/* API to enable die temperature measurement by powering the DTS module. */
void XMC_SCU_EnableTemperatureSensor(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 80043f4:	4a06      	ldr	r2, [pc, #24]	; (8004410 <XMC_SCU_EnableTemperatureSensor+0x20>)
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <XMC_SCU_EnableTemperatureSensor+0x20>)
 80043f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043fc:	f023 0301 	bic.w	r3, r3, #1
 8004400:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8004404:	bf00      	nop
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	50004000 	.word	0x50004000

08004414 <XMC_SCU_DisableTemperatureSensor>:

/* API to disable die temperature measurement by powering the DTS module off. */
void XMC_SCU_DisableTemperatureSensor(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 8004418:	4a06      	ldr	r2, [pc, #24]	; (8004434 <XMC_SCU_DisableTemperatureSensor+0x20>)
 800441a:	4b06      	ldr	r3, [pc, #24]	; (8004434 <XMC_SCU_DisableTemperatureSensor+0x20>)
 800441c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004420:	f043 0301 	orr.w	r3, r3, #1
 8004424:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8004428:	bf00      	nop
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	50004000 	.word	0x50004000

08004438 <XMC_SCU_IsTemperatureSensorEnabled>:

/* API to provide the die temperature sensor power status. */
bool XMC_SCU_IsTemperatureSensorEnabled(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 800443c:	4b07      	ldr	r3, [pc, #28]	; (800445c <XMC_SCU_IsTemperatureSensorEnabled+0x24>)
 800443e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	bf0c      	ite	eq
 800444a:	2301      	moveq	r3, #1
 800444c:	2300      	movne	r3, #0
 800444e:	b2db      	uxtb	r3, r3
}
 8004450:	4618      	mov	r0, r3
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	50004000 	.word	0x50004000

08004460 <XMC_SCU_IsTemperatureSensorReady>:

/* API to check if the die temperature sensor is ready to start a measurement. */
bool XMC_SCU_IsTemperatureSensorReady(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 8004464:	4b07      	ldr	r3, [pc, #28]	; (8004484 <XMC_SCU_IsTemperatureSensorReady+0x24>)
 8004466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800446e:	2b00      	cmp	r3, #0
 8004470:	bf14      	ite	ne
 8004472:	2301      	movne	r3, #1
 8004474:	2300      	moveq	r3, #0
 8004476:	b2db      	uxtb	r3, r3
}
 8004478:	4618      	mov	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	50004000 	.word	0x50004000

08004488 <XMC_SCU_StartTemperatureMeasurement>:
/* API to start device temperature measurements */
XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
  XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 800448e:	2300      	movs	r3, #0
 8004490:	71fb      	strb	r3, [r7, #7]

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 8004492:	f7ff ffd1 	bl	8004438 <XMC_SCU_IsTemperatureSensorEnabled>
 8004496:	4603      	mov	r3, r0
 8004498:	f083 0301 	eor.w	r3, r3, #1
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <XMC_SCU_StartTemperatureMeasurement+0x1e>
  {
    status = XMC_SCU_STATUS_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	71fb      	strb	r3, [r7, #7]
  }
   
  if (XMC_SCU_IsTemperatureSensorBusy() == true)
 80044a6:	f000 f831 	bl	800450c <XMC_SCU_IsTemperatureSensorBusy>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <XMC_SCU_StartTemperatureMeasurement+0x2c>
  {
    status = XMC_SCU_STATUS_BUSY;
 80044b0:	2302      	movs	r3, #2
 80044b2:	71fb      	strb	r3, [r7, #7]
  }

  /* And start the measurement */
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 80044b4:	4a06      	ldr	r2, [pc, #24]	; (80044d0 <XMC_SCU_StartTemperatureMeasurement+0x48>)
 80044b6:	4b06      	ldr	r3, [pc, #24]	; (80044d0 <XMC_SCU_StartTemperatureMeasurement+0x48>)
 80044b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044bc:	f043 0302 	orr.w	r3, r3, #2
 80044c0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  
  return (status);
 80044c4:	79fb      	ldrb	r3, [r7, #7]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	50004000 	.word	0x50004000

080044d4 <XMC_SCU_GetTemperatureMeasurement>:

/* API to retrieve the temperature measured */
uint32_t XMC_SCU_GetTemperatureMeasurement(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
  uint32_t temperature;

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 80044da:	f7ff ffad 	bl	8004438 <XMC_SCU_IsTemperatureSensorEnabled>
 80044de:	4603      	mov	r3, r0
 80044e0:	f083 0301 	eor.w	r3, r3, #1
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <XMC_SCU_GetTemperatureMeasurement+0x1e>
  {
    temperature = 0x7FFFFFFFUL;
 80044ea:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80044ee:	607b      	str	r3, [r7, #4]
 80044f0:	e005      	b.n	80044fe <XMC_SCU_GetTemperatureMeasurement+0x2a>
  }
  else
  {
    temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL_DTSSTAT_RESULT_Pos);
 80044f2:	4b05      	ldr	r3, [pc, #20]	; (8004508 <XMC_SCU_GetTemperatureMeasurement+0x34>)
 80044f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044fc:	607b      	str	r3, [r7, #4]
  }
  
  return ((uint32_t)temperature);
 80044fe:	687b      	ldr	r3, [r7, #4]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	50004000 	.word	0x50004000

0800450c <XMC_SCU_IsTemperatureSensorBusy>:

/* API to know whether Die temperature sensor is busy */
bool XMC_SCU_IsTemperatureSensorBusy(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 8004510:	4b07      	ldr	r3, [pc, #28]	; (8004530 <XMC_SCU_IsTemperatureSensorBusy+0x24>)
 8004512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004516:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800451a:	2b00      	cmp	r3, #0
 800451c:	bf14      	ite	ne
 800451e:	2301      	movne	r3, #1
 8004520:	2300      	moveq	r3, #0
 8004522:	b2db      	uxtb	r3, r3
}
 8004524:	4618      	mov	r0, r3
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	50004000 	.word	0x50004000

08004534 <XMC_SCU_WriteToRetentionMemory>:
}
#endif  

/* API to write into Retention memory in hibernate domain */
void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  uint32_t rmacr;
  
  /* Get the address right */  
  rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	041b      	lsls	r3, r3, #16
 8004542:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004546:	60fb      	str	r3, [r7, #12]
  
  /* Transfer from RMDATA to Retention memory */
  rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	60fb      	str	r3, [r7, #12]
  
  /* Write desired data into RMDATA register */  
  SCU_GENERAL->RMDATA = data;
 8004550:	4a0a      	ldr	r2, [pc, #40]	; (800457c <XMC_SCU_WriteToRetentionMemory+0x48>)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
  
  /* Write address & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 8004558:	4a08      	ldr	r2, [pc, #32]	; (800457c <XMC_SCU_WriteToRetentionMemory+0x48>)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 8004560:	bf00      	nop
 8004562:	4b06      	ldr	r3, [pc, #24]	; (800457c <XMC_SCU_WriteToRetentionMemory+0x48>)
 8004564:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004568:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f8      	bne.n	8004562 <XMC_SCU_WriteToRetentionMemory+0x2e>
  {
  }
}
 8004570:	bf00      	nop
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr
 800457c:	50004000 	.word	0x50004000

08004580 <XMC_SCU_ReadFromRetentionMemory>:

/* API to read from Retention memory in hibernate domain */
uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t rmacr;

  /* Get the address right */  
  rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	041b      	lsls	r3, r3, #16
 800458c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004590:	60fb      	str	r3, [r7, #12]
  
  /* Transfer from RMDATA to Retention memory */
  rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f023 0301 	bic.w	r3, r3, #1
 8004598:	60fb      	str	r3, [r7, #12]
  
  /* Writing an adress & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 800459a:	4a0a      	ldr	r2, [pc, #40]	; (80045c4 <XMC_SCU_ReadFromRetentionMemory+0x44>)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 80045a2:	bf00      	nop
 80045a4:	4b07      	ldr	r3, [pc, #28]	; (80045c4 <XMC_SCU_ReadFromRetentionMemory+0x44>)
 80045a6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80045aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f8      	bne.n	80045a4 <XMC_SCU_ReadFromRetentionMemory+0x24>
  {
  }

  return (SCU_GENERAL->RMDATA);
 80045b2:	4b04      	ldr	r3, [pc, #16]	; (80045c4 <XMC_SCU_ReadFromRetentionMemory+0x44>)
 80045b4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3714      	adds	r7, #20
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	50004000 	.word	0x50004000

080045c8 <XMC_SCU_CLOCK_Init>:

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af02      	add	r7, sp, #8
 80045ce:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 80045d0:	2000      	movs	r0, #0
 80045d2:	f000 faf1 	bl	8004bb8 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 80045d6:	f000 fd7f 	bl	80050d8 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	79db      	ldrb	r3, [r3, #7]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 80045e2:	f000 ff75 	bl	80054d0 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 80045e6:	bf00      	nop
 80045e8:	f000 ff60 	bl	80054ac <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f083 0301 	eor.w	r3, r3, #1
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1f7      	bne.n	80045e8 <XMC_SCU_CLOCK_Init+0x20>
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	7a5b      	ldrb	r3, [r3, #9]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fb6f 	bl	8004ce0 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8004602:	bf00      	nop
 8004604:	f7ff fdda 	bl	80041bc <XMC_SCU_GetMirrorStatus>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1fa      	bne.n	8004604 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	7a1b      	ldrb	r3, [r3, #8]
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fd0c 	bl	8005030 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	7c1b      	ldrb	r3, [r3, #16]
 800461c:	4618      	mov	r0, r3
 800461e:	f000 fb7f 	bl	8004d20 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	7c5b      	ldrb	r3, [r3, #17]
 8004626:	4618      	mov	r0, r3
 8004628:	f000 fba6 	bl	8004d78 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	7c9b      	ldrb	r3, [r3, #18]
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fb8b 	bl	8004d4c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	7cdb      	ldrb	r3, [r3, #19]
 800463a:	4618      	mov	r0, r3
 800463c:	f000 fbb2 	bl	8004da4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	799b      	ldrb	r3, [r3, #6]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00a      	beq.n	800465e <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8004648:	f000 ffd6 	bl	80055f8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 800464c:	bf00      	nop
 800464e:	f000 fffb 	bl	8005648 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8004652:	4603      	mov	r3, r0
 8004654:	f083 0301 	eor.w	r3, r3, #1
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f7      	bne.n	800464e <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	78db      	ldrb	r3, [r3, #3]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d102      	bne.n	800466c <XMC_SCU_CLOCK_Init+0xa4>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 8004666:	f001 f853 	bl	8005710 <XMC_SCU_CLOCK_DisableSystemPll>
 800466a:	e011      	b.n	8004690 <XMC_SCU_CLOCK_Init+0xc8>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 800466c:	f001 f83e 	bl	80056ec <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	8898      	ldrh	r0, [r3, #4]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	78d9      	ldrb	r1, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	785b      	ldrb	r3, [r3, #1]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800467c:	461a      	mov	r2, r3
                                 (uint32_t)config->syspll_config.n_div,
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	781b      	ldrb	r3, [r3, #0]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8004682:	461c      	mov	r4, r3
                                 (uint32_t)config->syspll_config.k_div);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	789b      	ldrb	r3, [r3, #2]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	4623      	mov	r3, r4
 800468c:	f001 f852 	bl	8005734 <XMC_SCU_CLOCK_StartSystemPll>
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004698:	d103      	bne.n	80046a2 <XMC_SCU_CLOCK_Init+0xda>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 800469a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800469e:	f000 fa8b 	bl	8004bb8 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 80046a2:	f002 fcad 	bl	8007000 <SystemCoreClockUpdate>
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd90      	pop	{r4, r7, pc}
	...

080046b0 <XMC_SCU_TRAP_Enable>:

/* API to enable a trap source */
void XMC_SCU_TRAP_Enable(const uint32_t trap)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 80046b8:	4906      	ldr	r1, [pc, #24]	; (80046d4 <XMC_SCU_TRAP_Enable+0x24>)
 80046ba:	4b06      	ldr	r3, [pc, #24]	; (80046d4 <XMC_SCU_TRAP_Enable+0x24>)
 80046bc:	689a      	ldr	r2, [r3, #8]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	4013      	ands	r3, r2
 80046c4:	608b      	str	r3, [r1, #8]
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	50004160 	.word	0x50004160

080046d8 <XMC_SCU_TRAP_Disable>:

/* API to disable a trap source */
void XMC_SCU_TRAP_Disable(const uint32_t trap)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 80046e0:	4905      	ldr	r1, [pc, #20]	; (80046f8 <XMC_SCU_TRAP_Disable+0x20>)
 80046e2:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <XMC_SCU_TRAP_Disable+0x20>)
 80046e4:	689a      	ldr	r2, [r3, #8]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	608b      	str	r3, [r1, #8]
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr
 80046f8:	50004160 	.word	0x50004160

080046fc <XMC_SCU_TRAP_GetStatus>:

/* API to determine if a trap source has generated event */
uint32_t XMC_SCU_TRAP_GetStatus(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  return (SCU_TRAP->TRAPRAW);
 8004700:	4b03      	ldr	r3, [pc, #12]	; (8004710 <XMC_SCU_TRAP_GetStatus+0x14>)
 8004702:	685b      	ldr	r3, [r3, #4]
}
 8004704:	4618      	mov	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	50004160 	.word	0x50004160

08004714 <XMC_SCU_TRAP_Trigger>:

/* API to manually trigger a trap event */
void XMC_SCU_TRAP_Trigger(const uint32_t trap)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPSET = (uint32_t)trap;
 800471c:	4a04      	ldr	r2, [pc, #16]	; (8004730 <XMC_SCU_TRAP_Trigger+0x1c>)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6113      	str	r3, [r2, #16]
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	50004160 	.word	0x50004160

08004734 <XMC_SCU_TRAP_ClearStatus>:

/* API to clear a trap event */
void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPCLR = (uint32_t)trap;
 800473c:	4a04      	ldr	r2, [pc, #16]	; (8004750 <XMC_SCU_TRAP_ClearStatus+0x1c>)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	60d3      	str	r3, [r2, #12]
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	50004160 	.word	0x50004160

08004754 <XMC_SCU_PARITY_ClearStatus>:

/* API to clear parity error event */
void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 800475c:	4905      	ldr	r1, [pc, #20]	; (8004774 <XMC_SCU_PARITY_ClearStatus+0x20>)
 800475e:	4b05      	ldr	r3, [pc, #20]	; (8004774 <XMC_SCU_PARITY_ClearStatus+0x20>)
 8004760:	695a      	ldr	r2, [r3, #20]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4313      	orrs	r3, r2
 8004766:	614b      	str	r3, [r1, #20]
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	5000413c 	.word	0x5000413c

08004778 <XMC_SCU_PARITY_GetStatus>:

/* API to determine if the specified parity error has occured or not */
uint32_t XMC_SCU_PARITY_GetStatus(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  return (SCU_PARITY->PEFLAG);
 800477c:	4b03      	ldr	r3, [pc, #12]	; (800478c <XMC_SCU_PARITY_GetStatus+0x14>)
 800477e:	695b      	ldr	r3, [r3, #20]
} 
 8004780:	4618      	mov	r0, r3
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	5000413c 	.word	0x5000413c

08004790 <XMC_SCU_PARITY_Enable>:

/* API to enable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Enable(const uint32_t memory)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEEN |= (uint32_t)memory; 
 8004798:	4905      	ldr	r1, [pc, #20]	; (80047b0 <XMC_SCU_PARITY_Enable+0x20>)
 800479a:	4b05      	ldr	r3, [pc, #20]	; (80047b0 <XMC_SCU_PARITY_Enable+0x20>)
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	600b      	str	r3, [r1, #0]
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr
 80047b0:	5000413c 	.word	0x5000413c

080047b4 <XMC_SCU_PARITY_Disable>:

/* API to disable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Disable(const uint32_t memory)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEEN &= (uint32_t)~memory; 
 80047bc:	4906      	ldr	r1, [pc, #24]	; (80047d8 <XMC_SCU_PARITY_Disable+0x24>)
 80047be:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <XMC_SCU_PARITY_Disable+0x24>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	4013      	ands	r3, r2
 80047c8:	600b      	str	r3, [r1, #0]
}
 80047ca:	bf00      	nop
 80047cc:	370c      	adds	r7, #12
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	5000413c 	.word	0x5000413c

080047dc <XMC_SCU_PARITY_EnableTrapGeneration>:

/* API to enable trap assertion for the parity error source */
void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PETE |= (uint32_t)memory; 
 80047e4:	4905      	ldr	r1, [pc, #20]	; (80047fc <XMC_SCU_PARITY_EnableTrapGeneration+0x20>)
 80047e6:	4b05      	ldr	r3, [pc, #20]	; (80047fc <XMC_SCU_PARITY_EnableTrapGeneration+0x20>)
 80047e8:	689a      	ldr	r2, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	608b      	str	r3, [r1, #8]
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	5000413c 	.word	0x5000413c

08004800 <XMC_SCU_PARITY_DisableTrapGeneration>:

/* API to disable the assertion of trap for the parity error source */
void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PETE &= (uint32_t)~memory; 
 8004808:	4906      	ldr	r1, [pc, #24]	; (8004824 <XMC_SCU_PARITY_DisableTrapGeneration+0x24>)
 800480a:	4b06      	ldr	r3, [pc, #24]	; (8004824 <XMC_SCU_PARITY_DisableTrapGeneration+0x24>)
 800480c:	689a      	ldr	r2, [r3, #8]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	43db      	mvns	r3, r3
 8004812:	4013      	ands	r3, r2
 8004814:	608b      	str	r3, [r1, #8]
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	5000413c 	.word	0x5000413c

08004828 <XMC_SCU_INTERRUPT_EnableNmiRequest>:

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8004830:	4905      	ldr	r1, [pc, #20]	; (8004848 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4313      	orrs	r3, r2
 800483a:	614b      	str	r3, [r1, #20]
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	50004074 	.word	0x50004074

0800484c <XMC_SCU_INTERRUPT_DisableNmiRequest>:

/* Disables a NMI source */
void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 8004854:	4906      	ldr	r1, [pc, #24]	; (8004870 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x24>)
 8004856:	4b06      	ldr	r3, [pc, #24]	; (8004870 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x24>)
 8004858:	695a      	ldr	r2, [r3, #20]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	43db      	mvns	r3, r3
 800485e:	4013      	ands	r3, r2
 8004860:	614b      	str	r3, [r1, #20]
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	50004074 	.word	0x50004074

08004874 <XMC_SCU_RESET_AssertPeripheralReset>:

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	0f1b      	lsrs	r3, r3, #28
 8004880:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004888:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4613      	mov	r3, r2
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	461a      	mov	r2, r3
 8004896:	4b05      	ldr	r3, [pc, #20]	; (80048ac <XMC_SCU_RESET_AssertPeripheralReset+0x38>)
 8004898:	4413      	add	r3, r2
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	601a      	str	r2, [r3, #0]
}
 800489e:	bf00      	nop
 80048a0:	3714      	adds	r7, #20
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	50004410 	.word	0x50004410

080048b0 <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	0f1b      	lsrs	r3, r3, #28
 80048bc:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80048c4:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	4613      	mov	r3, r2
 80048ca:	005b      	lsls	r3, r3, #1
 80048cc:	4413      	add	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	461a      	mov	r2, r3
 80048d2:	4b05      	ldr	r3, [pc, #20]	; (80048e8 <XMC_SCU_RESET_DeassertPeripheralReset+0x38>)
 80048d4:	4413      	add	r3, r2
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	601a      	str	r2, [r3, #0]
}
 80048da:	bf00      	nop
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	50004414 	.word	0x50004414

080048ec <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	0f1b      	lsrs	r3, r3, #28
 80048f8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004900:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	4613      	mov	r3, r2
 8004906:	005b      	lsls	r3, r3, #1
 8004908:	4413      	add	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	461a      	mov	r2, r3
 800490e:	4b08      	ldr	r3, [pc, #32]	; (8004930 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8004910:	4413      	add	r3, r2
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4013      	ands	r3, r2
 8004918:	2b00      	cmp	r3, #0
 800491a:	bf14      	ite	ne
 800491c:	2301      	movne	r3, #1
 800491e:	2300      	moveq	r3, #0
 8004920:	b2db      	uxtb	r3, r3
}
 8004922:	4618      	mov	r0, r3
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	5000440c 	.word	0x5000440c

08004934 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>:

/*
 * API to retrieve frequency of System PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;
  uint32_t p_div;
  uint32_t n_div;
  uint32_t k2_div;

  clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 800493a:	f000 f839 	bl	80049b0 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>
 800493e:	60f8      	str	r0, [r7, #12]
  if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 8004940:	4b1a      	ldr	r3, [pc, #104]	; (80049ac <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d009      	beq.n	8004960 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x2c>
  {
    /* Prescalar mode - fOSC is the parent*/
    clock_frequency = (uint32_t)(clock_frequency / 
                      ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1UL));
 800494c:	4b17      	ldr	r3, [pc, #92]	; (80049ac <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004954:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)(clock_frequency / 
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	fbb2 f3f3 	udiv	r3, r2, r3
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	e01f      	b.n	80049a0 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x6c>
  }
  else
  {
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 8004960:	4b12      	ldr	r3, [pc, #72]	; (80049ac <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	0e1b      	lsrs	r3, r3, #24
 8004966:	f003 030f 	and.w	r3, r3, #15
 800496a:	3301      	adds	r3, #1
 800496c:	60bb      	str	r3, [r7, #8]
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 800496e:	4b0f      	ldr	r3, [pc, #60]	; (80049ac <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	0a1b      	lsrs	r3, r3, #8
 8004974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004978:	3301      	adds	r3, #1
 800497a:	607b      	str	r3, [r7, #4]
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 800497c:	4b0b      	ldr	r3, [pc, #44]	; (80049ac <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	0c1b      	lsrs	r3, r3, #16
 8004982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004986:	3301      	adds	r3, #1
 8004988:	603b      	str	r3, [r7, #0]
       
    clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	fb02 f203 	mul.w	r2, r2, r3
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	6839      	ldr	r1, [r7, #0]
 8004996:	fb01 f303 	mul.w	r3, r1, r3
 800499a:	fbb2 f3f3 	udiv	r3, r2, r3
 800499e:	60fb      	str	r3, [r7, #12]
  }

  return (clock_frequency);
 80049a0:	68fb      	ldr	r3, [r7, #12]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	50004710 	.word	0x50004710

080049b0 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>:

/**
 * API to retrieve frequency of System PLL VCO input clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;

  /* Prescalar mode - fOSC is the parent*/
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80049b6:	4b08      	ldr	r3, [pc, #32]	; (80049d8 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x28>)
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d103      	bne.n	80049ca <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1a>
  {
    clock_frequency = OSCHP_GetFrequency();
 80049c2:	f002 fb87 	bl	80070d4 <OSCHP_GetFrequency>
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	e001      	b.n	80049ce <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1e>
  }
  else
  {
    clock_frequency = OFI_FREQUENCY;
 80049ca:	4b04      	ldr	r3, [pc, #16]	; (80049dc <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x2c>)
 80049cc:	607b      	str	r3, [r7, #4]
  }
  
  return (clock_frequency);
 80049ce:	687b      	ldr	r3, [r7, #4]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3708      	adds	r7, #8
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	50004710 	.word	0x50004710
 80049dc:	016e3600 	.word	0x016e3600

080049e0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>:

/*
 * API to retrieve frequency of USB PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;
  uint32_t n_div;
  uint32_t p_div;
  
  clock_frequency = OSCHP_GetFrequency();
 80049e6:	f002 fb75 	bl	80070d4 <OSCHP_GetFrequency>
 80049ea:	60f8      	str	r0, [r7, #12]
  if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 80049ec:	4b10      	ldr	r3, [pc, #64]	; (8004a30 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d116      	bne.n	8004a26 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x46>
  {
    /* Normal mode - fVCO is the parent*/
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 80049f8:	4b0d      	ldr	r3, [pc, #52]	; (8004a30 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	0a1b      	lsrs	r3, r3, #8
 80049fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a02:	3301      	adds	r3, #1
 8004a04:	60bb      	str	r3, [r7, #8]
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 8004a06:	4b0a      	ldr	r3, [pc, #40]	; (8004a30 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	0e1b      	lsrs	r3, r3, #24
 8004a0c:	f003 030f 	and.w	r3, r3, #15
 8004a10:	3301      	adds	r3, #1
 8004a12:	607b      	str	r3, [r7, #4]
    clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	fb02 f203 	mul.w	r2, r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a24:	60fb      	str	r3, [r7, #12]
  }
  return (clock_frequency);
 8004a26:	68fb      	ldr	r3, [r7, #12]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	50004710 	.word	0x50004710

08004a34 <XMC_SCU_CLOCK_GetCcuClockFrequency>:

/*
 * API to retrieve frequency of CCU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	607b      	str	r3, [r7, #4]
  frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 8004a3e:	f7ff fb9d 	bl	800417c <XMC_SCU_CLOCK_GetSystemClockFrequency>
 8004a42:	6078      	str	r0, [r7, #4]
  
  return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 8004a44:	4b05      	ldr	r3, [pc, #20]	; (8004a5c <XMC_SCU_CLOCK_GetCcuClockFrequency+0x28>)
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	fa22 f303 	lsr.w	r3, r2, r3
                                              SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3708      	adds	r7, #8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	50004600 	.word	0x50004600

08004a60 <XMC_SCU_CLOCK_GetUsbClockFrequency>:

/*
 * API to retrieve USB and SDMMC clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 8004a66:	2300      	movs	r3, #0
 8004a68:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_USBCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 8004a6a:	f7ff fb5b 	bl	8004124 <XMC_SCU_CLOCK_GetUsbClockSource>
 8004a6e:	6038      	str	r0, [r7, #0]

  if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a76:	d103      	bne.n	8004a80 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8004a78:	f7ff ff5c 	bl	8004934 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8004a7c:	6078      	str	r0, [r7, #4]
 8004a7e:	e005      	b.n	8004a8c <XMC_SCU_CLOCK_GetUsbClockFrequency+0x2c>
  }
  else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d102      	bne.n	8004a8c <XMC_SCU_CLOCK_GetUsbClockFrequency+0x2c>
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 8004a86:	f7ff ffab 	bl	80049e0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 8004a8a:	6078      	str	r0, [r7, #4]
  }
  else
  {
  }

  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 8004a8c:	4b05      	ldr	r3, [pc, #20]	; (8004aa4 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x44>)
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	f003 0307 	and.w	r3, r3, #7
                                   SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 8004a94:	3301      	adds	r3, #1
  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	50004600 	.word	0x50004600

08004aa8 <XMC_SCU_CLOCK_GetEbuClockFrequency>:
#if defined(EBU)
/*
 * API to retrieve EBU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
  uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8004aae:	f7ff ff41 	bl	8004934 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8004ab2:	6078      	str	r0, [r7, #4]
  
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 8004ab4:	4b05      	ldr	r3, [pc, #20]	; (8004acc <XMC_SCU_CLOCK_GetEbuClockFrequency+0x24>)
 8004ab6:	69db      	ldr	r3, [r3, #28]
 8004ab8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
                                   SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 8004abc:	3301      	adds	r3, #1
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	50004600 	.word	0x50004600

08004ad0 <XMC_SCU_CLOCK_GetWdtClockFrequency>:

/*
 * API to retrieve WDT clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 8004ada:	f7ff fb31 	bl	8004140 <XMC_SCU_CLOCK_GetWdtClockSource>
 8004ade:	6038      	str	r0, [r7, #0]

  if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ae6:	d103      	bne.n	8004af0 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8004ae8:	f7ff ff24 	bl	8004934 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	e00c      	b.n	8004b0a <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d102      	bne.n	8004afc <XMC_SCU_CLOCK_GetWdtClockFrequency+0x2c>
  {
    frequency = OFI_FREQUENCY;
 8004af6:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x50>)
 8004af8:	607b      	str	r3, [r7, #4]
 8004afa:	e006      	b.n	8004b0a <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b02:	d102      	bne.n	8004b0a <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  {
    frequency = OSI_FREQUENCY;
 8004b04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b08:	607b      	str	r3, [r7, #4]
  else
  {

  }

  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 8004b0a:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x54>)
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	b2db      	uxtb	r3, r3
                                    SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 8004b10:	3301      	adds	r3, #1
  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3708      	adds	r7, #8
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	016e3600 	.word	0x016e3600
 8004b24:	50004600 	.word	0x50004600

08004b28 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency>:
/**
 * @brief API to retrieve EXTERNAL-OUT clock frequency
 * @retval Clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 8004b32:	f7ff fb13 	bl	800415c <XMC_SCU_CLOCK_GetExternalOutputClockSource>
 8004b36:	4603      	mov	r3, r0
 8004b38:	70fb      	strb	r3, [r7, #3]

  if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 8004b3a:	78fb      	ldrb	r3, [r7, #3]
 8004b3c:	2b03      	cmp	r3, #3
 8004b3e:	d10d      	bne.n	8004b5c <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x34>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8004b40:	f7ff fef8 	bl	8004934 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8004b44:	6078      	str	r0, [r7, #4]
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8004b46:	4b13      	ldr	r3, [pc, #76]	; (8004b94 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x6c>)
 8004b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4a:	0c1b      	lsrs	r3, r3, #16
 8004b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 8004b50:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b58:	607b      	str	r3, [r7, #4]
 8004b5a:	e016      	b.n	8004b8a <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 8004b5c:	78fb      	ldrb	r3, [r7, #3]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d103      	bne.n	8004b6a <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x42>
  {
    frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 8004b62:	f7ff fb0b 	bl	800417c <XMC_SCU_CLOCK_GetSystemClockFrequency>
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	e00f      	b.n	8004b8a <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 8004b6a:	78fb      	ldrb	r3, [r7, #3]
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d10c      	bne.n	8004b8a <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 8004b70:	f7ff ff36 	bl	80049e0 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 8004b74:	6078      	str	r0, [r7, #4]
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8004b76:	4b07      	ldr	r3, [pc, #28]	; (8004b94 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x6c>)
 8004b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b7a:	0c1b      	lsrs	r3, r3, #16
 8004b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 8004b80:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b88:	607b      	str	r3, [r7, #4]
  else
  {

  }

  return (frequency);
 8004b8a:	687b      	ldr	r3, [r7, #4]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3708      	adds	r7, #8
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	50004600 	.word	0x50004600

08004b98 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8004b9c:	f7ff fb02 	bl	80041a4 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8004ba0:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 8004ba2:	4b04      	ldr	r3, [pc, #16]	; (8004bb4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8004baa:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	50004600 	.word	0x50004600

08004bb8 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8004bc0:	4906      	ldr	r1, [pc, #24]	; (8004bdc <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	50004600 	.word	0x50004600

08004be0 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8004be8:	4906      	ldr	r1, [pc, #24]	; (8004c04 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8004bea:	4b06      	ldr	r3, [pc, #24]	; (8004c04 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	50004600 	.word	0x50004600

08004c08 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8004c10:	4906      	ldr	r1, [pc, #24]	; (8004c2c <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8004c12:	4b06      	ldr	r3, [pc, #24]	; (8004c2c <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8004c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c16:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr
 8004c2c:	50004600 	.word	0x50004600

08004c30 <XMC_SCU_CLOCK_SetExternalOutputClockSource>:

/* API to select fEXT */
void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4603      	mov	r3, r0
 8004c38:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 8004c3a:	4907      	ldr	r1, [pc, #28]	; (8004c58 <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x28>)
 8004c3c:	4b06      	ldr	r3, [pc, #24]	; (8004c58 <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x28>)
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c40:	f023 0203 	bic.w	r2, r3, #3
                      ((uint32_t)source);
 8004c44:	79fb      	ldrb	r3, [r7, #7]
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 8004c46:	4313      	orrs	r3, r2
 8004c48:	628b      	str	r3, [r1, #40]	; 0x28
}
 8004c4a:	bf00      	nop
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	50004600 	.word	0x50004600

08004c5c <XMC_SCU_CLOCK_SetSystemPllClockSource>:

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	4603      	mov	r3, r0
 8004c64:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8004c66:	88fb      	ldrh	r3, [r7, #6]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d108      	bne.n	8004c7e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8004c6c:	4a0b      	ldr	r2, [pc, #44]	; (8004c9c <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 8004c6e:	4b0b      	ldr	r3, [pc, #44]	; (8004c9c <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c76:	f023 0301 	bic.w	r3, r3, #1
 8004c7a:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
}
 8004c7c:	e007      	b.n	8004c8e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8004c7e:	4a07      	ldr	r2, [pc, #28]	; (8004c9c <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 8004c80:	4b06      	ldr	r3, [pc, #24]	; (8004c9c <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c88:	f043 0301 	orr.w	r3, r3, #1
 8004c8c:	60d3      	str	r3, [r2, #12]
}
 8004c8e:	bf00      	nop
 8004c90:	370c      	adds	r7, #12
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	50004710 	.word	0x50004710

08004ca0 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004caa:	bf00      	nop
 8004cac:	4b0a      	ldr	r3, [pc, #40]	; (8004cd8 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8004cae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1f8      	bne.n	8004cac <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8004cba:	4908      	ldr	r1, [pc, #32]	; (8004cdc <XMC_SCU_HIB_SetRtcClockSource+0x3c>)
 8004cbc:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <XMC_SCU_HIB_SetRtcClockSource+0x3c>)
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60cb      	str	r3, [r1, #12]
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	50004000 	.word	0x50004000
 8004cdc:	50004300 	.word	0x50004300

08004ce0 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004cea:	bf00      	nop
 8004cec:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8004cee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1f8      	bne.n	8004cec <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8004cfa:	4908      	ldr	r1, [pc, #32]	; (8004d1c <XMC_SCU_HIB_SetStandbyClockSource+0x3c>)
 8004cfc:	4b07      	ldr	r3, [pc, #28]	; (8004d1c <XMC_SCU_HIB_SetStandbyClockSource+0x3c>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8004d04:	79fb      	ldrb	r3, [r7, #7]
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60cb      	str	r3, [r1, #12]
}
 8004d0a:	bf00      	nop
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	50004000 	.word	0x50004000
 8004d1c:	50004300 	.word	0x50004300

08004d20 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8004d28:	4907      	ldr	r1, [pc, #28]	; (8004d48 <XMC_SCU_CLOCK_SetSystemClockDivider+0x28>)
 8004d2a:	4b07      	ldr	r3, [pc, #28]	; (8004d48 <XMC_SCU_CLOCK_SetSystemClockDivider+0x28>)
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	3b01      	subs	r3, #1
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60cb      	str	r3, [r1, #12]
}
 8004d3a:	bf00      	nop
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	50004600 	.word	0x50004600

08004d4c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8004d54:	4907      	ldr	r1, [pc, #28]	; (8004d74 <XMC_SCU_CLOCK_SetCcuClockDivider+0x28>)
 8004d56:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <XMC_SCU_CLOCK_SetCcuClockDivider+0x28>)
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3b01      	subs	r3, #1
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8004d62:	4313      	orrs	r3, r2
 8004d64:	620b      	str	r3, [r1, #32]
}
 8004d66:	bf00      	nop
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	50004600 	.word	0x50004600

08004d78 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8004d80:	4907      	ldr	r1, [pc, #28]	; (8004da0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x28>)
 8004d82:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x28>)
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	3b01      	subs	r3, #1
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	610b      	str	r3, [r1, #16]
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	50004600 	.word	0x50004600

08004da4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8004dac:	4907      	ldr	r1, [pc, #28]	; (8004dcc <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x28>)
 8004dae:	4b07      	ldr	r3, [pc, #28]	; (8004dcc <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x28>)
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	3b01      	subs	r3, #1
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	614b      	str	r3, [r1, #20]
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	50004600 	.word	0x50004600

08004dd0 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8004dd8:	4907      	ldr	r1, [pc, #28]	; (8004df8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x28>)
 8004dda:	4b07      	ldr	r3, [pc, #28]	; (8004df8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x28>)
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	3b01      	subs	r3, #1
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8004de6:	4313      	orrs	r3, r2
 8004de8:	618b      	str	r3, [r1, #24]
}
 8004dea:	bf00      	nop
 8004dec:	370c      	adds	r7, #12
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	50004600 	.word	0x50004600

08004dfc <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8004e04:	4907      	ldr	r1, [pc, #28]	; (8004e24 <XMC_SCU_CLOCK_SetEbuClockDivider+0x28>)
 8004e06:	4b07      	ldr	r3, [pc, #28]	; (8004e24 <XMC_SCU_CLOCK_SetEbuClockDivider+0x28>)
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	3b01      	subs	r3, #1
  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8004e12:	4313      	orrs	r3, r2
 8004e14:	61cb      	str	r3, [r1, #28]
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	50004600 	.word	0x50004600

08004e28 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8004e30:	4907      	ldr	r1, [pc, #28]	; (8004e50 <XMC_SCU_CLOCK_SetWdtClockDivider+0x28>)
 8004e32:	4b07      	ldr	r3, [pc, #28]	; (8004e50 <XMC_SCU_CLOCK_SetWdtClockDivider+0x28>)
 8004e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	3b01      	subs	r3, #1
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004e42:	bf00      	nop
 8004e44:	370c      	adds	r7, #12
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	50004600 	.word	0x50004600

08004e54 <XMC_SCU_CLOCK_SetExternalOutputClockDivider>:

/* API to program the divider placed between fext and its parent */
void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );

  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8004e5c:	4908      	ldr	r1, [pc, #32]	; (8004e80 <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x2c>)
 8004e5e:	4b08      	ldr	r3, [pc, #32]	; (8004e80 <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x2c>)
 8004e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e62:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004e66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	3a01      	subs	r2, #1
 8004e6e:	0412      	lsls	r2, r2, #16
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8004e70:	4313      	orrs	r3, r2
 8004e72:	628b      	str	r3, [r1, #40]	; 0x28
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr
 8004e80:	50004600 	.word	0x50004600

08004e84 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8004e8e:	4a04      	ldr	r2, [pc, #16]	; (8004ea0 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8004e90:	79fb      	ldrb	r3, [r7, #7]
 8004e92:	6053      	str	r3, [r2, #4]
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr
 8004ea0:	50004600 	.word	0x50004600

08004ea4 <XMC_SCU_CLOCK_DisableClock>:

/* API to disable a given module clock */
void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	4603      	mov	r3, r0
 8004eac:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKCLR = ((uint32_t)clock);
 8004eae:	4a04      	ldr	r2, [pc, #16]	; (8004ec0 <XMC_SCU_CLOCK_DisableClock+0x1c>)
 8004eb0:	79fb      	ldrb	r3, [r7, #7]
 8004eb2:	6093      	str	r3, [r2, #8]
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	50004600 	.word	0x50004600

08004ec4 <XMC_SCU_CLOCK_IsClockEnabled>:

/* API to determine if module clock of the given peripheral is enabled */
bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	4603      	mov	r3, r0
 8004ecc:	71fb      	strb	r3, [r7, #7]
  return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 8004ece:	4b07      	ldr	r3, [pc, #28]	; (8004eec <XMC_SCU_CLOCK_IsClockEnabled+0x28>)
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	79fb      	ldrb	r3, [r7, #7]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	bf14      	ite	ne
 8004eda:	2301      	movne	r3, #1
 8004edc:	2300      	moveq	r3, #0
 8004ede:	b2db      	uxtb	r3, r3
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	50004600 	.word	0x50004600

08004ef0 <XMC_SCU_POWER_GetEVR13Voltage>:
  return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
}
#endif

float XMC_SCU_POWER_GetEVR13Voltage(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 8004ef4:	4b08      	ldr	r3, [pc, #32]	; (8004f18 <XMC_SCU_POWER_GetEVR13Voltage+0x28>)
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	ee07 3a90 	vmov	s15, r3
 8004efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f02:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004f1c <XMC_SCU_POWER_GetEVR13Voltage+0x2c>
 8004f06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f0a:	ee17 3a90 	vmov	r3, s15
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	50004200 	.word	0x50004200
 8004f1c:	3bbe0ded 	.word	0x3bbe0ded

08004f20 <XMC_SCU_POWER_GetEVR33Voltage>:

float XMC_SCU_POWER_GetEVR33Voltage(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
 8004f24:	4b09      	ldr	r3, [pc, #36]	; (8004f4c <XMC_SCU_POWER_GetEVR33Voltage+0x2c>)
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	0a1b      	lsrs	r3, r3, #8
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	ee07 3a90 	vmov	s15, r3
 8004f30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f34:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004f50 <XMC_SCU_POWER_GetEVR33Voltage+0x30>
 8004f38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f3c:	ee17 3a90 	vmov	r3, s15
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	50004200 	.word	0x50004200
 8004f50:	3cb851ec 	.word	0x3cb851ec

08004f54 <XMC_SCU_CLOCK_EnableUsbPll>:

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8004f58:	4a06      	ldr	r2, [pc, #24]	; (8004f74 <XMC_SCU_CLOCK_EnableUsbPll+0x20>)
 8004f5a:	4b06      	ldr	r3, [pc, #24]	; (8004f74 <XMC_SCU_CLOCK_EnableUsbPll+0x20>)
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f62:	f023 0302 	bic.w	r3, r3, #2
 8004f66:	6153      	str	r3, [r2, #20]
}
 8004f68:	bf00      	nop
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	50004710 	.word	0x50004710

08004f78 <XMC_SCU_CLOCK_DisableUsbPll>:

/* API to disable USB PLL for USB clock */
void XMC_SCU_CLOCK_DisableUsbPll(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8004f7c:	4a06      	ldr	r2, [pc, #24]	; (8004f98 <XMC_SCU_CLOCK_DisableUsbPll+0x20>)
 8004f7e:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <XMC_SCU_CLOCK_DisableUsbPll+0x20>)
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f86:	f043 0302 	orr.w	r3, r3, #2
 8004f8a:	6153      	str	r3, [r2, #20]
}
 8004f8c:	bf00      	nop
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	50004710 	.word	0x50004710

08004f9c <XMC_SCU_CLOCK_StartUsbPll>:

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8004fa6:	4a1a      	ldr	r2, [pc, #104]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fa8:	4b19      	ldr	r3, [pc, #100]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	f043 0301 	orr.w	r3, r3, #1
 8004fb0:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8004fb2:	4a17      	ldr	r2, [pc, #92]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fb4:	4b16      	ldr	r3, [pc, #88]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	f043 0310 	orr.w	r3, r3, #16
 8004fbc:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8004fbe:	4914      	ldr	r1, [pc, #80]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	061b      	lsls	r3, r3, #24
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	614b      	str	r3, [r1, #20]

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8004fd0:	4a0f      	ldr	r2, [pc, #60]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fd2:	4b0f      	ldr	r3, [pc, #60]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fda:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8004fdc:	4a0c      	ldr	r2, [pc, #48]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fde:	4b0c      	ldr	r3, [pc, #48]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f023 0310 	bic.w	r3, r3, #16
 8004fe6:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8004fe8:	4a09      	ldr	r2, [pc, #36]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fea:	4b09      	ldr	r3, [pc, #36]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ff2:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8004ff4:	bf00      	nop
 8004ff6:	4b06      	ldr	r3, [pc, #24]	; (8005010 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	f003 0304 	and.w	r3, r3, #4
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0f9      	beq.n	8004ff6 <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	50004710 	.word	0x50004710

08005014 <XMC_SCU_CLOCK_StopUsbPll>:

/* API to disable USB PLL operation */
void XMC_SCU_CLOCK_StopUsbPll(void)
{
 8005014:	b480      	push	{r7}
 8005016:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 8005018:	4b03      	ldr	r3, [pc, #12]	; (8005028 <XMC_SCU_CLOCK_StopUsbPll+0x14>)
 800501a:	4a04      	ldr	r2, [pc, #16]	; (800502c <XMC_SCU_CLOCK_StopUsbPll+0x18>)
 800501c:	615a      	str	r2, [r3, #20]
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}
 800501e:	bf00      	nop
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	50004710 	.word	0x50004710
 800502c:	00010003 	.word	0x00010003

08005030 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	4603      	mov	r3, r0
 8005038:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 800503a:	4a0f      	ldr	r2, [pc, #60]	; (8005078 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800503c:	4b0e      	ldr	r3, [pc, #56]	; (8005078 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005044:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d10e      	bne.n	800506a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 800504c:	4a0a      	ldr	r2, [pc, #40]	; (8005078 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800504e:	4b0a      	ldr	r3, [pc, #40]	; (8005078 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005056:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8005058:	2064      	movs	r0, #100	; 0x64
 800505a:	f7ff f8bb 	bl	80041d4 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 800505e:	4a06      	ldr	r2, [pc, #24]	; (8005078 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8005060:	4b05      	ldr	r3, [pc, #20]	; (8005078 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005068:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 800506a:	2064      	movs	r0, #100	; 0x64
 800506c:	f7ff f8b2 	bl	80041d4 <XMC_SCU_lDelay>
}
 8005070:	bf00      	nop
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	50004710 	.word	0x50004710

0800507c <XMC_SCU_POWER_EnableUsb>:



/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
 800507c:	b480      	push	{r7}
 800507e:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8005080:	4b04      	ldr	r3, [pc, #16]	; (8005094 <XMC_SCU_POWER_EnableUsb+0x18>)
 8005082:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005086:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 8005088:	bf00      	nop
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	50004200 	.word	0x50004200

08005098 <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
 8005098:	b480      	push	{r7}
 800509a:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 800509c:	4b04      	ldr	r3, [pc, #16]	; (80050b0 <XMC_SCU_POWER_DisableUsb+0x18>)
 800509e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80050a2:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif    
}
 80050a4:	bf00      	nop
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	50004200 	.word	0x50004200

080050b4 <XMC_SCU_CLOCK_IsUsbPllLocked>:

/* API to check USB PLL is locked or not */
bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 80050b8:	4b06      	ldr	r3, [pc, #24]	; (80050d4 <XMC_SCU_CLOCK_IsUsbPllLocked+0x20>)
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	f003 0304 	and.w	r3, r3, #4
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	bf14      	ite	ne
 80050c4:	2301      	movne	r3, #1
 80050c6:	2300      	moveq	r3, #0
 80050c8:	b2db      	uxtb	r3, r3
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	50004710 	.word	0x50004710

080050d8 <XMC_SCU_HIB_EnableHibernateDomain>:

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80050dc:	4b12      	ldr	r3, [pc, #72]	; (8005128 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d109      	bne.n	80050fc <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80050e8:	4b0f      	ldr	r3, [pc, #60]	; (8005128 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80050ea:	2201      	movs	r2, #1
 80050ec:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80050ee:	bf00      	nop
 80050f0:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d0f9      	beq.n	80050f0 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80050fc:	4b0b      	ldr	r3, [pc, #44]	; (800512c <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00a      	beq.n	800511e <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8005108:	4b08      	ldr	r3, [pc, #32]	; (800512c <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 800510a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800510e:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8005110:	bf00      	nop
 8005112:	4b06      	ldr	r3, [pc, #24]	; (800512c <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1f9      	bne.n	8005112 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 800511e:	bf00      	nop
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	50004200 	.word	0x50004200
 800512c:	50004400 	.word	0x50004400

08005130 <XMC_SCU_HIB_DisableHibernateDomain>:

/* API to power down the hibernation domain */
void XMC_SCU_HIB_DisableHibernateDomain(void)
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  /* Disable hibernate domain */   
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8005134:	4b05      	ldr	r3, [pc, #20]	; (800514c <XMC_SCU_HIB_DisableHibernateDomain+0x1c>)
 8005136:	2201      	movs	r2, #1
 8005138:	609a      	str	r2, [r3, #8]
  /* Reset of hibernate domain reset */  
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 800513a:	4b05      	ldr	r3, [pc, #20]	; (8005150 <XMC_SCU_HIB_DisableHibernateDomain+0x20>)
 800513c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005140:	605a      	str	r2, [r3, #4]
}
 8005142:	bf00      	nop
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	50004200 	.word	0x50004200
 8005150:	50004400 	.word	0x50004400

08005154 <XMC_SCU_HIB_IsHibernateDomainEnabled>:

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
 8005154:	b480      	push	{r7}
 8005156:	af00      	add	r7, sp, #0
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8005158:	4b0b      	ldr	r3, [pc, #44]	; (8005188 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x34>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b00      	cmp	r3, #0
 8005162:	d007      	beq.n	8005174 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 8005164:	4b09      	ldr	r3, [pc, #36]	; (800518c <XMC_SCU_HIB_IsHibernateDomainEnabled+0x38>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 7300 	and.w	r3, r3, #512	; 0x200
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
 8005170:	2301      	movs	r3, #1
 8005172:	e000      	b.n	8005176 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x22>
 8005174:	2300      	movs	r3, #0
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	b2db      	uxtb	r3, r3
}
 800517c:	4618      	mov	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	50004200 	.word	0x50004200
 800518c:	50004400 	.word	0x50004400

08005190 <XMC_SCU_HIB_EnableInternalSlowClock>:

/* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_EnableInternalSlowClock(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8005194:	bf00      	nop
 8005196:	4b09      	ldr	r3, [pc, #36]	; (80051bc <XMC_SCU_HIB_EnableInternalSlowClock+0x2c>)
 8005198:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1f8      	bne.n	8005196 <XMC_SCU_HIB_EnableInternalSlowClock+0x6>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 80051a4:	4a06      	ldr	r2, [pc, #24]	; (80051c0 <XMC_SCU_HIB_EnableInternalSlowClock+0x30>)
 80051a6:	4b06      	ldr	r3, [pc, #24]	; (80051c0 <XMC_SCU_HIB_EnableInternalSlowClock+0x30>)
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f023 0301 	bic.w	r3, r3, #1
 80051ae:	6153      	str	r3, [r2, #20]
}
 80051b0:	bf00      	nop
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	50004000 	.word	0x50004000
 80051c0:	50004300 	.word	0x50004300

080051c4 <XMC_SCU_HIB_DisableInternalSlowClock>:

/* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_DisableInternalSlowClock(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 80051c8:	bf00      	nop
 80051ca:	4b09      	ldr	r3, [pc, #36]	; (80051f0 <XMC_SCU_HIB_DisableInternalSlowClock+0x2c>)
 80051cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051d0:	f003 0320 	and.w	r3, r3, #32
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1f8      	bne.n	80051ca <XMC_SCU_HIB_DisableInternalSlowClock+0x6>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 80051d8:	4a06      	ldr	r2, [pc, #24]	; (80051f4 <XMC_SCU_HIB_DisableInternalSlowClock+0x30>)
 80051da:	4b06      	ldr	r3, [pc, #24]	; (80051f4 <XMC_SCU_HIB_DisableInternalSlowClock+0x30>)
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f043 0301 	orr.w	r3, r3, #1
 80051e2:	6153      	str	r3, [r2, #20]
}
 80051e4:	bf00      	nop
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	50004000 	.word	0x50004000
 80051f4:	50004300 	.word	0x50004300

080051f8 <XMC_SCU_HIB_ClearEventStatus>:

void XMC_SCU_HIB_ClearEventStatus(int32_t event)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 8005200:	bf00      	nop
 8005202:	4b08      	ldr	r3, [pc, #32]	; (8005224 <XMC_SCU_HIB_ClearEventStatus+0x2c>)
 8005204:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1f8      	bne.n	8005202 <XMC_SCU_HIB_ClearEventStatus+0xa>
  {
    /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->HDCLR = event;
 8005210:	4a05      	ldr	r2, [pc, #20]	; (8005228 <XMC_SCU_HIB_ClearEventStatus+0x30>)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6053      	str	r3, [r2, #4]
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	50004000 	.word	0x50004000
 8005228:	50004300 	.word	0x50004300

0800522c <XMC_SCU_HIB_TriggerEvent>:

void XMC_SCU_HIB_TriggerEvent(int32_t event)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8005234:	bf00      	nop
 8005236:	4b08      	ldr	r3, [pc, #32]	; (8005258 <XMC_SCU_HIB_TriggerEvent+0x2c>)
 8005238:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800523c:	f003 0304 	and.w	r3, r3, #4
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1f8      	bne.n	8005236 <XMC_SCU_HIB_TriggerEvent+0xa>
  {
    /* Wait until HDSET register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDSET = event;
 8005244:	4a05      	ldr	r2, [pc, #20]	; (800525c <XMC_SCU_HIB_TriggerEvent+0x30>)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6093      	str	r3, [r2, #8]
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	50004000 	.word	0x50004000
 800525c:	50004300 	.word	0x50004300

08005260 <XMC_SCU_HIB_EnableEvent>:

void XMC_SCU_HIB_EnableEvent(int32_t event)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8005268:	bf00      	nop
 800526a:	4b09      	ldr	r3, [pc, #36]	; (8005290 <XMC_SCU_HIB_EnableEvent+0x30>)
 800526c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005270:	f003 0308 	and.w	r3, r3, #8
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1f8      	bne.n	800526a <XMC_SCU_HIB_EnableEvent+0xa>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= event;
 8005278:	4906      	ldr	r1, [pc, #24]	; (8005294 <XMC_SCU_HIB_EnableEvent+0x34>)
 800527a:	4b06      	ldr	r3, [pc, #24]	; (8005294 <XMC_SCU_HIB_EnableEvent+0x34>)
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4313      	orrs	r3, r2
 8005282:	60cb      	str	r3, [r1, #12]
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr
 8005290:	50004000 	.word	0x50004000
 8005294:	50004300 	.word	0x50004300

08005298 <XMC_SCU_HIB_DisableEvent>:

void XMC_SCU_HIB_DisableEvent(int32_t event)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80052a0:	bf00      	nop
 80052a2:	4b0a      	ldr	r3, [pc, #40]	; (80052cc <XMC_SCU_HIB_DisableEvent+0x34>)
 80052a4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052a8:	f003 0308 	and.w	r3, r3, #8
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1f8      	bne.n	80052a2 <XMC_SCU_HIB_DisableEvent+0xa>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR &= ~event;
 80052b0:	4907      	ldr	r1, [pc, #28]	; (80052d0 <XMC_SCU_HIB_DisableEvent+0x38>)
 80052b2:	4b07      	ldr	r3, [pc, #28]	; (80052d0 <XMC_SCU_HIB_DisableEvent+0x38>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	43d2      	mvns	r2, r2
 80052ba:	4013      	ands	r3, r2
 80052bc:	60cb      	str	r3, [r1, #12]
}
 80052be:	bf00      	nop
 80052c0:	370c      	adds	r7, #12
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	50004000 	.word	0x50004000
 80052d0:	50004300 	.word	0x50004300

080052d4 <XMC_SCU_HIB_EnterHibernateState>:

void XMC_SCU_HIB_EnterHibernateState(void) 
{
 80052d4:	b480      	push	{r7}
 80052d6:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80052d8:	bf00      	nop
 80052da:	4b09      	ldr	r3, [pc, #36]	; (8005300 <XMC_SCU_HIB_EnterHibernateState+0x2c>)
 80052dc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052e0:	f003 0308 	and.w	r3, r3, #8
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1f8      	bne.n	80052da <XMC_SCU_HIB_EnterHibernateState+0x6>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 80052e8:	4a06      	ldr	r2, [pc, #24]	; (8005304 <XMC_SCU_HIB_EnterHibernateState+0x30>)
 80052ea:	4b06      	ldr	r3, [pc, #24]	; (8005304 <XMC_SCU_HIB_EnterHibernateState+0x30>)
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f043 0310 	orr.w	r3, r3, #16
 80052f2:	60d3      	str	r3, [r2, #12]
}
 80052f4:	bf00      	nop
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	50004000 	.word	0x50004000
 8005304:	50004300 	.word	0x50004300

08005308 <XMC_SCU_HIB_EnterHibernateStateEx>:

void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	71fb      	strb	r3, [r7, #7]
  if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 8005312:	79fb      	ldrb	r3, [r7, #7]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <XMC_SCU_HIB_EnterHibernateStateEx+0x14>
  {
    XMC_SCU_HIB_EnterHibernateState();
 8005318:	f7ff ffdc 	bl	80052d4 <XMC_SCU_HIB_EnterHibernateState>
      /* Wait until HDCR register in hibernate domain is ready to accept a write */
    }
    SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
  }
#endif
}
 800531c:	bf00      	nop
 800531e:	3708      	adds	r7, #8
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <XMC_SCU_HIB_SetWakeupTriggerInput>:

void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	4603      	mov	r3, r0
 800532c:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800532e:	bf00      	nop
 8005330:	4b0e      	ldr	r3, [pc, #56]	; (800536c <XMC_SCU_HIB_SetWakeupTriggerInput+0x48>)
 8005332:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005336:	f003 0308 	and.w	r3, r3, #8
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1f8      	bne.n	8005330 <XMC_SCU_HIB_SetWakeupTriggerInput+0xc>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 800533e:	79fb      	ldrb	r3, [r7, #7]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d106      	bne.n	8005352 <XMC_SCU_HIB_SetWakeupTriggerInput+0x2e>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 8005344:	4a0a      	ldr	r2, [pc, #40]	; (8005370 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8005346:	4b0a      	ldr	r3, [pc, #40]	; (8005370 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800534e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
  }
}
 8005350:	e005      	b.n	800535e <XMC_SCU_HIB_SetWakeupTriggerInput+0x3a>
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 8005352:	4a07      	ldr	r2, [pc, #28]	; (8005370 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8005354:	4b06      	ldr	r3, [pc, #24]	; (8005370 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800535c:	60d3      	str	r3, [r2, #12]
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	50004000 	.word	0x50004000
 8005370:	50004300 	.word	0x50004300

08005374 <XMC_SCU_HIB_SetPinMode>:

void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	4603      	mov	r3, r0
 800537c:	6039      	str	r1, [r7, #0]
 800537e:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8005380:	bf00      	nop
 8005382:	4b0f      	ldr	r3, [pc, #60]	; (80053c0 <XMC_SCU_HIB_SetPinMode+0x4c>)
 8005384:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1f8      	bne.n	8005382 <XMC_SCU_HIB_SetPinMode+0xe>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8005390:	480c      	ldr	r0, [pc, #48]	; (80053c4 <XMC_SCU_HIB_SetPinMode+0x50>)
 8005392:	4b0c      	ldr	r3, [pc, #48]	; (80053c4 <XMC_SCU_HIB_SetPinMode+0x50>)
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	79fb      	ldrb	r3, [r7, #7]
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800539e:	fa01 f303 	lsl.w	r3, r1, r3
 80053a2:	43db      	mvns	r3, r3
 80053a4:	401a      	ands	r2, r3
                        (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	6839      	ldr	r1, [r7, #0]
 80053ac:	fa01 f303 	lsl.w	r3, r1, r3
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 80053b0:	4313      	orrs	r3, r2
 80053b2:	60c3      	str	r3, [r0, #12]
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr
 80053c0:	50004000 	.word	0x50004000
 80053c4:	50004300 	.word	0x50004300

080053c8 <XMC_SCU_HIB_SetPinOutputLevel>:

void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	4603      	mov	r3, r0
 80053d0:	460a      	mov	r2, r1
 80053d2:	71fb      	strb	r3, [r7, #7]
 80053d4:	4613      	mov	r3, r2
 80053d6:	80bb      	strh	r3, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80053d8:	bf00      	nop
 80053da:	4b0e      	ldr	r3, [pc, #56]	; (8005414 <XMC_SCU_HIB_SetPinOutputLevel+0x4c>)
 80053dc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80053e0:	f003 0308 	and.w	r3, r3, #8
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1f8      	bne.n	80053da <XMC_SCU_HIB_SetPinOutputLevel+0x12>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 80053e8:	480b      	ldr	r0, [pc, #44]	; (8005418 <XMC_SCU_HIB_SetPinOutputLevel+0x50>)
 80053ea:	4b0b      	ldr	r3, [pc, #44]	; (8005418 <XMC_SCU_HIB_SetPinOutputLevel+0x50>)
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	79fb      	ldrb	r3, [r7, #7]
 80053f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053f4:	fa01 f303 	lsl.w	r3, r1, r3
 80053f8:	43db      	mvns	r3, r3
 80053fa:	4013      	ands	r3, r2
                        (level << pin);
 80053fc:	88b9      	ldrh	r1, [r7, #4]
 80053fe:	79fa      	ldrb	r2, [r7, #7]
 8005400:	fa01 f202 	lsl.w	r2, r1, r2
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 8005404:	4313      	orrs	r3, r2
 8005406:	60c3      	str	r3, [r0, #12]
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr
 8005414:	50004000 	.word	0x50004000
 8005418:	50004300 	.word	0x50004300

0800541c <XMC_SCU_HIB_SetInput0>:

void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	4603      	mov	r3, r0
 8005424:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8005426:	bf00      	nop
 8005428:	4b0e      	ldr	r3, [pc, #56]	; (8005464 <XMC_SCU_HIB_SetInput0+0x48>)
 800542a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800542e:	f003 0308 	and.w	r3, r3, #8
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f8      	bne.n	8005428 <XMC_SCU_HIB_SetInput0+0xc>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 8005436:	79fb      	ldrb	r3, [r7, #7]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d106      	bne.n	800544a <XMC_SCU_HIB_SetInput0+0x2e>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 800543c:	4a0a      	ldr	r2, [pc, #40]	; (8005468 <XMC_SCU_HIB_SetInput0+0x4c>)
 800543e:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <XMC_SCU_HIB_SetInput0+0x4c>)
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005446:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
  }
}
 8005448:	e005      	b.n	8005456 <XMC_SCU_HIB_SetInput0+0x3a>
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 800544a:	4a07      	ldr	r2, [pc, #28]	; (8005468 <XMC_SCU_HIB_SetInput0+0x4c>)
 800544c:	4b06      	ldr	r3, [pc, #24]	; (8005468 <XMC_SCU_HIB_SetInput0+0x4c>)
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005454:	60d3      	str	r3, [r2, #12]
}
 8005456:	bf00      	nop
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	50004000 	.word	0x50004000
 8005468:	50004300 	.word	0x50004300

0800546c <XMC_SCU_HIB_SetSR0Input>:

void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	80fb      	strh	r3, [r7, #6]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8005476:	bf00      	nop
 8005478:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <XMC_SCU_HIB_SetSR0Input+0x38>)
 800547a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1f8      	bne.n	8005478 <XMC_SCU_HIB_SetSR0Input+0xc>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */
  }
#if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIBERNATE_HDCR_ADIG0SEL_Msk)) | 
#else
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 8005486:	4908      	ldr	r1, [pc, #32]	; (80054a8 <XMC_SCU_HIB_SetSR0Input+0x3c>)
 8005488:	4b07      	ldr	r3, [pc, #28]	; (80054a8 <XMC_SCU_HIB_SetSR0Input+0x3c>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005490:	88fb      	ldrh	r3, [r7, #6]
 8005492:	4313      	orrs	r3, r2
 8005494:	60cb      	str	r3, [r1, #12]
#endif  
                        input;
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	50004000 	.word	0x50004000
 80054a8:	50004300 	.word	0x50004300

080054ac <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 80054ac:	b480      	push	{r7}
 80054ae:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 80054b0:	4b06      	ldr	r3, [pc, #24]	; (80054cc <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0308 	and.w	r3, r3, #8
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	bf0c      	ite	eq
 80054bc:	2301      	moveq	r3, #1
 80054be:	2300      	movne	r3, #0
 80054c0:	b2db      	uxtb	r3, r3
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr
 80054cc:	50004300 	.word	0x50004300

080054d0 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80054d4:	bf00      	nop
 80054d6:	4b17      	ldr	r3, [pc, #92]	; (8005534 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 80054d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80054dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f8      	bne.n	80054d6 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6>
  {
    /* Wait until no pending update to OSCULCTRL register in hibernate domain */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80054e4:	4a14      	ldr	r2, [pc, #80]	; (8005538 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 80054e6:	4b14      	ldr	r3, [pc, #80]	; (8005538 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80054ee:	61d3      	str	r3, [r2, #28]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80054f0:	bf00      	nop
 80054f2:	4b10      	ldr	r3, [pc, #64]	; (8005534 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 80054f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80054f8:	f003 0308 	and.w	r3, r3, #8
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1f8      	bne.n	80054f2 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x22>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8005500:	4a0d      	ldr	r2, [pc, #52]	; (8005538 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8005502:	4b0d      	ldr	r3, [pc, #52]	; (8005538 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f043 0308 	orr.w	r3, r3, #8
 800550a:	60d3      	str	r3, [r2, #12]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 800550c:	bf00      	nop
 800550e:	4b09      	ldr	r3, [pc, #36]	; (8005534 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8005510:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005514:	f003 0304 	and.w	r3, r3, #4
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1f8      	bne.n	800550e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3e>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 800551c:	4b06      	ldr	r3, [pc, #24]	; (8005538 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 800551e:	2208      	movs	r2, #8
 8005520:	609a      	str	r2, [r3, #8]

  while (XMC_SCU_GetMirrorStatus() != 0)
 8005522:	bf00      	nop
 8005524:	f7fe fe4a 	bl	80041bc <XMC_SCU_GetMirrorStatus>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1fa      	bne.n	8005524 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }
}
 800552e:	bf00      	nop
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	50004000 	.word	0x50004000
 8005538:	50004300 	.word	0x50004300

0800553c <XMC_SCU_CLOCK_DisableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8005540:	bf00      	nop
 8005542:	4b09      	ldr	r3, [pc, #36]	; (8005568 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x2c>)
 8005544:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1f8      	bne.n	8005542 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8005550:	4a06      	ldr	r2, [pc, #24]	; (800556c <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x30>)
 8005552:	4b06      	ldr	r3, [pc, #24]	; (800556c <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x30>)
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800555a:	61d3      	str	r3, [r2, #28]
}
 800555c:	bf00      	nop
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	50004000 	.word	0x50004000
 800556c:	50004300 	.word	0x50004300

08005570 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8005574:	bf00      	nop
 8005576:	4b09      	ldr	r3, [pc, #36]	; (800559c <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x2c>)
 8005578:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800557c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1f8      	bne.n	8005576 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8005584:	4a06      	ldr	r2, [pc, #24]	; (80055a0 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x30>)
 8005586:	4b06      	ldr	r3, [pc, #24]	; (80055a0 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x30>)
 8005588:	69db      	ldr	r3, [r3, #28]
 800558a:	f043 0331 	orr.w	r3, r3, #49	; 0x31
 800558e:	61d3      	str	r3, [r2, #28]
}
 8005590:	bf00      	nop
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	50004000 	.word	0x50004000
 80055a0:	50004300 	.word	0x50004300

080055a4 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80055a8:	bf00      	nop
 80055aa:	4b0a      	ldr	r3, [pc, #40]	; (80055d4 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x30>)
 80055ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80055b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1f8      	bne.n	80055aa <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk)) |
 80055b8:	4a07      	ldr	r2, [pc, #28]	; (80055d8 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x34>)
 80055ba:	4b07      	ldr	r3, [pc, #28]	; (80055d8 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x34>)
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f023 0331 	bic.w	r3, r3, #49	; 0x31
 80055c2:	f043 0320 	orr.w	r3, r3, #32
 80055c6:	61d3      	str	r3, [r2, #28]
                             (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTRL_MODE_Pos);                       
}
 80055c8:	bf00      	nop
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	50004000 	.word	0x50004000
 80055d8:	50004300 	.word	0x50004300

080055dc <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 80055e0:	4b04      	ldr	r3, [pc, #16]	; (80055f4 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus+0x18>)
 80055e2:	699b      	ldr	r3, [r3, #24]
 80055e4:	f003 0301 	and.w	r3, r3, #1
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	50004300 	.word	0x50004300

080055f8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 80055f8:	b5b0      	push	{r4, r5, r7, lr}
 80055fa:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 80055fc:	4a0f      	ldr	r2, [pc, #60]	; (800563c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 80055fe:	4b0f      	ldr	r3, [pc, #60]	; (800563c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005606:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8005608:	4d0d      	ldr	r5, [pc, #52]	; (8005640 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 800560a:	4b0d      	ldr	r3, [pc, #52]	; (8005640 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8005612:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8005616:	f001 fd5d 	bl	80070d4 <OSCHP_GetFrequency>
 800561a:	4602      	mov	r2, r0
 800561c:	4b09      	ldr	r3, [pc, #36]	; (8005644 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 800561e:	fba3 2302 	umull	r2, r3, r3, r2
 8005622:	0d1b      	lsrs	r3, r3, #20
 8005624:	3b01      	subs	r3, #1
 8005626:	041b      	lsls	r3, r3, #16
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8005628:	4323      	orrs	r3, r4
 800562a:	606b      	str	r3, [r5, #4]

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 800562c:	4a03      	ldr	r2, [pc, #12]	; (800563c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800562e:	4b03      	ldr	r3, [pc, #12]	; (800563c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005636:	6053      	str	r3, [r2, #4]
}
 8005638:	bf00      	nop
 800563a:	bdb0      	pop	{r4, r5, r7, pc}
 800563c:	50004710 	.word	0x50004710
 8005640:	50004700 	.word	0x50004700
 8005644:	6b5fca6b 	.word	0x6b5fca6b

08005648 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 800564c:	4b07      	ldr	r3, [pc, #28]	; (800566c <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005654:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005658:	bf0c      	ite	eq
 800565a:	2301      	moveq	r3, #1
 800565c:	2300      	movne	r3, #0
 800565e:	b2db      	uxtb	r3, r3
}
 8005660:	4618      	mov	r0, r3
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	50004710 	.word	0x50004710

08005670 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator>:

/* API to disable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 8005674:	4a05      	ldr	r2, [pc, #20]	; (800568c <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0x1c>)
 8005676:	4b05      	ldr	r3, [pc, #20]	; (800568c <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0x1c>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800567e:	6053      	str	r3, [r2, #4]
}
 8005680:	bf00      	nop
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	50004700 	.word	0x50004700

08005690 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
{
 8005690:	b480      	push	{r7}
 8005692:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8005694:	4a05      	ldr	r2, [pc, #20]	; (80056ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 8005696:	4b05      	ldr	r3, [pc, #20]	; (80056ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f043 0301 	orr.w	r3, r3, #1
 800569e:	6053      	str	r3, [r2, #4]
}
 80056a0:	bf00      	nop
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	50004700 	.word	0x50004700

080056b0 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 80056b4:	4a05      	ldr	r2, [pc, #20]	; (80056cc <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 80056b6:	4b05      	ldr	r3, [pc, #20]	; (80056cc <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f023 0301 	bic.w	r3, r3, #1
 80056be:	6053      	str	r3, [r2, #4]
}
 80056c0:	bf00      	nop
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	50004700 	.word	0x50004700

080056d0 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 80056d4:	4b04      	ldr	r3, [pc, #16]	; (80056e8 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus+0x18>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0301 	and.w	r3, r3, #1
}
 80056dc:	4618      	mov	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	50004700 	.word	0x50004700

080056ec <XMC_SCU_CLOCK_EnableSystemPll>:

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 80056ec:	b480      	push	{r7}
 80056ee:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80056f0:	4a06      	ldr	r2, [pc, #24]	; (800570c <XMC_SCU_CLOCK_EnableSystemPll+0x20>)
 80056f2:	4b06      	ldr	r3, [pc, #24]	; (800570c <XMC_SCU_CLOCK_EnableSystemPll+0x20>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056fa:	f023 0302 	bic.w	r3, r3, #2
 80056fe:	6053      	str	r3, [r2, #4]
}
 8005700:	bf00      	nop
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	50004710 	.word	0x50004710

08005710 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005714:	4a06      	ldr	r2, [pc, #24]	; (8005730 <XMC_SCU_CLOCK_DisableSystemPll+0x20>)
 8005716:	4b06      	ldr	r3, [pc, #24]	; (8005730 <XMC_SCU_CLOCK_DisableSystemPll+0x20>)
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800571e:	f043 0302 	orr.w	r3, r3, #2
 8005722:	6053      	str	r3, [r2, #4]
}
 8005724:	bf00      	nop
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	50004710 	.word	0x50004710

08005734 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b086      	sub	sp, #24
 8005738:	af00      	add	r7, sp, #0
 800573a:	60ba      	str	r2, [r7, #8]
 800573c:	607b      	str	r3, [r7, #4]
 800573e:	4603      	mov	r3, r0
 8005740:	81fb      	strh	r3, [r7, #14]
 8005742:	460b      	mov	r3, r1
 8005744:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8005746:	89fb      	ldrh	r3, [r7, #14]
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff fa87 	bl	8004c5c <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 800574e:	7b7b      	ldrb	r3, [r7, #13]
 8005750:	2b01      	cmp	r3, #1
 8005752:	f040 8084 	bne.w	800585e <XMC_SCU_CLOCK_StartSystemPll+0x12a>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8005756:	89fb      	ldrh	r3, [r7, #14]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d109      	bne.n	8005770 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 800575c:	f001 fcba 	bl	80070d4 <OSCHP_GetFrequency>
 8005760:	4602      	mov	r2, r0
 8005762:	4b4c      	ldr	r3, [pc, #304]	; (8005894 <XMC_SCU_CLOCK_StartSystemPll+0x160>)
 8005764:	fba3 2302 	umull	r2, r3, r3, r2
 8005768:	0c9b      	lsrs	r3, r3, #18
 800576a:	059b      	lsls	r3, r3, #22
 800576c:	617b      	str	r3, [r7, #20]
 800576e:	e002      	b.n	8005776 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8005770:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8005774:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	fb02 f203 	mul.w	r2, r2, r3
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	fbb2 f3f3 	udiv	r3, r2, r3
 8005784:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	4a43      	ldr	r2, [pc, #268]	; (8005898 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 800578a:	fba2 2303 	umull	r2, r3, r2, r3
 800578e:	091b      	lsrs	r3, r3, #4
 8005790:	0d9b      	lsrs	r3, r3, #22
 8005792:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005794:	4a41      	ldr	r2, [pc, #260]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005796:	4b41      	ldr	r3, [pc, #260]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80057a0:	4a3e      	ldr	r2, [pc, #248]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057a2:	4b3e      	ldr	r3, [pc, #248]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f043 0310 	orr.w	r3, r3, #16
 80057aa:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80057ac:	493b      	ldr	r1, [pc, #236]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057ae:	4b3b      	ldr	r3, [pc, #236]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057b0:	689a      	ldr	r2, [r3, #8]
 80057b2:	4b3b      	ldr	r3, [pc, #236]	; (80058a0 <XMC_SCU_CLOCK_StartSystemPll+0x16c>)
 80057b4:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	3a01      	subs	r2, #1
 80057ba:	0212      	lsls	r2, r2, #8
 80057bc:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	3b01      	subs	r3, #1
 80057c2:	041b      	lsls	r3, r3, #16
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80057c4:	431a      	orrs	r2, r3
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	061b      	lsls	r3, r3, #24
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80057cc:	4313      	orrs	r3, r2
 80057ce:	608b      	str	r3, [r1, #8]

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80057d0:	4a32      	ldr	r2, [pc, #200]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057d2:	4b32      	ldr	r3, [pc, #200]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057da:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80057dc:	4a2f      	ldr	r2, [pc, #188]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057de:	4b2f      	ldr	r3, [pc, #188]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f023 0310 	bic.w	r3, r3, #16
 80057e6:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 80057e8:	4a2c      	ldr	r2, [pc, #176]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057ea:	4b2c      	ldr	r3, [pc, #176]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057f2:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80057f4:	bf00      	nop
 80057f6:	4b29      	ldr	r3, [pc, #164]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0304 	and.w	r3, r3, #4
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d0f9      	beq.n	80057f6 <XMC_SCU_CLOCK_StartSystemPll+0xc2>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005802:	4a26      	ldr	r2, [pc, #152]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005804:	4b25      	ldr	r3, [pc, #148]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f023 0301 	bic.w	r3, r3, #1
 800580c:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 800580e:	bf00      	nop
 8005810:	4b22      	ldr	r3, [pc, #136]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1f9      	bne.n	8005810 <XMC_SCU_CLOCK_StartSystemPll+0xdc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	4a21      	ldr	r2, [pc, #132]	; (80058a4 <XMC_SCU_CLOCK_StartSystemPll+0x170>)
 8005820:	fba2 2303 	umull	r2, r3, r2, r3
 8005824:	095b      	lsrs	r3, r3, #5
 8005826:	0d9b      	lsrs	r3, r3, #22
 8005828:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 800582a:	6a3a      	ldr	r2, [r7, #32]
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	429a      	cmp	r2, r3
 8005830:	d202      	bcs.n	8005838 <XMC_SCU_CLOCK_StartSystemPll+0x104>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8005832:	6938      	ldr	r0, [r7, #16]
 8005834:	f000 f84a 	bl	80058cc <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	085b      	lsrs	r3, r3, #1
 800583c:	4a1a      	ldr	r2, [pc, #104]	; (80058a8 <XMC_SCU_CLOCK_StartSystemPll+0x174>)
 800583e:	fba2 2303 	umull	r2, r3, r2, r3
 8005842:	095b      	lsrs	r3, r3, #5
 8005844:	0d9b      	lsrs	r3, r3, #22
 8005846:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8005848:	6a3a      	ldr	r2, [r7, #32]
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	429a      	cmp	r2, r3
 800584e:	d202      	bcs.n	8005856 <XMC_SCU_CLOCK_StartSystemPll+0x122>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8005850:	6938      	ldr	r0, [r7, #16]
 8005852:	f000 f83b 	bl	80058cc <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8005856:	6a38      	ldr	r0, [r7, #32]
 8005858:	f000 f838 	bl	80058cc <XMC_SCU_CLOCK_StepSystemPllFrequency>
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
    {
      /* wait for prescaler mode */
    }
  }
}
 800585c:	e015      	b.n	800588a <XMC_SCU_CLOCK_StartSystemPll+0x156>
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 800585e:	490f      	ldr	r1, [pc, #60]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005860:	4b0e      	ldr	r3, [pc, #56]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	3b01      	subs	r3, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 800586c:	4313      	orrs	r3, r2
 800586e:	608b      	str	r3, [r1, #8]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005870:	4a0a      	ldr	r2, [pc, #40]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005872:	4b0a      	ldr	r3, [pc, #40]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f043 0301 	orr.w	r3, r3, #1
 800587a:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 800587c:	bf00      	nop
 800587e:	4b07      	ldr	r3, [pc, #28]	; (800589c <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	d0f9      	beq.n	800587e <XMC_SCU_CLOCK_StartSystemPll+0x14a>
}
 800588a:	bf00      	nop
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	431bde83 	.word	0x431bde83
 8005898:	aaaaaaab 	.word	0xaaaaaaab
 800589c:	50004710 	.word	0x50004710
 80058a0:	f08080ff 	.word	0xf08080ff
 80058a4:	88888889 	.word	0x88888889
 80058a8:	b60b60b7 	.word	0xb60b60b7

080058ac <XMC_SCU_CLOCK_StopSystemPll>:

/* API to stop main PLL operation */
void XMC_SCU_CLOCK_StopSystemPll(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 80058b0:	4a05      	ldr	r2, [pc, #20]	; (80058c8 <XMC_SCU_CLOCK_StopSystemPll+0x1c>)
 80058b2:	4b05      	ldr	r3, [pc, #20]	; (80058c8 <XMC_SCU_CLOCK_StopSystemPll+0x1c>)
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058ba:	6053      	str	r3, [r2, #4]
}
 80058bc:	bf00      	nop
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	50004710 	.word	0x50004710

080058cc <XMC_SCU_CLOCK_StepSystemPllFrequency>:

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80058d4:	4908      	ldr	r1, [pc, #32]	; (80058f8 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>)
 80058d6:	4b08      	ldr	r3, [pc, #32]	; (80058f8 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>)
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	041b      	lsls	r3, r3, #16
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80058e4:	4313      	orrs	r3, r2
 80058e6:	608b      	str	r3, [r1, #8]

  XMC_SCU_lDelay(50U);
 80058e8:	2032      	movs	r0, #50	; 0x32
 80058ea:	f7fe fc73 	bl	80041d4 <XMC_SCU_lDelay>
}
 80058ee:	bf00      	nop
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	50004710 	.word	0x50004710

080058fc <XMC_SCU_CLOCK_IsSystemPllLocked>:

/* API to check main PLL is locked or not */
bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
  return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 8005900:	4b06      	ldr	r3, [pc, #24]	; (800591c <XMC_SCU_CLOCK_IsSystemPllLocked+0x20>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0304 	and.w	r3, r3, #4
 8005908:	2b00      	cmp	r3, #0
 800590a:	bf14      	ite	ne
 800590c:	2301      	movne	r3, #1
 800590e:	2300      	moveq	r3, #0
 8005910:	b2db      	uxtb	r3, r3
}
 8005912:	4618      	mov	r0, r3
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	50004710 	.word	0x50004710

08005920 <XMC_SCU_INTERRUPT_SetEventHandler>:
/*
 * API to assign the event handler function to be executed on occurrence of the selected event.
 */
XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
                                                   const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t index;
  XMC_SCU_STATUS_t status;
  
  index = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	60fb      	str	r3, [r7, #12]
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 800592e:	e002      	b.n	8005936 <XMC_SCU_INTERRUPT_SetEventHandler+0x16>
  {
    index++;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	3301      	adds	r3, #1
 8005934:	60fb      	str	r3, [r7, #12]
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	fa22 f303 	lsr.w	r3, r2, r3
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d102      	bne.n	800594c <XMC_SCU_INTERRUPT_SetEventHandler+0x2c>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2b1f      	cmp	r3, #31
 800594a:	d9f1      	bls.n	8005930 <XMC_SCU_INTERRUPT_SetEventHandler+0x10>
  }
  
  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2b20      	cmp	r3, #32
 8005950:	d102      	bne.n	8005958 <XMC_SCU_INTERRUPT_SetEventHandler+0x38>
  {
    status = XMC_SCU_STATUS_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	72fb      	strb	r3, [r7, #11]
 8005956:	e006      	b.n	8005966 <XMC_SCU_INTERRUPT_SetEventHandler+0x46>
  }
  else
  {
    event_handler_list[index] = handler;
 8005958:	4906      	ldr	r1, [pc, #24]	; (8005974 <XMC_SCU_INTERRUPT_SetEventHandler+0x54>)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    status = XMC_SCU_STATUS_OK;      
 8005962:	2300      	movs	r3, #0
 8005964:	72fb      	strb	r3, [r7, #11]
  }
  
  return (status);
 8005966:	7afb      	ldrb	r3, [r7, #11]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	20000f08 	.word	0x20000f08

08005978 <XMC_SCU_IRQHandler>:

/*
 * API to execute callback functions for multiple events.
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  XMC_SCU_INTERRUPT_EVENT_t event;
  XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
  
  XMC_UNUSED_ARG(sr_num);
  
  index = 0U;
 8005980:	2300      	movs	r3, #0
 8005982:	617b      	str	r3, [r7, #20]
  event = XMC_SCU_INTERUPT_GetEventStatus();
 8005984:	f7fe fc82 	bl	800428c <XMC_SCU_INTERUPT_GetEventStatus>
 8005988:	6138      	str	r0, [r7, #16]
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 800598a:	e01c      	b.n	80059c6 <XMC_SCU_IRQHandler+0x4e>
  {    
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	fa22 f303 	lsr.w	r3, r2, r3
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d011      	beq.n	80059c0 <XMC_SCU_IRQHandler+0x48>
    {
      event_handler = event_handler_list[index];
 800599c:	4a0d      	ldr	r2, [pc, #52]	; (80059d4 <XMC_SCU_IRQHandler+0x5c>)
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059a4:	60fb      	str	r3, [r7, #12]
      if (event_handler != NULL)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d001      	beq.n	80059b0 <XMC_SCU_IRQHandler+0x38>
      {
          (event_handler)();
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4798      	blx	r3
      }
      
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 80059b0:	2201      	movs	r2, #1
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	fa02 f303 	lsl.w	r3, r2, r3
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7fe fc73 	bl	80042a4 <XMC_SCU_INTERRUPT_ClearEventStatus>
      
      break;
 80059be:	e005      	b.n	80059cc <XMC_SCU_IRQHandler+0x54>
    }   
    index++;    
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	3301      	adds	r3, #1
 80059c4:	617b      	str	r3, [r7, #20]
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b1f      	cmp	r3, #31
 80059ca:	d9df      	bls.n	800598c <XMC_SCU_IRQHandler+0x14>
  }
}
 80059cc:	bf00      	nop
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20000f08 	.word	0x20000f08

080059d8 <Endpoint_Write_Stream_LE>:

#if defined(USB_CAN_BE_DEVICE)

#include "EndpointStream_XMC4000.h"

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed)  {
 80059d8:	b580      	push	{r7, lr}
 80059da:	b088      	sub	sp, #32
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	460b      	mov	r3, r1
 80059e2:	607a      	str	r2, [r7, #4]
 80059e4:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80059e6:	4b3f      	ldr	r3, [pc, #252]	; (8005ae4 <Endpoint_Write_Stream_LE+0x10c>)
 80059e8:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80059ec:	461a      	mov	r2, r3
 80059ee:	232c      	movs	r3, #44	; 0x2c
 80059f0:	fb03 f302 	mul.w	r3, r3, r2
 80059f4:	4a3b      	ldr	r2, [pc, #236]	; (8005ae4 <Endpoint_Write_Stream_LE+0x10c>)
 80059f6:	4413      	add	r3, r2
 80059f8:	3304      	adds	r3, #4
 80059fa:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 80059fc:	2300      	movs	r3, #0
 80059fe:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 8005a00:	2300      	movs	r3, #0
 8005a02:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;
	uint16_t prev_length = 0;
 8005a04:	2300      	movs	r3, #0
 8005a06:	83bb      	strh	r3, [r7, #28]
	if (BytesProcessed!=NULL) {
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d052      	beq.n	8005ab4 <Endpoint_Write_Stream_LE+0xdc>
		Length -= *BytesProcessed;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	881b      	ldrh	r3, [r3, #0]
 8005a12:	897a      	ldrh	r2, [r7, #10]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	881b      	ldrh	r3, [r3, #0]
 8005a1c:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 8005a1e:	e049      	b.n	8005ab4 <Endpoint_Write_Stream_LE+0xdc>
		if (ep->InInUse)
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d000      	beq.n	8005a30 <Endpoint_Write_Stream_LE+0x58>
			continue;
 8005a2e:	e041      	b.n	8005ab4 <Endpoint_Write_Stream_LE+0xdc>
		if (Endpoint_IsReadWriteAllowed()) {
 8005a30:	f7fe f9c6 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d029      	beq.n	8005a8e <Endpoint_Write_Stream_LE+0xb6>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	6a1a      	ldr	r2, [r3, #32]
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	1ad2      	subs	r2, r2, r3
 8005a44:	897b      	ldrh	r3, [r7, #10]
 8005a46:	4293      	cmp	r3, r2
 8005a48:	bf28      	it	cs
 8005a4a:	4613      	movcs	r3, r2
 8005a4c:	82fb      	strh	r3, [r7, #22]
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	69db      	ldr	r3, [r3, #28]
 8005a52:	461a      	mov	r2, r3
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	4413      	add	r3, r2
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	8bfa      	ldrh	r2, [r7, #30]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	4413      	add	r3, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	8afb      	ldrh	r3, [r7, #22]
 8005a66:	461a      	mov	r2, r3
 8005a68:	f000 fac0 	bl	8005fec <thumb2_memcpy>
			ep->InBytesAvailable += Bytes;
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	699a      	ldr	r2, [r3, #24]
 8005a70:	8afb      	ldrh	r3, [r7, #22]
 8005a72:	441a      	add	r2, r3
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 8005a78:	8bfa      	ldrh	r2, [r7, #30]
 8005a7a:	8afb      	ldrh	r3, [r7, #22]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	83fb      	strh	r3, [r7, #30]
			prev_length = Length;
 8005a80:	897b      	ldrh	r3, [r7, #10]
 8005a82:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 8005a84:	897a      	ldrh	r2, [r7, #10]
 8005a86:	8afb      	ldrh	r3, [r7, #22]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	817b      	strh	r3, [r7, #10]
 8005a8c:	e012      	b.n	8005ab4 <Endpoint_Write_Stream_LE+0xdc>
		}
		else {
			Endpoint_ClearIN();
 8005a8e:	f7fe f91f 	bl	8003cd0 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d004      	beq.n	8005aa2 <Endpoint_Write_Stream_LE+0xca>
				*BytesProcessed = BytesTransfered;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	8bfa      	ldrh	r2, [r7, #30]
 8005a9c:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005a9e:	2305      	movs	r3, #5
 8005aa0:	e01b      	b.n	8005ada <Endpoint_Write_Stream_LE+0x102>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005aa2:	f7fe f837 	bl	8003b14 <Endpoint_WaitUntilReady>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	757b      	strb	r3, [r7, #21]
 8005aaa:	7d7b      	ldrb	r3, [r7, #21]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <Endpoint_Write_Stream_LE+0xdc>
				return ErrorCode;
 8005ab0:	7d7b      	ldrb	r3, [r7, #21]
 8005ab2:	e012      	b.n	8005ada <Endpoint_Write_Stream_LE+0x102>
	while (Length) {
 8005ab4:	897b      	ldrh	r3, [r7, #10]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1b2      	bne.n	8005a20 <Endpoint_Write_Stream_LE+0x48>


		}
	}
	
	if((Length == 0) && (prev_length == ep->MaxPacketSize))
 8005aba:	897b      	ldrh	r3, [r7, #10]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10b      	bne.n	8005ad8 <Endpoint_Write_Stream_LE+0x100>
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	889b      	ldrh	r3, [r3, #4]
 8005ac4:	f3c3 1386 	ubfx	r3, r3, #6, #7
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	8bba      	ldrh	r2, [r7, #28]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d102      	bne.n	8005ad8 <Endpoint_Write_Stream_LE+0x100>
	{
	   zlp_flag = true;
 8005ad2:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <Endpoint_Write_Stream_LE+0x110>)
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	701a      	strb	r2, [r3, #0]
	}
	return ENDPOINT_RWSTREAM_NoError;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3720      	adds	r7, #32
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	20000bb0 	.word	0x20000bb0
 8005ae8:	200008b0 	.word	0x200008b0

08005aec <SwapCopy>:

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8005af8:	2300      	movs	r3, #0
 8005afa:	617b      	str	r3, [r7, #20]
	while(i<Length) {
 8005afc:	e00e      	b.n	8005b1c <SwapCopy+0x30>
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	1ad2      	subs	r2, r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4413      	add	r3, r2
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	4413      	add	r3, r2
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	700b      	strb	r3, [r1, #0]
		i++;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	617b      	str	r3, [r7, #20]
	while(i<Length) {
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d3ec      	bcc.n	8005afe <SwapCopy+0x12>
	}
}
 8005b24:	bf00      	nop
 8005b26:	371c      	adds	r7, #28
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <Endpoint_Write_Stream_BE>:
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b088      	sub	sp, #32
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	460b      	mov	r3, r1
 8005b3a:	607a      	str	r2, [r7, #4]
 8005b3c:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8005b3e:	4b35      	ldr	r3, [pc, #212]	; (8005c14 <Endpoint_Write_Stream_BE+0xe4>)
 8005b40:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8005b44:	461a      	mov	r2, r3
 8005b46:	232c      	movs	r3, #44	; 0x2c
 8005b48:	fb03 f302 	mul.w	r3, r3, r2
 8005b4c:	4a31      	ldr	r2, [pc, #196]	; (8005c14 <Endpoint_Write_Stream_BE+0xe4>)
 8005b4e:	4413      	add	r3, r2
 8005b50:	3304      	adds	r3, #4
 8005b52:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 8005b54:	2300      	movs	r3, #0
 8005b56:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d050      	beq.n	8005c04 <Endpoint_Write_Stream_BE+0xd4>
		Length -= *BytesProcessed;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	897a      	ldrh	r2, [r7, #10]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	881b      	ldrh	r3, [r3, #0]
 8005b70:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 8005b72:	e047      	b.n	8005c04 <Endpoint_Write_Stream_BE+0xd4>
		if (ep->InInUse)
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d000      	beq.n	8005b84 <Endpoint_Write_Stream_BE+0x54>
			continue;
 8005b82:	e03f      	b.n	8005c04 <Endpoint_Write_Stream_BE+0xd4>
		if (Endpoint_IsReadWriteAllowed()) {
 8005b84:	f7fe f91c 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d027      	beq.n	8005bde <Endpoint_Write_Stream_BE+0xae>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	6a1a      	ldr	r2, [r3, #32]
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	1ad2      	subs	r2, r2, r3
 8005b98:	897b      	ldrh	r3, [r7, #10]
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	bf28      	it	cs
 8005b9e:	4613      	movcs	r3, r2
 8005ba0:	82fb      	strh	r3, [r7, #22]
			SwapCopy((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable),(void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	4413      	add	r3, r2
 8005bae:	4618      	mov	r0, r3
 8005bb0:	8bfa      	ldrh	r2, [r7, #30]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	8afb      	ldrh	r3, [r7, #22]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	f7ff ff96 	bl	8005aec <SwapCopy>
			ep->InBytesAvailable += Bytes;
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	699a      	ldr	r2, [r3, #24]
 8005bc4:	8afb      	ldrh	r3, [r7, #22]
 8005bc6:	441a      	add	r2, r3
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 8005bcc:	8bfa      	ldrh	r2, [r7, #30]
 8005bce:	8afb      	ldrh	r3, [r7, #22]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	83fb      	strh	r3, [r7, #30]
			Length -= Bytes;
 8005bd4:	897a      	ldrh	r2, [r7, #10]
 8005bd6:	8afb      	ldrh	r3, [r7, #22]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	817b      	strh	r3, [r7, #10]
 8005bdc:	e012      	b.n	8005c04 <Endpoint_Write_Stream_BE+0xd4>
		}
		else {
			Endpoint_ClearIN();
 8005bde:	f7fe f877 	bl	8003cd0 <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d004      	beq.n	8005bf2 <Endpoint_Write_Stream_BE+0xc2>
				*BytesProcessed = BytesTransfered;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	8bfa      	ldrh	r2, [r7, #30]
 8005bec:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005bee:	2305      	movs	r3, #5
 8005bf0:	e00c      	b.n	8005c0c <Endpoint_Write_Stream_BE+0xdc>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005bf2:	f7fd ff8f 	bl	8003b14 <Endpoint_WaitUntilReady>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	757b      	strb	r3, [r7, #21]
 8005bfa:	7d7b      	ldrb	r3, [r7, #21]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d001      	beq.n	8005c04 <Endpoint_Write_Stream_BE+0xd4>
				return ErrorCode;
 8005c00:	7d7b      	ldrb	r3, [r7, #21]
 8005c02:	e003      	b.n	8005c0c <Endpoint_Write_Stream_BE+0xdc>
	while (Length) {
 8005c04:	897b      	ldrh	r3, [r7, #10]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1b4      	bne.n	8005b74 <Endpoint_Write_Stream_BE+0x44>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3720      	adds	r7, #32
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20000bb0 	.word	0x20000bb0

08005c18 <Endpoint_Read_Stream_LE>:

uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b088      	sub	sp, #32
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	460b      	mov	r3, r1
 8005c22:	607a      	str	r2, [r7, #4]
 8005c24:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8005c26:	4b37      	ldr	r3, [pc, #220]	; (8005d04 <Endpoint_Read_Stream_LE+0xec>)
 8005c28:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	232c      	movs	r3, #44	; 0x2c
 8005c30:	fb03 f302 	mul.w	r3, r3, r2
 8005c34:	4a33      	ldr	r2, [pc, #204]	; (8005d04 <Endpoint_Read_Stream_LE+0xec>)
 8005c36:	4413      	add	r3, r2
 8005c38:	3304      	adds	r3, #4
 8005c3a:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 8005c40:	2300      	movs	r3, #0
 8005c42:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d053      	beq.n	8005cf2 <Endpoint_Read_Stream_LE+0xda>
		Length -= *BytesProcessed;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	881b      	ldrh	r3, [r3, #0]
 8005c4e:	897a      	ldrh	r2, [r7, #10]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 8005c5a:	e04a      	b.n	8005cf2 <Endpoint_Read_Stream_LE+0xda>
		if (ep->OutInUse)
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d000      	beq.n	8005c6c <Endpoint_Read_Stream_LE+0x54>
			continue;
 8005c6a:	e042      	b.n	8005cf2 <Endpoint_Read_Stream_LE+0xda>
		if (Endpoint_IsReadWriteAllowed()) {
 8005c6c:	f7fe f8a8 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d02a      	beq.n	8005ccc <Endpoint_Read_Stream_LE+0xb4>
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	689a      	ldr	r2, [r3, #8]
 8005c7a:	897b      	ldrh	r3, [r7, #10]
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	bf28      	it	cs
 8005c80:	4613      	movcs	r3, r2
 8005c82:	82fb      	strh	r3, [r7, #22]
			MEMCPY((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 8005c84:	8bfa      	ldrh	r2, [r7, #30]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	4413      	add	r3, r2
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	461a      	mov	r2, r3
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	4413      	add	r3, r2
 8005c98:	4619      	mov	r1, r3
 8005c9a:	8afb      	ldrh	r3, [r7, #22]
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	f000 f9a5 	bl	8005fec <thumb2_memcpy>
			ep->OutBytesAvailable -= Bytes;
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	8afb      	ldrh	r3, [r7, #22]
 8005ca8:	1ad2      	subs	r2, r2, r3
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	609a      	str	r2, [r3, #8]
			ep->OutOffset += Bytes;
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	68da      	ldr	r2, [r3, #12]
 8005cb2:	8afb      	ldrh	r3, [r7, #22]
 8005cb4:	441a      	add	r2, r3
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	60da      	str	r2, [r3, #12]
			BytesTransfered += Bytes;
 8005cba:	8bfa      	ldrh	r2, [r7, #30]
 8005cbc:	8afb      	ldrh	r3, [r7, #22]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	83fb      	strh	r3, [r7, #30]
			Length -= Bytes;
 8005cc2:	897a      	ldrh	r2, [r7, #10]
 8005cc4:	8afb      	ldrh	r3, [r7, #22]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	817b      	strh	r3, [r7, #10]
 8005cca:	e012      	b.n	8005cf2 <Endpoint_Read_Stream_LE+0xda>
		}
		else {
			Endpoint_ClearOUT();
 8005ccc:	f7fd ffb4 	bl	8003c38 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d004      	beq.n	8005ce0 <Endpoint_Read_Stream_LE+0xc8>
				*BytesProcessed = BytesTransfered;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	8bfa      	ldrh	r2, [r7, #30]
 8005cda:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005cdc:	2305      	movs	r3, #5
 8005cde:	e00c      	b.n	8005cfa <Endpoint_Read_Stream_LE+0xe2>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005ce0:	f7fd ff18 	bl	8003b14 <Endpoint_WaitUntilReady>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	757b      	strb	r3, [r7, #21]
 8005ce8:	7d7b      	ldrb	r3, [r7, #21]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <Endpoint_Read_Stream_LE+0xda>
				return ErrorCode;
 8005cee:	7d7b      	ldrb	r3, [r7, #21]
 8005cf0:	e003      	b.n	8005cfa <Endpoint_Read_Stream_LE+0xe2>
	while (Length) {
 8005cf2:	897b      	ldrh	r3, [r7, #10]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1b1      	bne.n	8005c5c <Endpoint_Read_Stream_LE+0x44>
			}

		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20000bb0 	.word	0x20000bb0

08005d08 <Endpoint_Read_Stream_BE>:

uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b088      	sub	sp, #32
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	460b      	mov	r3, r1
 8005d12:	607a      	str	r2, [r7, #4]
 8005d14:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8005d16:	4b37      	ldr	r3, [pc, #220]	; (8005df4 <Endpoint_Read_Stream_BE+0xec>)
 8005d18:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	232c      	movs	r3, #44	; 0x2c
 8005d20:	fb03 f302 	mul.w	r3, r3, r2
 8005d24:	4a33      	ldr	r2, [pc, #204]	; (8005df4 <Endpoint_Read_Stream_BE+0xec>)
 8005d26:	4413      	add	r3, r2
 8005d28:	3304      	adds	r3, #4
 8005d2a:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 8005d30:	2300      	movs	r3, #0
 8005d32:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d053      	beq.n	8005de2 <Endpoint_Read_Stream_BE+0xda>
		Length -= *BytesProcessed;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	881b      	ldrh	r3, [r3, #0]
 8005d3e:	897a      	ldrh	r2, [r7, #10]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 8005d4a:	e04a      	b.n	8005de2 <Endpoint_Read_Stream_BE+0xda>
		if (ep->InInUse)
 8005d4c:	69bb      	ldr	r3, [r7, #24]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d000      	beq.n	8005d5c <Endpoint_Read_Stream_BE+0x54>
			continue;
 8005d5a:	e042      	b.n	8005de2 <Endpoint_Read_Stream_BE+0xda>
		if (Endpoint_IsReadWriteAllowed()) {
 8005d5c:	f7fe f830 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d02a      	beq.n	8005dbc <Endpoint_Read_Stream_BE+0xb4>
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	689a      	ldr	r2, [r3, #8]
 8005d6a:	897b      	ldrh	r3, [r7, #10]
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	bf28      	it	cs
 8005d70:	4613      	movcs	r3, r2
 8005d72:	82fb      	strh	r3, [r7, #22]
			SwapCopy((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 8005d74:	8bfa      	ldrh	r2, [r7, #30]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	461a      	mov	r2, r3
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	4413      	add	r3, r2
 8005d88:	4619      	mov	r1, r3
 8005d8a:	8afb      	ldrh	r3, [r7, #22]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	f7ff fead 	bl	8005aec <SwapCopy>
			ep->OutBytesAvailable -= Bytes;
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	8afb      	ldrh	r3, [r7, #22]
 8005d98:	1ad2      	subs	r2, r2, r3
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	609a      	str	r2, [r3, #8]
			ep->OutOffset += Bytes;
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	8afb      	ldrh	r3, [r7, #22]
 8005da4:	441a      	add	r2, r3
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	60da      	str	r2, [r3, #12]
			BytesTransfered += Bytes;
 8005daa:	8bfa      	ldrh	r2, [r7, #30]
 8005dac:	8afb      	ldrh	r3, [r7, #22]
 8005dae:	4413      	add	r3, r2
 8005db0:	83fb      	strh	r3, [r7, #30]
			Length -= Bytes;
 8005db2:	897a      	ldrh	r2, [r7, #10]
 8005db4:	8afb      	ldrh	r3, [r7, #22]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	817b      	strh	r3, [r7, #10]
 8005dba:	e012      	b.n	8005de2 <Endpoint_Read_Stream_BE+0xda>
		}
		else {
			Endpoint_ClearOUT();
 8005dbc:	f7fd ff3c 	bl	8003c38 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d004      	beq.n	8005dd0 <Endpoint_Read_Stream_BE+0xc8>
				*BytesProcessed = BytesTransfered;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	8bfa      	ldrh	r2, [r7, #30]
 8005dca:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005dcc:	2305      	movs	r3, #5
 8005dce:	e00c      	b.n	8005dea <Endpoint_Read_Stream_BE+0xe2>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005dd0:	f7fd fea0 	bl	8003b14 <Endpoint_WaitUntilReady>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	757b      	strb	r3, [r7, #21]
 8005dd8:	7d7b      	ldrb	r3, [r7, #21]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <Endpoint_Read_Stream_BE+0xda>
				return ErrorCode;
 8005dde:	7d7b      	ldrb	r3, [r7, #21]
 8005de0:	e003      	b.n	8005dea <Endpoint_Read_Stream_BE+0xe2>
	while (Length) {
 8005de2:	897b      	ldrh	r3, [r7, #10]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1b1      	bne.n	8005d4c <Endpoint_Read_Stream_BE+0x44>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3720      	adds	r7, #32
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	20000bb0 	.word	0x20000bb0

08005df8 <Endpoint_Write_Control_Stream_LE>:

uint8_t	Endpoint_Write_Control_Stream_LE (const void *const Buffer, uint16_t Length) {
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	460b      	mov	r3, r1
 8005e02:	807b      	strh	r3, [r7, #2]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
 8005e04:	4b17      	ldr	r3, [pc, #92]	; (8005e64 <Endpoint_Write_Control_Stream_LE+0x6c>)
 8005e06:	60bb      	str	r3, [r7, #8]
	uint16_t Bytes;

	while (Length) {
 8005e08:	e024      	b.n	8005e54 <Endpoint_Write_Control_Stream_LE+0x5c>
		if (!EndPoint->InInUse) {
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d11d      	bne.n	8005e54 <Endpoint_Write_Control_Stream_LE+0x5c>
			if (EndPoint->InBufferLength > Length) {
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	6a1a      	ldr	r2, [r3, #32]
 8005e1c:	887b      	ldrh	r3, [r7, #2]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d902      	bls.n	8005e28 <Endpoint_Write_Control_Stream_LE+0x30>
				Bytes = Length;
 8005e22:	887b      	ldrh	r3, [r7, #2]
 8005e24:	81fb      	strh	r3, [r7, #14]
 8005e26:	e002      	b.n	8005e2e <Endpoint_Write_Control_Stream_LE+0x36>
			} else {
				Bytes = EndPoint->InBufferLength;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	81fb      	strh	r3, [r7, #14]
			}
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	89fa      	ldrh	r2, [r7, #14]
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 f8d8 	bl	8005fec <thumb2_memcpy>
			EndPoint->InBytesAvailable += Bytes;
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	699a      	ldr	r2, [r3, #24]
 8005e40:	89fb      	ldrh	r3, [r7, #14]
 8005e42:	441a      	add	r2, r3
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	619a      	str	r2, [r3, #24]
			Length -= Bytes;
 8005e48:	887a      	ldrh	r2, [r7, #2]
 8005e4a:	89fb      	ldrh	r3, [r7, #14]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	807b      	strh	r3, [r7, #2]

			Endpoint_ClearIN();
 8005e50:	f7fd ff3e 	bl	8003cd0 <Endpoint_ClearIN>
	while (Length) {
 8005e54:	887b      	ldrh	r3, [r7, #2]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1d7      	bne.n	8005e0a <Endpoint_Write_Control_Stream_LE+0x12>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	20000bb4 	.word	0x20000bb4

08005e68 <Endpoint_Write_Control_Stream_BE>:

uint8_t	Endpoint_Write_Control_Stream_BE (const void *const Buffer, uint16_t Length) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	807b      	strh	r3, [r7, #2]
	return Endpoint_Write_Control_Stream_LE(Buffer,Length);
 8005e74:	887b      	ldrh	r3, [r7, #2]
 8005e76:	4619      	mov	r1, r3
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff ffbd 	bl	8005df8 <Endpoint_Write_Control_Stream_LE>
 8005e7e:	4603      	mov	r3, r0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <Endpoint_Read_Control_Stream_LE>:

uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	807b      	strh	r3, [r7, #2]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
 8005e94:	4b15      	ldr	r3, [pc, #84]	; (8005eec <Endpoint_Read_Control_Stream_LE+0x64>)
 8005e96:	60fb      	str	r3, [r7, #12]
	uint16_t Bytes;

	while (Length) {
 8005e98:	e020      	b.n	8005edc <Endpoint_Read_Control_Stream_LE+0x54>
		if (EndPoint->IsOutRecieved) {
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d019      	beq.n	8005edc <Endpoint_Read_Control_Stream_LE+0x54>
			Bytes = EndPoint->OutBytesAvailable > Length
					? Length : EndPoint->OutBytesAvailable;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	689a      	ldr	r2, [r3, #8]
 8005eac:	887b      	ldrh	r3, [r7, #2]
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	bf28      	it	cs
 8005eb2:	4613      	movcs	r3, r2
			Bytes = EndPoint->OutBytesAvailable > Length
 8005eb4:	817b      	strh	r3, [r7, #10]
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	897a      	ldrh	r2, [r7, #10]
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f894 	bl	8005fec <thumb2_memcpy>
			EndPoint->OutBytesAvailable -= Bytes;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	689a      	ldr	r2, [r3, #8]
 8005ec8:	897b      	ldrh	r3, [r7, #10]
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	609a      	str	r2, [r3, #8]
			Length -= Bytes;
 8005ed0:	887a      	ldrh	r2, [r7, #2]
 8005ed2:	897b      	ldrh	r3, [r7, #10]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	807b      	strh	r3, [r7, #2]

			Endpoint_ClearOUT();
 8005ed8:	f7fd feae 	bl	8003c38 <Endpoint_ClearOUT>
	while (Length) {
 8005edc:	887b      	ldrh	r3, [r7, #2]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1db      	bne.n	8005e9a <Endpoint_Read_Control_Stream_LE+0x12>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	20000bb4 	.word	0x20000bb4

08005ef0 <Endpoint_Read_Control_Stream_BE>:

uint8_t	Endpoint_Read_Control_Stream_BE (void *const Buffer, uint16_t Length) {
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	460b      	mov	r3, r1
 8005efa:	807b      	strh	r3, [r7, #2]
	return Endpoint_Read_Control_Stream_LE(Buffer,Length);
 8005efc:	887b      	ldrh	r3, [r7, #2]
 8005efe:	4619      	mov	r1, r3
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7ff ffc1 	bl	8005e88 <Endpoint_Read_Control_Stream_LE>
 8005f06:	4603      	mov	r3, r0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <Endpoint_Null_Stream>:

uint8_t Endpoint_Null_Stream(uint16_t Length,
								 uint16_t* const BytesProcessed) {
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	4603      	mov	r3, r0
 8005f18:	6039      	str	r1, [r7, #0]
 8005f1a:	80fb      	strh	r3, [r7, #6]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8005f1c:	4b32      	ldr	r3, [pc, #200]	; (8005fe8 <Endpoint_Null_Stream+0xd8>)
 8005f1e:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8005f22:	461a      	mov	r2, r3
 8005f24:	232c      	movs	r3, #44	; 0x2c
 8005f26:	fb03 f302 	mul.w	r3, r3, r2
 8005f2a:	4a2f      	ldr	r2, [pc, #188]	; (8005fe8 <Endpoint_Null_Stream+0xd8>)
 8005f2c:	4413      	add	r3, r2
 8005f2e:	3304      	adds	r3, #4
 8005f30:	613b      	str	r3, [r7, #16]
		uint16_t Bytes = 0;
 8005f32:	2300      	movs	r3, #0
 8005f34:	81fb      	strh	r3, [r7, #14]
		uint16_t BytesTransfered = 0;
 8005f36:	2300      	movs	r3, #0
 8005f38:	82fb      	strh	r3, [r7, #22]
		uint8_t ErrorCode;

		if (BytesProcessed!=NULL) {
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d04b      	beq.n	8005fd8 <Endpoint_Null_Stream+0xc8>
			Length -= *BytesProcessed;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	881b      	ldrh	r3, [r3, #0]
 8005f44:	88fa      	ldrh	r2, [r7, #6]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	80fb      	strh	r3, [r7, #6]
			BytesTransfered = *BytesProcessed;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	881b      	ldrh	r3, [r3, #0]
 8005f4e:	82fb      	strh	r3, [r7, #22]
		}

		while (Length) {
 8005f50:	e042      	b.n	8005fd8 <Endpoint_Null_Stream+0xc8>
			if (ep->InInUse)
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d000      	beq.n	8005f62 <Endpoint_Null_Stream+0x52>
				continue;
 8005f60:	e03a      	b.n	8005fd8 <Endpoint_Null_Stream+0xc8>
			if (Endpoint_IsReadWriteAllowed()) {
 8005f62:	f7fd ff2d 	bl	8003dc0 <Endpoint_IsReadWriteAllowed>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d022      	beq.n	8005fb2 <Endpoint_Null_Stream+0xa2>
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	6a1a      	ldr	r2, [r3, #32]
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	1ad2      	subs	r2, r2, r3
 8005f76:	88fb      	ldrh	r3, [r7, #6]
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	bf28      	it	cs
 8005f7c:	4613      	movcs	r3, r2
 8005f7e:	81fb      	strh	r3, [r7, #14]
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	69da      	ldr	r2, [r3, #28]
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	4413      	add	r3, r2
 8005f8a:	89fa      	ldrh	r2, [r7, #14]
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f001 fd5c 	bl	8007a4c <memset>
				ep->InBytesAvailable += Bytes;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	699a      	ldr	r2, [r3, #24]
 8005f98:	89fb      	ldrh	r3, [r7, #14]
 8005f9a:	441a      	add	r2, r3
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	619a      	str	r2, [r3, #24]
				BytesTransfered += Bytes;
 8005fa0:	8afa      	ldrh	r2, [r7, #22]
 8005fa2:	89fb      	ldrh	r3, [r7, #14]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	82fb      	strh	r3, [r7, #22]
				Length -= Bytes;
 8005fa8:	88fa      	ldrh	r2, [r7, #6]
 8005faa:	89fb      	ldrh	r3, [r7, #14]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	80fb      	strh	r3, [r7, #6]
 8005fb0:	e012      	b.n	8005fd8 <Endpoint_Null_Stream+0xc8>
			}
			else {
				Endpoint_ClearIN();
 8005fb2:	f7fd fe8d 	bl	8003cd0 <Endpoint_ClearIN>
				if (BytesProcessed!=NULL) {
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d004      	beq.n	8005fc6 <Endpoint_Null_Stream+0xb6>
					*BytesProcessed = BytesTransfered;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	8afa      	ldrh	r2, [r7, #22]
 8005fc0:	801a      	strh	r2, [r3, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005fc2:	2305      	movs	r3, #5
 8005fc4:	e00c      	b.n	8005fe0 <Endpoint_Null_Stream+0xd0>
				}

				if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005fc6:	f7fd fda5 	bl	8003b14 <Endpoint_WaitUntilReady>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	737b      	strb	r3, [r7, #13]
 8005fce:	7b7b      	ldrb	r3, [r7, #13]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <Endpoint_Null_Stream+0xc8>
					return ErrorCode;
 8005fd4:	7b7b      	ldrb	r3, [r7, #13]
 8005fd6:	e003      	b.n	8005fe0 <Endpoint_Null_Stream+0xd0>
		while (Length) {
 8005fd8:	88fb      	ldrh	r3, [r7, #6]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1b9      	bne.n	8005f52 <Endpoint_Null_Stream+0x42>
				}


			}
		}
		return ENDPOINT_RWSTREAM_NoError;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	20000bb0 	.word	0x20000bb0

08005fec <thumb2_memcpy>:
   stack to improve its performance.  It copies 4 bytes at a time and
   unrolls the loop to perform 4 of these copies per loop iteration.
*/
__attribute__((naked)) void thumb2_memcpy(void* pDest, const void* pSource, size_t length)
{
    __asm (
 8005fec:	0913      	lsrs	r3, r2, #4
 8005fee:	d011      	beq.n	8006014 <thumb2_memcpy+0x28>
 8005ff0:	f851 cb04 	ldr.w	ip, [r1], #4
 8005ff4:	f840 cb04 	str.w	ip, [r0], #4
 8005ff8:	f851 cb04 	ldr.w	ip, [r1], #4
 8005ffc:	f840 cb04 	str.w	ip, [r0], #4
 8006000:	f851 cb04 	ldr.w	ip, [r1], #4
 8006004:	f840 cb04 	str.w	ip, [r0], #4
 8006008:	f851 cb04 	ldr.w	ip, [r1], #4
 800600c:	f840 cb04 	str.w	ip, [r0], #4
 8006010:	3b01      	subs	r3, #1
 8006012:	d1ed      	bne.n	8005ff0 <thumb2_memcpy+0x4>
 8006014:	f012 030f 	ands.w	r3, r2, #15
 8006018:	d005      	beq.n	8006026 <thumb2_memcpy+0x3a>
 800601a:	f811 cb01 	ldrb.w	ip, [r1], #1
 800601e:	f800 cb01 	strb.w	ip, [r0], #1
 8006022:	3b01      	subs	r3, #1
 8006024:	d1f9      	bne.n	800601a <thumb2_memcpy+0x2e>
 8006026:	4770      	bx	lr
        "    bne     3$\n"

        // Return to caller.
        "4$: bx      lr\n"
    );
}
 8006028:	bf00      	nop

0800602a <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 800602a:	b480      	push	{r7}
 800602c:	b083      	sub	sp, #12
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
 8006032:	460b      	mov	r3, r1
 8006034:	70fb      	strb	r3, [r7, #3]
 8006036:	4613      	mov	r3, r2
 8006038:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 800603a:	78fb      	ldrb	r3, [r7, #3]
 800603c:	089b      	lsrs	r3, r3, #2
 800603e:	b2db      	uxtb	r3, r3
 8006040:	4618      	mov	r0, r3
 8006042:	78fb      	ldrb	r3, [r7, #3]
 8006044:	089b      	lsrs	r3, r3, #2
 8006046:	b2db      	uxtb	r3, r3
 8006048:	461a      	mov	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3204      	adds	r2, #4
 800604e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006052:	78fb      	ldrb	r3, [r7, #3]
 8006054:	f003 0303 	and.w	r3, r3, #3
 8006058:	00db      	lsls	r3, r3, #3
 800605a:	21f8      	movs	r1, #248	; 0xf8
 800605c:	fa01 f303 	lsl.w	r3, r1, r3
 8006060:	43db      	mvns	r3, r3
 8006062:	ea02 0103 	and.w	r1, r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	1d02      	adds	r2, r0, #4
 800606a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 800606e:	78fb      	ldrb	r3, [r7, #3]
 8006070:	089b      	lsrs	r3, r3, #2
 8006072:	b2db      	uxtb	r3, r3
 8006074:	4618      	mov	r0, r3
 8006076:	78fb      	ldrb	r3, [r7, #3]
 8006078:	089b      	lsrs	r3, r3, #2
 800607a:	b2db      	uxtb	r3, r3
 800607c:	461a      	mov	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3204      	adds	r2, #4
 8006082:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006086:	78b9      	ldrb	r1, [r7, #2]
 8006088:	78fb      	ldrb	r3, [r7, #3]
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	00db      	lsls	r3, r3, #3
 8006090:	fa01 f303 	lsl.w	r3, r1, r3
 8006094:	ea42 0103 	orr.w	r1, r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	1d02      	adds	r2, r0, #4
 800609c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]
 80060b8:	4613      	mov	r3, r2
 80060ba:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80060c0:	78fb      	ldrb	r3, [r7, #3]
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	2103      	movs	r1, #3
 80060c6:	fa01 f303 	lsl.w	r3, r1, r3
 80060ca:	43db      	mvns	r3, r3
 80060cc:	401a      	ands	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80060d6:	78b9      	ldrb	r1, [r7, #2]
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	fa01 f303 	lsl.w	r3, r1, r3
 80060e0:	431a      	orrs	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	675a      	str	r2, [r3, #116]	; 0x74
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
	...

080060f4 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	460b      	mov	r3, r1
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8006102:	7afb      	ldrb	r3, [r7, #11]
 8006104:	089b      	lsrs	r3, r3, #2
 8006106:	b2db      	uxtb	r3, r3
 8006108:	4618      	mov	r0, r3
 800610a:	7afb      	ldrb	r3, [r7, #11]
 800610c:	089b      	lsrs	r3, r3, #2
 800610e:	b2db      	uxtb	r3, r3
 8006110:	461a      	mov	r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	3204      	adds	r2, #4
 8006116:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800611a:	7afb      	ldrb	r3, [r7, #11]
 800611c:	f003 0303 	and.w	r3, r3, #3
 8006120:	00db      	lsls	r3, r3, #3
 8006122:	21f8      	movs	r1, #248	; 0xf8
 8006124:	fa01 f303 	lsl.w	r3, r1, r3
 8006128:	43db      	mvns	r3, r3
 800612a:	ea02 0103 	and.w	r1, r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	1d02      	adds	r2, r0, #4
 8006132:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800613a:	7afb      	ldrb	r3, [r7, #11]
 800613c:	005b      	lsls	r3, r3, #1
 800613e:	2103      	movs	r1, #3
 8006140:	fa01 f303 	lsl.w	r3, r1, r3
 8006144:	43db      	mvns	r3, r3
 8006146:	401a      	ands	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	4a38      	ldr	r2, [pc, #224]	; (8006230 <XMC_GPIO_Init+0x13c>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d003      	beq.n	800615c <XMC_GPIO_Init+0x68>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4a37      	ldr	r2, [pc, #220]	; (8006234 <XMC_GPIO_Init+0x140>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d10a      	bne.n	8006172 <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006160:	7afb      	ldrb	r3, [r7, #11]
 8006162:	2101      	movs	r1, #1
 8006164:	fa01 f303 	lsl.w	r3, r1, r3
 8006168:	43db      	mvns	r3, r3
 800616a:	401a      	ands	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	661a      	str	r2, [r3, #96]	; 0x60
 8006170:	e03c      	b.n	80061ec <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685a      	ldr	r2, [r3, #4]
 8006176:	7afb      	ldrb	r3, [r7, #11]
 8006178:	409a      	lsls	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 800617e:	7afb      	ldrb	r3, [r7, #11]
 8006180:	08db      	lsrs	r3, r3, #3
 8006182:	b2db      	uxtb	r3, r3
 8006184:	4618      	mov	r0, r3
 8006186:	7afb      	ldrb	r3, [r7, #11]
 8006188:	08db      	lsrs	r3, r3, #3
 800618a:	b2db      	uxtb	r3, r3
 800618c:	461a      	mov	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	3210      	adds	r2, #16
 8006192:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006196:	7afb      	ldrb	r3, [r7, #11]
 8006198:	f003 0307 	and.w	r3, r3, #7
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	2107      	movs	r1, #7
 80061a0:	fa01 f303 	lsl.w	r3, r1, r3
 80061a4:	43db      	mvns	r3, r3
 80061a6:	ea02 0103 	and.w	r1, r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f100 0210 	add.w	r2, r0, #16
 80061b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 80061b4:	7afb      	ldrb	r3, [r7, #11]
 80061b6:	08db      	lsrs	r3, r3, #3
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	4618      	mov	r0, r3
 80061bc:	7afb      	ldrb	r3, [r7, #11]
 80061be:	08db      	lsrs	r3, r3, #3
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	461a      	mov	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	3210      	adds	r2, #16
 80061c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	7a1b      	ldrb	r3, [r3, #8]
 80061d0:	4619      	mov	r1, r3
 80061d2:	7afb      	ldrb	r3, [r7, #11]
 80061d4:	f003 0307 	and.w	r3, r3, #7
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	fa01 f303 	lsl.w	r3, r1, r3
 80061de:	ea42 0103 	orr.w	r1, r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f100 0210 	add.w	r2, r0, #16
 80061e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80061ec:	7afb      	ldrb	r3, [r7, #11]
 80061ee:	089b      	lsrs	r3, r3, #2
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	4618      	mov	r0, r3
 80061f4:	7afb      	ldrb	r3, [r7, #11]
 80061f6:	089b      	lsrs	r3, r3, #2
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	461a      	mov	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3204      	adds	r2, #4
 8006200:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	4619      	mov	r1, r3
 800620a:	7afb      	ldrb	r3, [r7, #11]
 800620c:	f003 0303 	and.w	r3, r3, #3
 8006210:	00db      	lsls	r3, r3, #3
 8006212:	fa01 f303 	lsl.w	r3, r1, r3
 8006216:	ea42 0103 	orr.w	r1, r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	1d02      	adds	r2, r0, #4
 800621e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8006222:	bf00      	nop
 8006224:	3714      	adds	r7, #20
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	48028e00 	.word	0x48028e00
 8006234:	48028f00 	.word	0x48028f00

08006238 <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	460b      	mov	r3, r1
 8006242:	70fb      	strb	r3, [r7, #3]
 8006244:	4613      	mov	r3, r2
 8006246:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8006248:	78fb      	ldrb	r3, [r7, #3]
 800624a:	08db      	lsrs	r3, r3, #3
 800624c:	b2db      	uxtb	r3, r3
 800624e:	4618      	mov	r0, r3
 8006250:	78fb      	ldrb	r3, [r7, #3]
 8006252:	08db      	lsrs	r3, r3, #3
 8006254:	b2db      	uxtb	r3, r3
 8006256:	461a      	mov	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	3210      	adds	r2, #16
 800625c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006260:	78fb      	ldrb	r3, [r7, #3]
 8006262:	f003 0307 	and.w	r3, r3, #7
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	2107      	movs	r1, #7
 800626a:	fa01 f303 	lsl.w	r3, r1, r3
 800626e:	43db      	mvns	r3, r3
 8006270:	ea02 0103 	and.w	r1, r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f100 0210 	add.w	r2, r0, #16
 800627a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800627e:	78fb      	ldrb	r3, [r7, #3]
 8006280:	08db      	lsrs	r3, r3, #3
 8006282:	b2db      	uxtb	r3, r3
 8006284:	4618      	mov	r0, r3
 8006286:	78fb      	ldrb	r3, [r7, #3]
 8006288:	08db      	lsrs	r3, r3, #3
 800628a:	b2db      	uxtb	r3, r3
 800628c:	461a      	mov	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	3210      	adds	r2, #16
 8006292:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006296:	78b9      	ldrb	r1, [r7, #2]
 8006298:	78fb      	ldrb	r3, [r7, #3]
 800629a:	f003 0307 	and.w	r3, r3, #7
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	fa01 f303 	lsl.w	r3, r1, r3
 80062a4:	ea42 0103 	orr.w	r1, r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f100 0210 	add.w	r2, r0, #16
 80062ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <XMC_CCU4_StartPrescaler>:
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	60da      	str	r2, [r3, #12]
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <XMC_CCU4_SLICE_SetDitherCompareValue>:
 *
  * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_EnableDithering().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetDitherCompareValue(XMC_CCU4_SLICE_t *const slice, const uint8_t comp_val)
{
 80062de:	b480      	push	{r7}
 80062e0:	b083      	sub	sp, #12
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	460b      	mov	r3, r1
 80062e8:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_SetDitherCompareValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->DITS = comp_val;
 80062ea:	78fa      	ldrb	r2, [r7, #3]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	621a      	str	r2, [r3, #32]
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <XMC_CCU4_lAssertReset>:
/*********************************************************************************************************************
 * LOCAL ROUTINES
 ********************************************************************************************************************/
#if defined(PERIPHERAL_RESET_SUPPORTED)
__STATIC_INLINE void XMC_CCU4_lAssertReset(const XMC_CCU4_MODULE_t *const module)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a11      	ldr	r2, [pc, #68]	; (800634c <XMC_CCU4_lAssertReset+0x50>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d103      	bne.n	8006314 <XMC_CCU4_lAssertReset+0x18>
  {
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 800630c:	2004      	movs	r0, #4
 800630e:	f7fe fab1 	bl	8004874 <XMC_SCU_RESET_AssertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}
 8006312:	e016      	b.n	8006342 <XMC_CCU4_lAssertReset+0x46>
  else if (module == CCU41)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a0e      	ldr	r2, [pc, #56]	; (8006350 <XMC_CCU4_lAssertReset+0x54>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d103      	bne.n	8006324 <XMC_CCU4_lAssertReset+0x28>
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 800631c:	2008      	movs	r0, #8
 800631e:	f7fe faa9 	bl	8004874 <XMC_SCU_RESET_AssertPeripheralReset>
}
 8006322:	e00e      	b.n	8006342 <XMC_CCU4_lAssertReset+0x46>
  else if (module == CCU42)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a0b      	ldr	r2, [pc, #44]	; (8006354 <XMC_CCU4_lAssertReset+0x58>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d103      	bne.n	8006334 <XMC_CCU4_lAssertReset+0x38>
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 800632c:	2010      	movs	r0, #16
 800632e:	f7fe faa1 	bl	8004874 <XMC_SCU_RESET_AssertPeripheralReset>
}
 8006332:	e006      	b.n	8006342 <XMC_CCU4_lAssertReset+0x46>
  else if (module == CCU43)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a08      	ldr	r2, [pc, #32]	; (8006358 <XMC_CCU4_lAssertReset+0x5c>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d102      	bne.n	8006342 <XMC_CCU4_lAssertReset+0x46>
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 800633c:	4807      	ldr	r0, [pc, #28]	; (800635c <XMC_CCU4_lAssertReset+0x60>)
 800633e:	f7fe fa99 	bl	8004874 <XMC_SCU_RESET_AssertPeripheralReset>
}
 8006342:	bf00      	nop
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	4000c000 	.word	0x4000c000
 8006350:	40010000 	.word	0x40010000
 8006354:	40014000 	.word	0x40014000
 8006358:	48004000 	.word	0x48004000
 800635c:	10000001 	.word	0x10000001

08006360 <XMC_CCU4_lDeassertReset>:

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a11      	ldr	r2, [pc, #68]	; (80063b0 <XMC_CCU4_lDeassertReset+0x50>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d103      	bne.n	8006378 <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8006370:	2004      	movs	r0, #4
 8006372:	f7fe fa9d 	bl	80048b0 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 8006376:	e016      	b.n	80063a6 <XMC_CCU4_lDeassertReset+0x46>
  else if (module == CCU41)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a0e      	ldr	r2, [pc, #56]	; (80063b4 <XMC_CCU4_lDeassertReset+0x54>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d103      	bne.n	8006388 <XMC_CCU4_lDeassertReset+0x28>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8006380:	2008      	movs	r0, #8
 8006382:	f7fe fa95 	bl	80048b0 <XMC_SCU_RESET_DeassertPeripheralReset>
}
 8006386:	e00e      	b.n	80063a6 <XMC_CCU4_lDeassertReset+0x46>
  else if (module == CCU42)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a0b      	ldr	r2, [pc, #44]	; (80063b8 <XMC_CCU4_lDeassertReset+0x58>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d103      	bne.n	8006398 <XMC_CCU4_lDeassertReset+0x38>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8006390:	2010      	movs	r0, #16
 8006392:	f7fe fa8d 	bl	80048b0 <XMC_SCU_RESET_DeassertPeripheralReset>
}
 8006396:	e006      	b.n	80063a6 <XMC_CCU4_lDeassertReset+0x46>
  else if (module == CCU43)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a08      	ldr	r2, [pc, #32]	; (80063bc <XMC_CCU4_lDeassertReset+0x5c>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d102      	bne.n	80063a6 <XMC_CCU4_lDeassertReset+0x46>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 80063a0:	4807      	ldr	r0, [pc, #28]	; (80063c0 <XMC_CCU4_lDeassertReset+0x60>)
 80063a2:	f7fe fa85 	bl	80048b0 <XMC_SCU_RESET_DeassertPeripheralReset>
}
 80063a6:	bf00      	nop
 80063a8:	3708      	adds	r7, #8
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	4000c000 	.word	0x4000c000
 80063b4:	40010000 	.word	0x40010000
 80063b8:	40014000 	.word	0x40014000
 80063bc:	48004000 	.word	0x48004000
 80063c0:	10000001 	.word	0x10000001

080063c4 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 80063cc:	2010      	movs	r0, #16
 80063ce:	f7fe fd59 	bl	8004e84 <XMC_SCU_CLOCK_EnableClock>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ffc4 	bl	8006360 <XMC_CCU4_lDeassertReset>
#endif
}
 80063d8:	bf00      	nop
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <XMC_CCU4_DisableModule>:

void XMC_CCU4_DisableModule(XMC_CCU4_MODULE_t *const module)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_DisableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lAssertReset(module);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f7ff ff87 	bl	80062fc <XMC_CCU4_lAssertReset>
#endif
  
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lGateClock(module);
#endif
}
 80063ee:	bf00      	nop
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <XMC_CCU4_Init>:

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b084      	sub	sp, #16
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
 80063fe:	460b      	mov	r3, r1
 8006400:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7ff ffde 	bl	80063c4 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7ff ff58 	bl	80062be <XMC_CCU4_StartPrescaler>
  
  gctrl = module->GCTRL;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800641a:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 800641c:	78fb      	ldrb	r3, [r7, #3]
 800641e:	039b      	lsls	r3, r3, #14
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	4313      	orrs	r3, r2
 8006424:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	601a      	str	r2, [r3, #0]
}
 800642c:	bf00      	nop
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <XMC_CCU4_SetModuleClock>:

/* API to select CCU4 module clock */
void XMC_CCU4_SetModuleClock(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_CLOCK_t clock)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	70fb      	strb	r3, [r7, #3]
  uint32_t gctrl;

  XMC_ASSERT("XMC_CCU4_SetModuleClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_SetModuleClock:Invalid Module Clock", XMC_CCU4_SLICE_CHECK_CLOCK(clock));

  gctrl = module->GCTRL;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_PCIS_Msk);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800644c:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) clock) << CCU4_GCTRL_PCIS_Pos;
 800644e:	78fb      	ldrb	r3, [r7, #3]
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	4313      	orrs	r3, r2
 8006456:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	601a      	str	r2, [r3, #0]
}
 800645e:	bf00      	nop
 8006460:	3714      	adds	r7, #20
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <XMC_CCU4_SetMultiChannelShadowTransferMode>:

/* API to configure the multichannel shadow transfer request via SW and via the CCU4x.MCSS input. */
void XMC_CCU4_SetMultiChannelShadowTransferMode(XMC_CCU4_MODULE_t *const module, const uint32_t slice_mode_msk)
{
 800646a:	b480      	push	{r7}
 800646c:	b085      	sub	sp, #20
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
 8006472:	6039      	str	r1, [r7, #0]
  uint32_t gctrl;

  XMC_ASSERT("XMC_CCU4_SetMultiChannelShadowTransferMode:Invalid module Pointer", XMC_CCU4_IsValidModule(module));
  
  gctrl = module->GCTRL;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t)slice_mode_msk >> 16U);
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	0c1b      	lsrs	r3, r3, #16
 800647e:	43db      	mvns	r3, r3
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	4013      	ands	r3, r2
 8006484:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t)slice_mode_msk & 0xFFFFU);
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	b29b      	uxth	r3, r3
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]
  module->GCTRL = gctrl;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	601a      	str	r2, [r3, #0]
}
 8006496:	bf00      	nop
 8006498:	3714      	adds	r7, #20
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <XMC_CCU4_SLICE_CompareInit>:

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b083      	sub	sp, #12
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
 80064aa:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	795b      	ldrb	r3, [r3, #5]
 80064b8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	051a      	lsls	r2, r3, #20
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	791b      	ldrb	r3, [r3, #4]
 80064c8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	461a      	mov	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	795b      	ldrb	r3, [r3, #5]
 80064d8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	461a      	mov	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	795b      	ldrb	r3, [r3, #5]
 80064e8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	461a      	mov	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	791b      	ldrb	r3, [r3, #4]
 80064f8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	461a      	mov	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <XMC_CCU4_SLICE_CaptureInit>:

/* API to configure CC4 Slice for Capture */
void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
                            const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Capture Init Pointer is NULL",
             (XMC_CCU4_SLICE_CAPTURE_CONFIG_t *) NULL != capture_init);

  /* Program the capture mode */
  slice->TC = capture_init->tc;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t)capture_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	795b      	ldrb	r3, [r3, #5]
 8006526:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800652a:	b2db      	uxtb	r3, r3
 800652c:	051a      	lsls	r2, r3, #20
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) capture_init->prescaler_initval;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	791b      	ldrb	r3, [r3, #4]
 8006536:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800653a:	b2db      	uxtb	r3, r3
 800653c:	461a      	mov	r2, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program initial floating prescaler compare value */
  slice->FPCS = (uint32_t) capture_init->float_limit;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	791b      	ldrb	r3, [r3, #4]
 8006546:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800654a:	b2db      	uxtb	r3, r3
 800654c:	461a      	mov	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006552:	bf00      	nop
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr

0800655e <XMC_CCU4_SLICE_StartConfig>:

/* API to configure the Start trigger function of a slice */
void XMC_CCU4_SLICE_StartConfig(XMC_CCU4_SLICE_t *const slice,
                            const XMC_CCU4_SLICE_EVENT_t event,
                                const XMC_CCU4_SLICE_START_MODE_t start_mode)
{
 800655e:	b480      	push	{r7}
 8006560:	b085      	sub	sp, #20
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
 8006566:	460b      	mov	r3, r1
 8006568:	70fb      	strb	r3, [r7, #3]
 800656a:	4613      	mov	r3, r2
 800656c:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Start Mode", 
             ((start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR) ||\
              (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START)));
  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	60bb      	str	r3, [r7, #8]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_STRTS_Msk);
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	f023 0303 	bic.w	r3, r3, #3
 800657a:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_STRTS_Pos;
 800657c:	78fb      	ldrb	r3, [r7, #3]
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	4313      	orrs	r3, r2
 8006582:	60bb      	str	r3, [r7, #8]

  slice->CMC = cmc;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68ba      	ldr	r2, [r7, #8]
 8006588:	605a      	str	r2, [r3, #4]
  
  tc  = slice->TC;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	60fb      	str	r3, [r7, #12]
  /* Next, Configure the start mode */
  if (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR)
 8006590:	78bb      	ldrb	r3, [r7, #2]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d104      	bne.n	80065a0 <XMC_CCU4_SLICE_StartConfig+0x42>
  {
    tc |= (uint32_t)CCU4_CC4_TC_STRM_Msk;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	e003      	b.n	80065a8 <XMC_CCU4_SLICE_StartConfig+0x4a>
  }
  else
  {
    tc &= ~((uint32_t)CCU4_CC4_TC_STRM_Msk);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065a6:	60fb      	str	r3, [r7, #12]
  }
  
  slice->TC = tc;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	615a      	str	r2, [r3, #20]
}
 80065ae:	bf00      	nop
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <XMC_CCU4_SLICE_StopConfig>:

/* API to configure the Stop trigger function of a slice */
void XMC_CCU4_SLICE_StopConfig(XMC_CCU4_SLICE_t *const slice,
                           const XMC_CCU4_SLICE_EVENT_t event,
                               const XMC_CCU4_SLICE_END_MODE_t end_mode)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b085      	sub	sp, #20
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	460b      	mov	r3, r1
 80065c4:	70fb      	strb	r3, [r7, #3]
 80065c6:	4613      	mov	r3, r2
 80065c8:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StopConfig:Invalid Start Mode", XMC_CCU4_CHECK_END_MODE(end_mode));
  
  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_ENDS_Msk);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 030c 	bic.w	r3, r3, #12
 80065d6:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_ENDS_Pos;
 80065d8:	78fb      	ldrb	r3, [r7, #3]
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4313      	orrs	r3, r2
 80065e0:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	605a      	str	r2, [r3, #4]
  
  /* Next, Configure the stop mode */
  tc = slice->TC;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	60bb      	str	r3, [r7, #8]
  tc &= ~((uint32_t) CCU4_CC4_TC_ENDM_Msk);
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065f4:	60bb      	str	r3, [r7, #8]
  tc |= ((uint32_t) end_mode) << CCU4_CC4_TC_ENDM_Pos;
 80065f6:	78bb      	ldrb	r3, [r7, #2]
 80065f8:	021b      	lsls	r3, r3, #8
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	60bb      	str	r3, [r7, #8]

  slice->TC = tc;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68ba      	ldr	r2, [r7, #8]
 8006604:	615a      	str	r2, [r3, #20]
}
 8006606:	bf00      	nop
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <XMC_CCU4_SLICE_LoadConfig>:

/* API to configure the Load trigger function of a slice */
void XMC_CCU4_SLICE_LoadConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 8006612:	b480      	push	{r7}
 8006614:	b085      	sub	sp, #20
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
 800661a:	460b      	mov	r3, r1
 800661c:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_LoadConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_LoadConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the load function */
  cmc = slice->CMC;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_LDS_Msk);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800662a:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_LDS_Pos;
 800662c:	78fb      	ldrb	r3, [r7, #3]
 800662e:	031b      	lsls	r3, r3, #12
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	4313      	orrs	r3, r2
 8006634:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	605a      	str	r2, [r3, #4]
}
 800663c:	bf00      	nop
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <XMC_CCU4_SLICE_ModulationConfig>:
/* API to configure the slice modulation function */
void XMC_CCU4_SLICE_ModulationConfig(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_EVENT_t event,
                                     const XMC_CCU4_SLICE_MODULATION_MODE_t mod_mode,
                                     const bool synch_with_pwm)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	4608      	mov	r0, r1
 8006652:	4611      	mov	r1, r2
 8006654:	461a      	mov	r2, r3
 8006656:	4603      	mov	r3, r0
 8006658:	70fb      	strb	r3, [r7, #3]
 800665a:	460b      	mov	r3, r1
 800665c:	70bb      	strb	r3, [r7, #2]
 800665e:	4613      	mov	r3, r2
 8006660:	707b      	strb	r3, [r7, #1]
  XMC_ASSERT("XMC_CCU4_SLICE_ModulationConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_ModulationConfig:Invalid Modulation Mode",
             ((mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT) ||\
              (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT)));
  
  tc  = slice->TC;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	60fb      	str	r3, [r7, #12]
  cmc = slice->CMC;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	60bb      	str	r3, [r7, #8]
  
  /* First, Bind the event with the modulation function */
  cmc &= ~((uint32_t) CCU4_CC4_CMC_MOS_Msk);
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8006674:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_MOS_Pos;
 8006676:	78fb      	ldrb	r3, [r7, #3]
 8006678:	049b      	lsls	r3, r3, #18
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	4313      	orrs	r3, r2
 800667e:	60bb      	str	r3, [r7, #8]
  slice->CMC = cmc;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	605a      	str	r2, [r3, #4]
  
  /* Next, Modulation mode */
  if (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT)
 8006686:	78bb      	ldrb	r3, [r7, #2]
 8006688:	2b01      	cmp	r3, #1
 800668a:	d104      	bne.n	8006696 <XMC_CCU4_SLICE_ModulationConfig+0x4e>
  {
    tc |= (uint32_t) CCU4_CC4_TC_EMT_Msk;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	e003      	b.n	800669e <XMC_CCU4_SLICE_ModulationConfig+0x56>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_EMT_Msk);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800669c:	60fb      	str	r3, [r7, #12]
  }

  /* Synchronization of modulation effect with PWM cycle */
  if (synch_with_pwm == (bool) true)
 800669e:	787b      	ldrb	r3, [r7, #1]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d004      	beq.n	80066ae <XMC_CCU4_SLICE_ModulationConfig+0x66>
  {
    tc |= (uint32_t) CCU4_CC4_TC_EMS_Msk;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80066aa:	60fb      	str	r3, [r7, #12]
 80066ac:	e003      	b.n	80066b6 <XMC_CCU4_SLICE_ModulationConfig+0x6e>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_EMS_Msk);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80066b4:	60fb      	str	r3, [r7, #12]
  }
  
  slice->TC = tc;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	615a      	str	r2, [r3, #20]
}
 80066bc:	bf00      	nop
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <XMC_CCU4_SLICE_CountConfig>:

/* API to configure the slice count function */
void XMC_CCU4_SLICE_CountConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_CountConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CountConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the count function */
  cmc = slice->CMC;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CNTS_Msk);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80066e0:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CNTS_Pos;
 80066e2:	78fb      	ldrb	r3, [r7, #3]
 80066e4:	039b      	lsls	r3, r3, #14
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	605a      	str	r2, [r3, #4]
}
 80066f2:	bf00      	nop
 80066f4:	3714      	adds	r7, #20
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <XMC_CCU4_SLICE_GateConfig>:

/* API to configure slice gate function */
void XMC_CCU4_SLICE_GateConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 80066fe:	b480      	push	{r7}
 8006700:	b085      	sub	sp, #20
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
 8006706:	460b      	mov	r3, r1
 8006708:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_GateConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GateConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the gate function */
  cmc = slice->CMC;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_GATES_Msk);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006716:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_GATES_Pos;
 8006718:	78fb      	ldrb	r3, [r7, #3]
 800671a:	021b      	lsls	r3, r3, #8
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	4313      	orrs	r3, r2
 8006720:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	605a      	str	r2, [r3, #4]
}
 8006728:	bf00      	nop
 800672a:	3714      	adds	r7, #20
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <XMC_CCU4_SLICE_Capture0Config>:

/* API to configure Capture-0 function */
void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	460b      	mov	r3, r1
 800673e:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the gate function */
  cmc = slice->CMC;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP0S_Msk);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800674c:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP0S_Pos;
 800674e:	78fb      	ldrb	r3, [r7, #3]
 8006750:	011b      	lsls	r3, r3, #4
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	4313      	orrs	r3, r2
 8006756:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	605a      	str	r2, [r3, #4]
}
 800675e:	bf00      	nop
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <XMC_CCU4_SLICE_Capture1Config>:

/* API to configure Capture-1 function */
void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 800676a:	b480      	push	{r7}
 800676c:	b085      	sub	sp, #20
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	460b      	mov	r3, r1
 8006774:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the gate function */
  cmc = slice->CMC;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP1S_Msk);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006782:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP1S_Pos;
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	019b      	lsls	r3, r3, #6
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	4313      	orrs	r3, r2
 800678c:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	605a      	str	r2, [r3, #4]
}
 8006794:	bf00      	nop
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <XMC_CCU4_SLICE_DirectionConfig>:

/* API to configure direction function */
void XMC_CCU4_SLICE_DirectionConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	460b      	mov	r3, r1
 80067aa:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_DirectionConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_DirectionConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  
  /* Bind the event with the direction function */
  cmc = slice->CMC;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_UDS_Msk);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80067b8:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_UDS_Pos;
 80067ba:	78fb      	ldrb	r3, [r7, #3]
 80067bc:	029b      	lsls	r3, r3, #10
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
  
  slice->CMC = cmc;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	605a      	str	r2, [r3, #4]
}
 80067ca:	bf00      	nop
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <XMC_CCU4_SLICE_StatusBitOverrideConfig>:

/* API to configure slice status bit override function */
void XMC_CCU4_SLICE_StatusBitOverrideConfig(XMC_CCU4_SLICE_t *const slice)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b085      	sub	sp, #20
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  uint32_t cmc;
  
  XMC_ASSERT("XMC_CCU4_SLICE_StatusBitOverrideConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  
  /* Bind the event with the override function */
  cmc = slice->CMC;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	60fb      	str	r3, [r7, #12]
  /* Map status bit trigger override to Event 1 & 
         status bit value override to Event 2 */
  cmc &= ~((uint32_t) CCU4_CC4_CMC_OFS_Msk);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067ea:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) 1) << CCU4_CC4_CMC_OFS_Pos;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067f2:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	605a      	str	r2, [r3, #4]
}
 80067fa:	bf00      	nop
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <XMC_CCU4_SLICE_TrapConfig>:

/* API to configure trap function */
void XMC_CCU4_SLICE_TrapConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_TRAP_EXIT_MODE_t exit_mode,
                               const bool synch_with_pwm)
{
 8006806:	b480      	push	{r7}
 8006808:	b085      	sub	sp, #20
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
 800680e:	460b      	mov	r3, r1
 8006810:	70fb      	strb	r3, [r7, #3]
 8006812:	4613      	mov	r3, r2
 8006814:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_TrapConfig:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_TrapConfig:Invalid Exit Mode", ((exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC) ||\
                                                             (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)));
    
  /* First, Map trap function to Event 2 */
  cmc = slice->CMC;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	60bb      	str	r3, [r7, #8]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_TS_Msk);
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006822:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) 1) << CCU4_CC4_CMC_TS_Pos;
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800682a:	60bb      	str	r3, [r7, #8]
  slice->CMC = cmc;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68ba      	ldr	r2, [r7, #8]
 8006830:	605a      	str	r2, [r3, #4]
  
  /* Next, Configure synchronization option */
  tc = slice->TC;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	60fb      	str	r3, [r7, #12]

  if (synch_with_pwm == (bool) true)
 8006838:	78bb      	ldrb	r3, [r7, #2]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d004      	beq.n	8006848 <XMC_CCU4_SLICE_TrapConfig+0x42>
  {
    tc |= (uint32_t) CCU4_CC4_TC_TRPSE_Msk;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006844:	60fb      	str	r3, [r7, #12]
 8006846:	e003      	b.n	8006850 <XMC_CCU4_SLICE_TrapConfig+0x4a>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSE_Msk);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800684e:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure exit mode */
  if (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)
 8006850:	78fb      	ldrb	r3, [r7, #3]
 8006852:	2b01      	cmp	r3, #1
 8006854:	d104      	bne.n	8006860 <XMC_CCU4_SLICE_TrapConfig+0x5a>
  {
    tc |= (uint32_t) CCU4_CC4_TC_TRPSW_Msk;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800685c:	60fb      	str	r3, [r7, #12]
 800685e:	e003      	b.n	8006868 <XMC_CCU4_SLICE_TrapConfig+0x62>
  }
  else
  {
    tc &= ~((uint32_t) CCU4_CC4_TC_TRPSW_Msk);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006866:	60fb      	str	r3, [r7, #12]
  }
  
  slice->TC = tc;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	615a      	str	r2, [r3, #20]
}
 800686e:	bf00      	nop
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent>:

/* API to configure a slice Status Bit Override event */
void XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU4_SLICE_t *const slice,
                                                    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev1_config,
                                                    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev2_config)
{
 800687a:	b480      	push	{r7}
 800687c:	b087      	sub	sp, #28
 800687e:	af00      	add	r7, sp, #0
 8006880:	60f8      	str	r0, [r7, #12]
 8006882:	60b9      	str	r1, [r7, #8]
 8006884:	607a      	str	r2, [r7, #4]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS1_EV2IS_Pos);
  ins |= ((uint32_t) ev2_config->mapped_input) << CCU4_CC4_INS1_EV2IS_Pos;
  
  slice->INS1 = ins;
#else
  ins = slice->INS;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	617b      	str	r3, [r7, #20]

  /* Configure the edge sensitivity for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << CCU4_CC4_INS_EV1EM_Pos);
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8006892:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->edge) << CCU4_CC4_INS_EV1EM_Pos;
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	785b      	ldrb	r3, [r3, #1]
 8006898:	049b      	lsls	r3, r3, #18
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	4313      	orrs	r3, r2
 800689e:	617b      	str	r3, [r7, #20]
  
  /* Configure the edge sensitivity for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << CCU4_CC4_INS_EV2EM_Pos);
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80068a6:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->edge) << CCU4_CC4_INS_EV2EM_Pos;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	785b      	ldrb	r3, [r3, #1]
 80068ac:	051b      	lsls	r3, r3, #20
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	617b      	str	r3, [r7, #20]
  
  /* Configure the level sensitivity for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << CCU4_CC4_INS_EV1LM_Pos);
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80068ba:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->level) << CCU4_CC4_INS_EV1LM_Pos;
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	789b      	ldrb	r3, [r3, #2]
 80068c0:	05db      	lsls	r3, r3, #23
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	617b      	str	r3, [r7, #20]
  
  /* Configure the level sensitivity for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << CCU4_CC4_INS_EV2LM_Pos);
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068ce:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->level) << CCU4_CC4_INS_EV2LM_Pos;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	789b      	ldrb	r3, [r3, #2]
 80068d4:	061b      	lsls	r3, r3, #24
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	4313      	orrs	r3, r2
 80068da:	617b      	str	r3, [r7, #20]
  
  /* Configure the debounce filter for event 1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << CCU4_CC4_INS_LPF1M_Pos);
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 80068e2:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->duration) << CCU4_CC4_INS_LPF1M_Pos;
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	78db      	ldrb	r3, [r3, #3]
 80068e8:	06db      	lsls	r3, r3, #27
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]

  /* Configure the debounce filter for event 2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << CCU4_CC4_INS_LPF2M_Pos);
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80068f6:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->duration) << CCU4_CC4_INS_LPF2M_Pos;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	78db      	ldrb	r3, [r3, #3]
 80068fc:	075b      	lsls	r3, r3, #29
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	4313      	orrs	r3, r2
 8006902:	617b      	str	r3, [r7, #20]
  
  /* Next, the input for Event1 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS_EV1IS_Pos);
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800690a:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev1_config->mapped_input) << CCU4_CC4_INS_EV1IS_Pos;
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	011b      	lsls	r3, r3, #4
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	4313      	orrs	r3, r2
 8006916:	617b      	str	r3, [r7, #20]

  /* Finally, the input for Event2 */
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << CCU4_CC4_INS_EV2IS_Pos);
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800691e:	617b      	str	r3, [r7, #20]
  ins |= ((uint32_t) ev2_config->mapped_input) << CCU4_CC4_INS_EV2IS_Pos;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	021b      	lsls	r3, r3, #8
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	4313      	orrs	r3, r2
 800692a:	617b      	str	r3, [r7, #20]
  
  slice->INS = ins;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	601a      	str	r2, [r3, #0]
#endif
}
 8006932:	bf00      	nop
 8006934:	371c      	adds	r7, #28
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
 800693e:	b480      	push	{r7}
 8006940:	b089      	sub	sp, #36	; 0x24
 8006942:	af00      	add	r7, sp, #0
 8006944:	60f8      	str	r0, [r7, #12]
 8006946:	460b      	mov	r3, r1
 8006948:	607a      	str	r2, [r7, #4]
 800694a:	72fb      	strb	r3, [r7, #11]
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) ||\
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period", 
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
 800694c:	7afb      	ldrb	r3, [r7, #11]
 800694e:	3b01      	subs	r3, #1
 8006950:	77fb      	strb	r3, [r7, #31]
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS1 = ins;

#else
  ins = slice->INS;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	61bb      	str	r3, [r7, #24]
  
  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS_EV0EM_Pos) + (uint8_t)(offset << 1U);
 8006958:	7ffb      	ldrb	r3, [r7, #31]
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	b2db      	uxtb	r3, r3
 800695e:	3310      	adds	r3, #16
 8006960:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
 8006962:	7dfb      	ldrb	r3, [r7, #23]
 8006964:	2203      	movs	r2, #3
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	43db      	mvns	r3, r3
 800696c:	69ba      	ldr	r2, [r7, #24]
 800696e:	4013      	ands	r3, r2
 8006970:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->edge) << pos;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	785b      	ldrb	r3, [r3, #1]
 8006976:	461a      	mov	r2, r3
 8006978:	7dfb      	ldrb	r3, [r7, #23]
 800697a:	fa02 f303 	lsl.w	r3, r2, r3
 800697e:	69ba      	ldr	r2, [r7, #24]
 8006980:	4313      	orrs	r3, r2
 8006982:	61bb      	str	r3, [r7, #24]
  
  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS_EV0LM_Pos) + offset;
 8006984:	7ffb      	ldrb	r3, [r7, #31]
 8006986:	3316      	adds	r3, #22
 8006988:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
 800698a:	7dfb      	ldrb	r3, [r7, #23]
 800698c:	2201      	movs	r2, #1
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	43db      	mvns	r3, r3
 8006994:	69ba      	ldr	r2, [r7, #24]
 8006996:	4013      	ands	r3, r2
 8006998:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->level) << pos;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	789b      	ldrb	r3, [r3, #2]
 800699e:	461a      	mov	r2, r3
 80069a0:	7dfb      	ldrb	r3, [r7, #23]
 80069a2:	fa02 f303 	lsl.w	r3, r2, r3
 80069a6:	69ba      	ldr	r2, [r7, #24]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	61bb      	str	r3, [r7, #24]
  
  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS_LPF0M_Pos) + (uint8_t)(offset << 1U);
 80069ac:	7ffb      	ldrb	r3, [r7, #31]
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	3319      	adds	r3, #25
 80069b4:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
 80069b6:	7dfb      	ldrb	r3, [r7, #23]
 80069b8:	2203      	movs	r2, #3
 80069ba:	fa02 f303 	lsl.w	r3, r2, r3
 80069be:	43db      	mvns	r3, r3
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	4013      	ands	r3, r2
 80069c4:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->duration) << pos;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	78db      	ldrb	r3, [r3, #3]
 80069ca:	461a      	mov	r2, r3
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	fa02 f303 	lsl.w	r3, r2, r3
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t)(offset << 2U);
 80069d8:	7ffb      	ldrb	r3, [r7, #31]
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
 80069de:	7dfb      	ldrb	r3, [r7, #23]
 80069e0:	220f      	movs	r2, #15
 80069e2:	fa02 f303 	lsl.w	r3, r2, r3
 80069e6:	43db      	mvns	r3, r3
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	4013      	ands	r3, r2
 80069ec:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->mapped_input) << pos;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	461a      	mov	r2, r3
 80069f4:	7dfb      	ldrb	r3, [r7, #23]
 80069f6:	fa02 f303 	lsl.w	r3, r2, r3
 80069fa:	69ba      	ldr	r2, [r7, #24]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	61bb      	str	r3, [r7, #24]

  slice->INS = ins;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	69ba      	ldr	r2, [r7, #24]
 8006a04:	601a      	str	r2, [r3, #0]
#endif
}
 8006a06:	bf00      	nop
 8006a08:	3724      	adds	r7, #36	; 0x24
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <XMC_CCU4_SLICE_SetInput>:

/* API to bind an input to a slice trigger event */
void XMC_CCU4_SLICE_SetInput(XMC_CCU4_SLICE_t *const slice,
                         const XMC_CCU4_SLICE_EVENT_t event,
                             const XMC_CCU4_SLICE_INPUT_t input)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b085      	sub	sp, #20
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	70fb      	strb	r3, [r7, #3]
 8006a1e:	4613      	mov	r3, r2
 8006a20:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetInput:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInput:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInput:Invalid Input", XMC_CCU4_SLICE_IsInputvalid(input));
  
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
 8006a22:	78fb      	ldrb	r3, [r7, #3]
 8006a24:	3b01      	subs	r3, #1
 8006a26:	73fb      	strb	r3, [r7, #15]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
  ins |= ((uint32_t) input) << pos;

  slice->INS1 = ins;
#else
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t) (offset << 2U);
 8006a28:	7bfb      	ldrb	r3, [r7, #15]
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	73bb      	strb	r3, [r7, #14]

  ins = slice->INS;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60bb      	str	r3, [r7, #8]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
 8006a34:	7bbb      	ldrb	r3, [r7, #14]
 8006a36:	220f      	movs	r2, #15
 8006a38:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3c:	43db      	mvns	r3, r3
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	4013      	ands	r3, r2
 8006a42:	60bb      	str	r3, [r7, #8]
  ins |= ((uint32_t) input) << pos;
 8006a44:	78ba      	ldrb	r2, [r7, #2]
 8006a46:	7bbb      	ldrb	r3, [r7, #14]
 8006a48:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4c:	68ba      	ldr	r2, [r7, #8]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	60bb      	str	r3, [r7, #8]

  slice->INS = ins;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	601a      	str	r2, [r3, #0]
#endif
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <XMC_CCU4_SLICE_SetTimerRepeatMode>:

/* API to program timer repeat mode - Single shot vs repeat */
void XMC_CCU4_SLICE_SetTimerRepeatMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t mode)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerRepeatMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerRepeatMode:Invalid Timer Repeat Mode",
             ((mode == XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT) ||\
          (mode == XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE)));
  
  if (XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT == mode)
 8006a70:	78fb      	ldrb	r3, [r7, #3]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d106      	bne.n	8006a84 <XMC_CCU4_SLICE_SetTimerRepeatMode+0x20>
  {
    slice->TC &= ~((uint32_t) CCU4_CC4_TC_TSSM_Msk);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f023 0202 	bic.w	r2, r3, #2
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	615a      	str	r2, [r3, #20]
  }
  else
  {
    slice->TC |= (uint32_t) CCU4_CC4_TC_TSSM_Msk;
  }
}
 8006a82:	e005      	b.n	8006a90 <XMC_CCU4_SLICE_SetTimerRepeatMode+0x2c>
    slice->TC |= (uint32_t) CCU4_CC4_TC_TSSM_Msk;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	f043 0202 	orr.w	r2, r3, #2
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	615a      	str	r2, [r3, #20]
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <XMC_CCU4_SLICE_SetTimerCountingMode>:

/* Programs timer counting mode */
void XMC_CCU4_SLICE_SetTimerCountingMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_COUNT_MODE_t mode)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCountingMode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCountingMode:Invalid Timer Count Mode", ((mode == XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA) ||\
                                                                              (mode == XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA)));
  
  if (XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA == mode)
 8006aa8:	78fb      	ldrb	r3, [r7, #3]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <XMC_CCU4_SLICE_SetTimerCountingMode+0x20>
  {
    slice->TC &= ~((uint32_t) CCU4_CC4_TC_TCM_Msk);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	f023 0201 	bic.w	r2, r3, #1
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	615a      	str	r2, [r3, #20]
  }
  else
  {
    slice->TC |= (uint32_t) CCU4_CC4_TC_TCM_Msk;
  }
}
 8006aba:	e005      	b.n	8006ac8 <XMC_CCU4_SLICE_SetTimerCountingMode+0x2c>
    slice->TC |= (uint32_t) CCU4_CC4_TC_TCM_Msk;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	f043 0201 	orr.w	r2, r3, #1
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	615a      	str	r2, [r3, #20]
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <XMC_CCU4_SLICE_GetCaptureRegisterValue>:

/* Retrieves desired capture register value */
uint32_t XMC_CCU4_SLICE_GetCaptureRegisterValue(const XMC_CCU4_SLICE_t *const slice, const uint8_t reg_num)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	460b      	mov	r3, r1
 8006ade:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_GetCaptureRegisterValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GetCaptureRegisterValue:Invalid register number", (reg_num < 4U));
  return(slice->CV[reg_num]);
 8006ae0:	78fb      	ldrb	r3, [r7, #3]
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	331c      	adds	r3, #28
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	685b      	ldr	r3, [r3, #4]
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <XMC_CCU4_SLICE_GetLastCapturedTimerValue>:

/* @brief Retrieves the latest captured timer value */
XMC_CCU4_STATUS_t XMC_CCU4_SLICE_GetLastCapturedTimerValue(const XMC_CCU4_SLICE_t *const slice,
                                                           const XMC_CCU4_SLICE_CAP_REG_SET_t set,
                                                           uint32_t *val_ptr)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	460b      	mov	r3, r1
 8006b02:	607a      	str	r2, [r7, #4]
 8006b04:	72fb      	strb	r3, [r7, #11]
  
  XMC_ASSERT("XMC_CCU4_SLICE_GetLastCapturedTimerValue:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GetLastCapturedTimerValue:Invalid Register Set", ((set == XMC_CCU4_SLICE_CAP_REG_SET_LOW) ||\
                                                                               (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)));
  
  retval = XMC_CCU4_STATUS_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	75fb      	strb	r3, [r7, #23]

  /* First check if extended capture mode is enabled */
  if ((slice->TC) & CCU4_CC4_TC_ECM_Msk)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	695b      	ldr	r3, [r3, #20]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d004      	beq.n	8006b20 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x28>
  {
    /* Extended capture mode has been enabled. So start with the lowest capture register and work your way up */
    start = 0U;
 8006b16:	2300      	movs	r3, #0
 8006b18:	757b      	strb	r3, [r7, #21]
    end = XMC_CCU4_NUM_SLICES_PER_MODULE;
 8006b1a:	2304      	movs	r3, #4
 8006b1c:	753b      	strb	r3, [r7, #20]
 8006b1e:	e00b      	b.n	8006b38 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x40>
  }
  else
  {
    /* Extended capture mode is not enabled */
    if (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)
 8006b20:	7afb      	ldrb	r3, [r7, #11]
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d104      	bne.n	8006b30 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x38>
    {
      start = ((uint8_t) XMC_CCU4_NUM_SLICES_PER_MODULE) >> 1U;
 8006b26:	2302      	movs	r3, #2
 8006b28:	757b      	strb	r3, [r7, #21]
      end   = (uint8_t) XMC_CCU4_NUM_SLICES_PER_MODULE;
 8006b2a:	2304      	movs	r3, #4
 8006b2c:	753b      	strb	r3, [r7, #20]
 8006b2e:	e003      	b.n	8006b38 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x40>
    }
    else
    {
      start = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	757b      	strb	r3, [r7, #21]
      end = ((uint8_t) XMC_CCU4_NUM_SLICES_PER_MODULE) >> 1U;
 8006b34:	2302      	movs	r3, #2
 8006b36:	753b      	strb	r3, [r7, #20]
    }
  }

  for(i=start; i < end; i++)
 8006b38:	7d7b      	ldrb	r3, [r7, #21]
 8006b3a:	75bb      	strb	r3, [r7, #22]
 8006b3c:	e017      	b.n	8006b6e <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x76>
  {
    if ( (slice->CV[i]) & CCU4_CC4_CV_FFL_Msk )
 8006b3e:	7dbb      	ldrb	r3, [r7, #22]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	331c      	adds	r3, #28
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	4413      	add	r3, r2
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00a      	beq.n	8006b68 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x70>
    {
      *val_ptr = slice->CV[i];
 8006b52:	7dbb      	ldrb	r3, [r7, #22]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	331c      	adds	r3, #28
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4413      	add	r3, r2
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	601a      	str	r2, [r3, #0]
      retval = XMC_CCU4_STATUS_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	75fb      	strb	r3, [r7, #23]
      break;
 8006b66:	e006      	b.n	8006b76 <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x7e>
  for(i=start; i < end; i++)
 8006b68:	7dbb      	ldrb	r3, [r7, #22]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	75bb      	strb	r3, [r7, #22]
 8006b6e:	7dba      	ldrb	r2, [r7, #22]
 8006b70:	7d3b      	ldrb	r3, [r7, #20]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d3e3      	bcc.n	8006b3e <XMC_CCU4_SLICE_GetLastCapturedTimerValue+0x46>
    }
  }

  return retval;
 8006b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	371c      	adds	r7, #28
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <XMC_CCU4_GetCapturedValueFromFifo>:

/* Retrieves timer capture value from a FIFO made of capture registers */
#if defined(CCU4V1) /* Defined for XMC4500, XMC400, XMC4200, XMC4100 devices only */
int32_t XMC_CCU4_GetCapturedValueFromFifo(const XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	70fb      	strb	r3, [r7, #3]
  uint32_t  extracted_slice;
  
  XMC_ASSERT("XMC_CCU4_GetCapturedValueFromFifo:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));

  /* First read the global fifo register */
  cap = (int32_t) module->ECRD;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b94:	60fb      	str	r3, [r7, #12]

  extracted_slice = (((uint32_t) cap) & ((uint32_t) CCU4_ECRD_SPTR_Msk)) >> CCU4_ECRD_SPTR_Pos;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	0d1b      	lsrs	r3, r3, #20
 8006b9a:	f003 0303 	and.w	r3, r3, #3
 8006b9e:	60bb      	str	r3, [r7, #8]

  /* Return captured result only if it were applicable to this slice */
  if(extracted_slice != ((uint32_t)slice_number))
 8006ba0:	78fa      	ldrb	r2, [r7, #3]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d002      	beq.n	8006bae <XMC_CCU4_GetCapturedValueFromFifo+0x2a>
  {
    cap = -1;
 8006ba8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006bac:	60fb      	str	r3, [r7, #12]
  }

  return (cap);
 8006bae:	68fb      	ldr	r3, [r7, #12]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <XMC_CCU4_SLICE_EnableDithering>:
/* Enables PWM dithering feature */
void XMC_CCU4_SLICE_EnableDithering(XMC_CCU4_SLICE_t *const slice,
                                    const bool period_dither,
                                    const bool duty_dither,
                                    const uint8_t spread)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	4608      	mov	r0, r1
 8006bc6:	4611      	mov	r1, r2
 8006bc8:	461a      	mov	r2, r3
 8006bca:	4603      	mov	r3, r0
 8006bcc:	70fb      	strb	r3, [r7, #3]
 8006bce:	460b      	mov	r3, r1
 8006bd0:	70bb      	strb	r3, [r7, #2]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	707b      	strb	r3, [r7, #1]
  uint32_t tc;

  XMC_ASSERT("XMC_CCU4_SLICE_EnableDithering:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  tc = slice->TC;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	60fb      	str	r3, [r7, #12]
  tc &= ~((uint32_t) CCU4_CC4_TC_DITHE_Msk);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8006be2:	60fb      	str	r3, [r7, #12]

  if ((bool) true == period_dither)
 8006be4:	78fb      	ldrb	r3, [r7, #3]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d003      	beq.n	8006bf2 <XMC_CCU4_SLICE_EnableDithering+0x36>
  {
    tc |= (((uint32_t) XMC_CCU4_SLICE_DITHER_PERIOD_MASK) << CCU4_CC4_TC_DITHE_Pos);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006bf0:	60fb      	str	r3, [r7, #12]
  }
  if ((bool) true == duty_dither)
 8006bf2:	78bb      	ldrb	r3, [r7, #2]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d003      	beq.n	8006c00 <XMC_CCU4_SLICE_EnableDithering+0x44>
  {
    tc |= (((uint32_t) XMC_CCU4_SLICE_DITHER_DUTYCYCLE_MASK) << CCU4_CC4_TC_DITHE_Pos);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bfe:	60fb      	str	r3, [r7, #12]
  }

  slice->TC = tc;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	615a      	str	r2, [r3, #20]
  
  XMC_CCU4_SLICE_SetDitherCompareValue((XMC_CCU4_SLICE_t *)slice, (uint8_t)spread);
 8006c06:	787b      	ldrb	r3, [r7, #1]
 8006c08:	4619      	mov	r1, r3
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7ff fb67 	bl	80062de <XMC_CCU4_SLICE_SetDitherCompareValue>
}
 8006c10:	bf00      	nop
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <XMC_CCU4_SLICE_SetPrescaler>:

/* Programs Pre-scalar divider  */
void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t div_val)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	460b      	mov	r3, r1
 8006c22:	70fb      	strb	r3, [r7, #3]
  uint32_t fpc;
  
  XMC_ASSERT("XMC_CCU4_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  fpc = slice->FPC;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c28:	60fb      	str	r3, [r7, #12]
  fpc &= ~((uint32_t) CCU4_CC4_FPC_PVAL_Msk);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006c30:	60fb      	str	r3, [r7, #12]
  fpc |= ((uint32_t) div_val) << CCU4_CC4_FPC_PVAL_Pos;
 8006c32:	78fb      	ldrb	r3, [r7, #3]
 8006c34:	021b      	lsls	r3, r3, #8
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]
  slice->FPC = fpc;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	629a      	str	r2, [r3, #40]	; 0x28
  /* 
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the 
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 8006c42:	78fa      	ldrb	r2, [r7, #3]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006c48:	bf00      	nop
 8006c4a:	3714      	adds	r7, #20
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b087      	sub	sp, #28
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	70fb      	strb	r3, [r7, #3]
 8006c60:	4613      	mov	r3, r2
 8006c62:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006c6a:	60fb      	str	r3, [r7, #12]
  
  switch(event)
 8006c6c:	78fb      	ldrb	r3, [r7, #3]
 8006c6e:	2b09      	cmp	r3, #9
 8006c70:	d82c      	bhi.n	8006ccc <XMC_CCU4_SLICE_SetInterruptNode+0x78>
 8006c72:	a201      	add	r2, pc, #4	; (adr r2, 8006c78 <XMC_CCU4_SLICE_SetInterruptNode+0x24>)
 8006c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c78:	08006ca1 	.word	0x08006ca1
 8006c7c:	08006ca1 	.word	0x08006ca1
 8006c80:	08006cab 	.word	0x08006cab
 8006c84:	08006cab 	.word	0x08006cab
 8006c88:	08006ccd 	.word	0x08006ccd
 8006c8c:	08006ccd 	.word	0x08006ccd
 8006c90:	08006ccd 	.word	0x08006ccd
 8006c94:	08006ccd 	.word	0x08006ccd
 8006c98:	08006cb5 	.word	0x08006cb5
 8006c9c:	08006cc1 	.word	0x08006cc1
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	617b      	str	r3, [r7, #20]
      break;
 8006ca8:	e016      	b.n	8006cd8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 8006caa:	230c      	movs	r3, #12
 8006cac:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 8006cae:	2302      	movs	r3, #2
 8006cb0:	617b      	str	r3, [r7, #20]
      break;
 8006cb2:	e011      	b.n	8006cd8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8006cb4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006cb8:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 8006cba:	2308      	movs	r3, #8
 8006cbc:	617b      	str	r3, [r7, #20]
      break;
 8006cbe:	e00b      	b.n	8006cd8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8006cc0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006cc4:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 8006cc6:	230a      	movs	r3, #10
 8006cc8:	617b      	str	r3, [r7, #20]
      break;
 8006cca:	e005      	b.n	8006cd8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 8006ccc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006cd0:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8006cd2:	230c      	movs	r3, #12
 8006cd4:	617b      	str	r3, [r7, #20]
      break;
 8006cd6:	bf00      	nop
  }
  
  srs &= ~mask; 
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	43db      	mvns	r3, r3
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	4013      	ands	r3, r2
 8006ce0:	60fb      	str	r3, [r7, #12]
  srs |= (uint32_t)sr << pos;
 8006ce2:	78ba      	ldrb	r2, [r7, #2]
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	60fb      	str	r3, [r7, #12]
  slice->SRS = srs;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	68fa      	ldr	r2, [r7, #12]
 8006cf4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8006cf8:	bf00      	nop
 8006cfa:	371c      	adds	r7, #28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <XMC_CCU4_SLICE_SetPassiveLevel>:

/* Asserts passive level for the slice output */
void XMC_CCU4_SLICE_SetPassiveLevel(XMC_CCU4_SLICE_t *const slice,
                                    const XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t level)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_SLICE_SetPassiveLevel:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetPassiveLevel:Invalid Passive level", ((level == XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW) ||\
                                                                      (level == XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH)));
  
  psl = slice->PSL;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	60fb      	str	r3, [r7, #12]
  psl &= ~((uint32_t) CCU4_CC4_PSL_PSL_Msk);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f023 0301 	bic.w	r3, r3, #1
 8006d1c:	60fb      	str	r3, [r7, #12]
  psl |= (uint32_t) level;
 8006d1e:	78fb      	ldrb	r3, [r7, #3]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]
  
  /* Program CC4 slice output passive level */
  slice->PSL = psl;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	619a      	str	r2, [r3, #24]
}
 8006d2c:	bf00      	nop
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b085      	sub	sp, #20
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 8006d40:	2300      	movs	r3, #0
 8006d42:	60fb      	str	r3, [r7, #12]
 8006d44:	e003      	b.n	8006d4e <delay+0x16>
  {
    __NOP();
 8006d46:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	60fb      	str	r3, [r7, #12]
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d3f7      	bcc.n	8006d46 <delay+0xe>
  }
}
 8006d56:	bf00      	nop
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
	...

08006d64 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8006d64:	b598      	push	{r3, r4, r7, lr}
 8006d66:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8006d68:	4a06      	ldr	r2, [pc, #24]	; (8006d84 <SystemInit+0x20>)
 8006d6a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006d6e:	4614      	mov	r4, r2
 8006d70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d72:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 8006d76:	f000 f807 	bl	8006d88 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 8006d7a:	f7f9 fdf7 	bl	800096c <SystemCoreClockSetup>
}
 8006d7e:	bf00      	nop
 8006d80:	bd98      	pop	{r3, r4, r7, pc}
 8006d82:	bf00      	nop
 8006d84:	2000ffc4 	.word	0x2000ffc4

08006d88 <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006d8e:	b672      	cpsid	i
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 8006d90:	4b16      	ldr	r3, [pc, #88]	; (8006dec <SystemCoreSetup+0x64>)
 8006d92:	4a17      	ldr	r2, [pc, #92]	; (8006df0 <SystemCoreSetup+0x68>)
 8006d94:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8006d96:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 8006d9a:	b662      	cpsie	i
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8006d9c:	4a13      	ldr	r2, [pc, #76]	; (8006dec <SystemCoreSetup+0x64>)
 8006d9e:	4b13      	ldr	r3, [pc, #76]	; (8006dec <SystemCoreSetup+0x64>)
 8006da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006da4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006da8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8006dac:	4a0f      	ldr	r2, [pc, #60]	; (8006dec <SystemCoreSetup+0x64>)
 8006dae:	4b0f      	ldr	r3, [pc, #60]	; (8006dec <SystemCoreSetup+0x64>)
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	f023 0308 	bic.w	r3, r3, #8
 8006db6:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 8006db8:	4b0e      	ldr	r3, [pc, #56]	; (8006df4 <SystemCoreSetup+0x6c>)
 8006dba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dbe:	3314      	adds	r3, #20
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f023 030f 	bic.w	r3, r3, #15
 8006dca:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f043 0303 	orr.w	r3, r3, #3
 8006dd2:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8006dd4:	4b07      	ldr	r3, [pc, #28]	; (8006df4 <SystemCoreSetup+0x6c>)
 8006dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dda:	3314      	adds	r3, #20
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	601a      	str	r2, [r3, #0]
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	e000ed00 	.word	0xe000ed00
 8006df0:	08000000 	.word	0x08000000
 8006df4:	58001000 	.word	0x58001000

__WEAK void SystemCoreClockSetup(void)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8006dfc:	4b75      	ldr	r3, [pc, #468]	; (8006fd4 <SystemCoreSetup+0x24c>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0301 	and.w	r3, r3, #1
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d10c      	bne.n	8006e22 <SystemCoreSetup+0x9a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 8006e08:	4a72      	ldr	r2, [pc, #456]	; (8006fd4 <SystemCoreSetup+0x24c>)
 8006e0a:	4b72      	ldr	r3, [pc, #456]	; (8006fd4 <SystemCoreSetup+0x24c>)
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8006e14:	bf00      	nop
 8006e16:	4b6f      	ldr	r3, [pc, #444]	; (8006fd4 <SystemCoreSetup+0x24c>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 0301 	and.w	r3, r3, #1
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d0f9      	beq.n	8006e16 <SystemCoreSetup+0x8e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8006e22:	4b6d      	ldr	r3, [pc, #436]	; (8006fd8 <SystemCoreSetup+0x250>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d009      	beq.n	8006e42 <SystemCoreSetup+0xba>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8006e2e:	4a6a      	ldr	r2, [pc, #424]	; (8006fd8 <SystemCoreSetup+0x250>)
 8006e30:	4b69      	ldr	r3, [pc, #420]	; (8006fd8 <SystemCoreSetup+0x250>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e38:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 8006e3a:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8006e3e:	f7ff ff7b 	bl	8006d38 <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8006e42:	4a66      	ldr	r2, [pc, #408]	; (8006fdc <SystemCoreSetup+0x254>)
 8006e44:	4b65      	ldr	r3, [pc, #404]	; (8006fdc <SystemCoreSetup+0x254>)
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e4c:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 8006e4e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8006e52:	f7ff ff71 	bl	8006d38 <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8006e56:	4a61      	ldr	r2, [pc, #388]	; (8006fdc <SystemCoreSetup+0x254>)
 8006e58:	4b60      	ldr	r3, [pc, #384]	; (8006fdc <SystemCoreSetup+0x254>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e60:	f023 0302 	bic.w	r3, r3, #2
 8006e64:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8006e66:	4b5e      	ldr	r3, [pc, #376]	; (8006fe0 <SystemCoreSetup+0x258>)
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d029      	beq.n	8006ec6 <SystemCoreSetup+0x13e>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8006e72:	4a5b      	ldr	r2, [pc, #364]	; (8006fe0 <SystemCoreSetup+0x258>)
 8006e74:	4b5a      	ldr	r3, [pc, #360]	; (8006fe0 <SystemCoreSetup+0x258>)
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8006e7c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006e80:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8006e82:	f000 f927 	bl	80070d4 <OSCHP_GetFrequency>
 8006e86:	4602      	mov	r2, r0
 8006e88:	4b56      	ldr	r3, [pc, #344]	; (8006fe4 <SystemCoreSetup+0x25c>)
 8006e8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e8e:	0d1b      	lsrs	r3, r3, #20
 8006e90:	3b01      	subs	r3, #1
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	4952      	ldr	r1, [pc, #328]	; (8006fe0 <SystemCoreSetup+0x258>)
 8006e96:	4a52      	ldr	r2, [pc, #328]	; (8006fe0 <SystemCoreSetup+0x258>)
 8006e98:	6852      	ldr	r2, [r2, #4]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8006e9e:	4a4f      	ldr	r2, [pc, #316]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ea0:	4b4e      	ldr	r3, [pc, #312]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f023 0301 	bic.w	r3, r3, #1
 8006ea8:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8006eaa:	4a4c      	ldr	r2, [pc, #304]	; (8006fdc <SystemCoreSetup+0x254>)
 8006eac:	4b4b      	ldr	r3, [pc, #300]	; (8006fdc <SystemCoreSetup+0x254>)
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006eb4:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8006eb6:	bf00      	nop
 8006eb8:	4b48      	ldr	r3, [pc, #288]	; (8006fdc <SystemCoreSetup+0x254>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006ec0:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006ec4:	d1f8      	bne.n	8006eb8 <SystemCoreSetup+0x130>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006ec6:	4a45      	ldr	r2, [pc, #276]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ec8:	4b44      	ldr	r3, [pc, #272]	; (8006fdc <SystemCoreSetup+0x254>)
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	f043 0301 	orr.w	r3, r3, #1
 8006ed0:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8006ed2:	4a42      	ldr	r2, [pc, #264]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ed4:	4b41      	ldr	r3, [pc, #260]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f043 0310 	orr.w	r3, r3, #16
 8006edc:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8006ede:	4b3f      	ldr	r3, [pc, #252]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ee0:	4a41      	ldr	r2, [pc, #260]	; (8006fe8 <SystemCoreSetup+0x260>)
 8006ee2:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006ee4:	4a3d      	ldr	r2, [pc, #244]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ee6:	4b3d      	ldr	r3, [pc, #244]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eee:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8006ef0:	4a3a      	ldr	r2, [pc, #232]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ef2:	4b3a      	ldr	r3, [pc, #232]	; (8006fdc <SystemCoreSetup+0x254>)
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f023 0310 	bic.w	r3, r3, #16
 8006efa:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8006efc:	4a37      	ldr	r2, [pc, #220]	; (8006fdc <SystemCoreSetup+0x254>)
 8006efe:	4b37      	ldr	r3, [pc, #220]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f06:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8006f08:	bf00      	nop
 8006f0a:	4b34      	ldr	r3, [pc, #208]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0304 	and.w	r3, r3, #4
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d0f9      	beq.n	8006f0a <SystemCoreSetup+0x182>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006f16:	4a31      	ldr	r2, [pc, #196]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f18:	4b30      	ldr	r3, [pc, #192]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f023 0301 	bic.w	r3, r3, #1
 8006f20:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8006f22:	bf00      	nop
 8006f24:	4b2d      	ldr	r3, [pc, #180]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1f9      	bne.n	8006f24 <SystemCoreSetup+0x19c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8006f30:	4a2e      	ldr	r2, [pc, #184]	; (8006fec <SystemCoreSetup+0x264>)
 8006f32:	4b2e      	ldr	r3, [pc, #184]	; (8006fec <SystemCoreSetup+0x264>)
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f3a:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8006f3c:	4b2b      	ldr	r3, [pc, #172]	; (8006fec <SystemCoreSetup+0x264>)
 8006f3e:	2200      	movs	r2, #0
 8006f40:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8006f42:	4b2a      	ldr	r3, [pc, #168]	; (8006fec <SystemCoreSetup+0x264>)
 8006f44:	2200      	movs	r2, #0
 8006f46:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 8006f48:	4b28      	ldr	r3, [pc, #160]	; (8006fec <SystemCoreSetup+0x264>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8006f4e:	4b27      	ldr	r3, [pc, #156]	; (8006fec <SystemCoreSetup+0x264>)
 8006f50:	2200      	movs	r2, #0
 8006f52:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8006f54:	4b25      	ldr	r3, [pc, #148]	; (8006fec <SystemCoreSetup+0x264>)
 8006f56:	2200      	movs	r2, #0
 8006f58:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8006f5a:	4b24      	ldr	r3, [pc, #144]	; (8006fec <SystemCoreSetup+0x264>)
 8006f5c:	2203      	movs	r2, #3
 8006f5e:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006f60:	4a1e      	ldr	r2, [pc, #120]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f62:	4b1e      	ldr	r3, [pc, #120]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f6a:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8006f6c:	4b1b      	ldr	r3, [pc, #108]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f6e:	4a20      	ldr	r2, [pc, #128]	; (8006ff0 <SystemCoreSetup+0x268>)
 8006f70:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 8006f72:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006f76:	f7ff fedf 	bl	8006d38 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8006f7a:	bf00      	nop
 8006f7c:	4b17      	ldr	r3, [pc, #92]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0f9      	beq.n	8006f7c <SystemCoreSetup+0x1f4>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8006f88:	4b14      	ldr	r3, [pc, #80]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f8a:	4a1a      	ldr	r2, [pc, #104]	; (8006ff4 <SystemCoreSetup+0x26c>)
 8006f8c:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 8006f8e:	f241 1094 	movw	r0, #4500	; 0x1194
 8006f92:	f7ff fed1 	bl	8006d38 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8006f96:	bf00      	nop
 8006f98:	4b10      	ldr	r3, [pc, #64]	; (8006fdc <SystemCoreSetup+0x254>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0304 	and.w	r3, r3, #4
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d0f9      	beq.n	8006f98 <SystemCoreSetup+0x210>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8006fa4:	4b0d      	ldr	r3, [pc, #52]	; (8006fdc <SystemCoreSetup+0x254>)
 8006fa6:	4a14      	ldr	r2, [pc, #80]	; (8006ff8 <SystemCoreSetup+0x270>)
 8006fa8:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 8006faa:	f241 7070 	movw	r0, #6000	; 0x1770
 8006fae:	f7ff fec3 	bl	8006d38 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8006fb2:	bf00      	nop
 8006fb4:	4b09      	ldr	r3, [pc, #36]	; (8006fdc <SystemCoreSetup+0x254>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d0f9      	beq.n	8006fb4 <SystemCoreSetup+0x22c>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8006fc0:	4b0e      	ldr	r3, [pc, #56]	; (8006ffc <SystemCoreSetup+0x274>)
 8006fc2:	2205      	movs	r2, #5
 8006fc4:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8006fc6:	4b09      	ldr	r3, [pc, #36]	; (8006fec <SystemCoreSetup+0x264>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8006fcc:	f000 f818 	bl	8007000 <SystemCoreClockUpdate>
}
 8006fd0:	bf00      	nop
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	50004200 	.word	0x50004200
 8006fd8:	50004400 	.word	0x50004400
 8006fdc:	50004710 	.word	0x50004710
 8006fe0:	50004700 	.word	0x50004700
 8006fe4:	6b5fca6b 	.word	0x6b5fca6b
 8006fe8:	01134f00 	.word	0x01134f00
 8006fec:	50004600 	.word	0x50004600
 8006ff0:	01074f00 	.word	0x01074f00
 8006ff4:	01044f00 	.word	0x01044f00
 8006ff8:	01034f00 	.word	0x01034f00
 8006ffc:	50004160 	.word	0x50004160

08007000 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8007006:	4b2f      	ldr	r3, [pc, #188]	; (80070c4 <SystemCoreClockUpdate+0xc4>)
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d03e      	beq.n	8007090 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8007012:	4b2d      	ldr	r3, [pc, #180]	; (80070c8 <SystemCoreClockUpdate+0xc8>)
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	f003 0301 	and.w	r3, r3, #1
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 800701e:	4b2b      	ldr	r3, [pc, #172]	; (80070cc <SystemCoreClockUpdate+0xcc>)
 8007020:	60fb      	str	r3, [r7, #12]
 8007022:	e002      	b.n	800702a <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8007024:	f000 f856 	bl	80070d4 <OSCHP_GetFrequency>
 8007028:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800702a:	4b27      	ldr	r3, [pc, #156]	; (80070c8 <SystemCoreClockUpdate+0xc8>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0304 	and.w	r3, r3, #4
 8007032:	2b00      	cmp	r3, #0
 8007034:	d020      	beq.n	8007078 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8007036:	4b24      	ldr	r3, [pc, #144]	; (80070c8 <SystemCoreClockUpdate+0xc8>)
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	0e1b      	lsrs	r3, r3, #24
 800703c:	f003 030f 	and.w	r3, r3, #15
 8007040:	3301      	adds	r3, #1
 8007042:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8007044:	4b20      	ldr	r3, [pc, #128]	; (80070c8 <SystemCoreClockUpdate+0xc8>)
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	0a1b      	lsrs	r3, r3, #8
 800704a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800704e:	3301      	adds	r3, #1
 8007050:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8007052:	4b1d      	ldr	r3, [pc, #116]	; (80070c8 <SystemCoreClockUpdate+0xc8>)
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	0c1b      	lsrs	r3, r3, #16
 8007058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800705c:	3301      	adds	r3, #1
 800705e:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	fb02 f303 	mul.w	r3, r2, r3
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	fbb2 f3f3 	udiv	r3, r2, r3
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	fb02 f303 	mul.w	r3, r2, r3
 8007074:	60fb      	str	r3, [r7, #12]
 8007076:	e00d      	b.n	8007094 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8007078:	4b13      	ldr	r3, [pc, #76]	; (80070c8 <SystemCoreClockUpdate+0xc8>)
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007080:	3301      	adds	r3, #1
 8007082:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	fbb2 f3f3 	udiv	r3, r2, r3
 800708c:	60fb      	str	r3, [r7, #12]
 800708e:	e001      	b.n	8007094 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8007090:	4b0e      	ldr	r3, [pc, #56]	; (80070cc <SystemCoreClockUpdate+0xcc>)
 8007092:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8007094:	4b0b      	ldr	r3, [pc, #44]	; (80070c4 <SystemCoreClockUpdate+0xc4>)
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	b2db      	uxtb	r3, r3
 800709a:	3301      	adds	r3, #1
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a2:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80070a4:	4b07      	ldr	r3, [pc, #28]	; (80070c4 <SystemCoreClockUpdate+0xc4>)
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	3301      	adds	r3, #1
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b4:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 80070b6:	4a06      	ldr	r2, [pc, #24]	; (80070d0 <SystemCoreClockUpdate+0xd0>)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6013      	str	r3, [r2, #0]
}
 80070bc:	bf00      	nop
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	50004600 	.word	0x50004600
 80070c8:	50004710 	.word	0x50004710
 80070cc:	016e3600 	.word	0x016e3600
 80070d0:	2000ffc0 	.word	0x2000ffc0

080070d4 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 80070d4:	b480      	push	{r7}
 80070d6:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 80070d8:	4b02      	ldr	r3, [pc, #8]	; (80070e4 <OSCHP_GetFrequency+0x10>)
}
 80070da:	4618      	mov	r0, r3
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr
 80070e4:	00b71b00 	.word	0x00b71b00

080070e8 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 80070f0:	4b14      	ldr	r3, [pc, #80]	; (8007144 <_sbrk+0x5c>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d102      	bne.n	80070fe <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 80070f8:	4b12      	ldr	r3, [pc, #72]	; (8007144 <_sbrk+0x5c>)
 80070fa:	4a13      	ldr	r2, [pc, #76]	; (8007148 <_sbrk+0x60>)
 80070fc:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 80070fe:	4b11      	ldr	r3, [pc, #68]	; (8007144 <_sbrk+0x5c>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	3303      	adds	r3, #3
 8007108:	f023 0303 	bic.w	r3, r3, #3
 800710c:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 800710e:	4b0d      	ldr	r3, [pc, #52]	; (8007144 <_sbrk+0x5c>)
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4413      	add	r3, r2
 8007116:	4a0d      	ldr	r2, [pc, #52]	; (800714c <_sbrk+0x64>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d207      	bcs.n	800712c <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 800711c:	4b09      	ldr	r3, [pc, #36]	; (8007144 <_sbrk+0x5c>)
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4413      	add	r3, r2
 8007124:	4a07      	ldr	r2, [pc, #28]	; (8007144 <_sbrk+0x5c>)
 8007126:	6013      	str	r3, [r2, #0]
    return (base);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	e006      	b.n	800713a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 800712c:	f000 f850 	bl	80071d0 <__errno>
 8007130:	4602      	mov	r2, r0
 8007132:	230c      	movs	r3, #12
 8007134:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8007136:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800713a:	4618      	mov	r0, r3
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	200008b8 	.word	0x200008b8
 8007148:	20000fb0 	.word	0x20000fb0
 800714c:	2000ffc0 	.word	0x2000ffc0

08007150 <_init>:

/* Init */
void _init(void)
{}
 8007150:	b480      	push	{r7}
 8007152:	af00      	add	r7, sp, #0
 8007154:	bf00      	nop
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
	...

08007160 <calloc>:
 8007160:	4b02      	ldr	r3, [pc, #8]	; (800716c <calloc+0xc>)
 8007162:	460a      	mov	r2, r1
 8007164:	4601      	mov	r1, r0
 8007166:	6818      	ldr	r0, [r3, #0]
 8007168:	f000 b802 	b.w	8007170 <_calloc_r>
 800716c:	20000038 	.word	0x20000038

08007170 <_calloc_r>:
 8007170:	b510      	push	{r4, lr}
 8007172:	fb02 f101 	mul.w	r1, r2, r1
 8007176:	f000 f869 	bl	800724c <_malloc_r>
 800717a:	4604      	mov	r4, r0
 800717c:	b1d8      	cbz	r0, 80071b6 <_calloc_r+0x46>
 800717e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007182:	f022 0203 	bic.w	r2, r2, #3
 8007186:	3a04      	subs	r2, #4
 8007188:	2a24      	cmp	r2, #36	; 0x24
 800718a:	d818      	bhi.n	80071be <_calloc_r+0x4e>
 800718c:	2a13      	cmp	r2, #19
 800718e:	d914      	bls.n	80071ba <_calloc_r+0x4a>
 8007190:	2300      	movs	r3, #0
 8007192:	2a1b      	cmp	r2, #27
 8007194:	6003      	str	r3, [r0, #0]
 8007196:	6043      	str	r3, [r0, #4]
 8007198:	d916      	bls.n	80071c8 <_calloc_r+0x58>
 800719a:	2a24      	cmp	r2, #36	; 0x24
 800719c:	6083      	str	r3, [r0, #8]
 800719e:	60c3      	str	r3, [r0, #12]
 80071a0:	bf11      	iteee	ne
 80071a2:	f100 0210 	addne.w	r2, r0, #16
 80071a6:	6103      	streq	r3, [r0, #16]
 80071a8:	6143      	streq	r3, [r0, #20]
 80071aa:	f100 0218 	addeq.w	r2, r0, #24
 80071ae:	2300      	movs	r3, #0
 80071b0:	6013      	str	r3, [r2, #0]
 80071b2:	6053      	str	r3, [r2, #4]
 80071b4:	6093      	str	r3, [r2, #8]
 80071b6:	4620      	mov	r0, r4
 80071b8:	bd10      	pop	{r4, pc}
 80071ba:	4602      	mov	r2, r0
 80071bc:	e7f7      	b.n	80071ae <_calloc_r+0x3e>
 80071be:	2100      	movs	r1, #0
 80071c0:	f000 fc44 	bl	8007a4c <memset>
 80071c4:	4620      	mov	r0, r4
 80071c6:	bd10      	pop	{r4, pc}
 80071c8:	f100 0208 	add.w	r2, r0, #8
 80071cc:	e7ef      	b.n	80071ae <_calloc_r+0x3e>
 80071ce:	bf00      	nop

080071d0 <__errno>:
 80071d0:	4b01      	ldr	r3, [pc, #4]	; (80071d8 <__errno+0x8>)
 80071d2:	6818      	ldr	r0, [r3, #0]
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop
 80071d8:	20000038 	.word	0x20000038

080071dc <__libc_init_array>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	4e0f      	ldr	r6, [pc, #60]	; (800721c <__libc_init_array+0x40>)
 80071e0:	4d0f      	ldr	r5, [pc, #60]	; (8007220 <__libc_init_array+0x44>)
 80071e2:	1b76      	subs	r6, r6, r5
 80071e4:	10b6      	asrs	r6, r6, #2
 80071e6:	bf18      	it	ne
 80071e8:	2400      	movne	r4, #0
 80071ea:	d005      	beq.n	80071f8 <__libc_init_array+0x1c>
 80071ec:	3401      	adds	r4, #1
 80071ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f2:	4798      	blx	r3
 80071f4:	42a6      	cmp	r6, r4
 80071f6:	d1f9      	bne.n	80071ec <__libc_init_array+0x10>
 80071f8:	4e0a      	ldr	r6, [pc, #40]	; (8007224 <__libc_init_array+0x48>)
 80071fa:	4d0b      	ldr	r5, [pc, #44]	; (8007228 <__libc_init_array+0x4c>)
 80071fc:	1b76      	subs	r6, r6, r5
 80071fe:	f7ff ffa7 	bl	8007150 <_init>
 8007202:	10b6      	asrs	r6, r6, #2
 8007204:	bf18      	it	ne
 8007206:	2400      	movne	r4, #0
 8007208:	d006      	beq.n	8007218 <__libc_init_array+0x3c>
 800720a:	3401      	adds	r4, #1
 800720c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007210:	4798      	blx	r3
 8007212:	42a6      	cmp	r6, r4
 8007214:	d1f9      	bne.n	800720a <__libc_init_array+0x2e>
 8007216:	bd70      	pop	{r4, r5, r6, pc}
 8007218:	bd70      	pop	{r4, r5, r6, pc}
 800721a:	bf00      	nop
 800721c:	20000878 	.word	0x20000878
 8007220:	20000878 	.word	0x20000878
 8007224:	20000878 	.word	0x20000878
 8007228:	20000878 	.word	0x20000878

0800722c <malloc>:
 800722c:	4b02      	ldr	r3, [pc, #8]	; (8007238 <malloc+0xc>)
 800722e:	4601      	mov	r1, r0
 8007230:	6818      	ldr	r0, [r3, #0]
 8007232:	f000 b80b 	b.w	800724c <_malloc_r>
 8007236:	bf00      	nop
 8007238:	20000038 	.word	0x20000038

0800723c <free>:
 800723c:	4b02      	ldr	r3, [pc, #8]	; (8007248 <free+0xc>)
 800723e:	4601      	mov	r1, r0
 8007240:	6818      	ldr	r0, [r3, #0]
 8007242:	f000 bedb 	b.w	8007ffc <_free_r>
 8007246:	bf00      	nop
 8007248:	20000038 	.word	0x20000038

0800724c <_malloc_r>:
 800724c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007250:	f101 060b 	add.w	r6, r1, #11
 8007254:	2e16      	cmp	r6, #22
 8007256:	b083      	sub	sp, #12
 8007258:	4605      	mov	r5, r0
 800725a:	f240 809e 	bls.w	800739a <_malloc_r+0x14e>
 800725e:	f036 0607 	bics.w	r6, r6, #7
 8007262:	f100 80bd 	bmi.w	80073e0 <_malloc_r+0x194>
 8007266:	42b1      	cmp	r1, r6
 8007268:	f200 80ba 	bhi.w	80073e0 <_malloc_r+0x194>
 800726c:	f000 fc3c 	bl	8007ae8 <__malloc_lock>
 8007270:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 8007274:	f0c0 8293 	bcc.w	800779e <_malloc_r+0x552>
 8007278:	0a73      	lsrs	r3, r6, #9
 800727a:	f000 80b8 	beq.w	80073ee <_malloc_r+0x1a2>
 800727e:	2b04      	cmp	r3, #4
 8007280:	f200 8179 	bhi.w	8007576 <_malloc_r+0x32a>
 8007284:	09b3      	lsrs	r3, r6, #6
 8007286:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800728a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
 800728e:	00c3      	lsls	r3, r0, #3
 8007290:	4fbf      	ldr	r7, [pc, #764]	; (8007590 <_malloc_r+0x344>)
 8007292:	443b      	add	r3, r7
 8007294:	f1a3 0108 	sub.w	r1, r3, #8
 8007298:	685c      	ldr	r4, [r3, #4]
 800729a:	42a1      	cmp	r1, r4
 800729c:	d106      	bne.n	80072ac <_malloc_r+0x60>
 800729e:	e00c      	b.n	80072ba <_malloc_r+0x6e>
 80072a0:	2a00      	cmp	r2, #0
 80072a2:	f280 80aa 	bge.w	80073fa <_malloc_r+0x1ae>
 80072a6:	68e4      	ldr	r4, [r4, #12]
 80072a8:	42a1      	cmp	r1, r4
 80072aa:	d006      	beq.n	80072ba <_malloc_r+0x6e>
 80072ac:	6863      	ldr	r3, [r4, #4]
 80072ae:	f023 0303 	bic.w	r3, r3, #3
 80072b2:	1b9a      	subs	r2, r3, r6
 80072b4:	2a0f      	cmp	r2, #15
 80072b6:	ddf3      	ble.n	80072a0 <_malloc_r+0x54>
 80072b8:	4670      	mov	r0, lr
 80072ba:	693c      	ldr	r4, [r7, #16]
 80072bc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 80075a4 <_malloc_r+0x358>
 80072c0:	4574      	cmp	r4, lr
 80072c2:	f000 81ab 	beq.w	800761c <_malloc_r+0x3d0>
 80072c6:	6863      	ldr	r3, [r4, #4]
 80072c8:	f023 0303 	bic.w	r3, r3, #3
 80072cc:	1b9a      	subs	r2, r3, r6
 80072ce:	2a0f      	cmp	r2, #15
 80072d0:	f300 8190 	bgt.w	80075f4 <_malloc_r+0x3a8>
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	f8c7 e014 	str.w	lr, [r7, #20]
 80072da:	f8c7 e010 	str.w	lr, [r7, #16]
 80072de:	f280 809d 	bge.w	800741c <_malloc_r+0x1d0>
 80072e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072e6:	f080 8161 	bcs.w	80075ac <_malloc_r+0x360>
 80072ea:	08db      	lsrs	r3, r3, #3
 80072ec:	f103 0c01 	add.w	ip, r3, #1
 80072f0:	1099      	asrs	r1, r3, #2
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
 80072f8:	f8c4 8008 	str.w	r8, [r4, #8]
 80072fc:	2301      	movs	r3, #1
 80072fe:	408b      	lsls	r3, r1
 8007300:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
 8007304:	4313      	orrs	r3, r2
 8007306:	3908      	subs	r1, #8
 8007308:	60e1      	str	r1, [r4, #12]
 800730a:	607b      	str	r3, [r7, #4]
 800730c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 8007310:	f8c8 400c 	str.w	r4, [r8, #12]
 8007314:	1082      	asrs	r2, r0, #2
 8007316:	2401      	movs	r4, #1
 8007318:	4094      	lsls	r4, r2
 800731a:	429c      	cmp	r4, r3
 800731c:	f200 808b 	bhi.w	8007436 <_malloc_r+0x1ea>
 8007320:	421c      	tst	r4, r3
 8007322:	d106      	bne.n	8007332 <_malloc_r+0xe6>
 8007324:	f020 0003 	bic.w	r0, r0, #3
 8007328:	0064      	lsls	r4, r4, #1
 800732a:	421c      	tst	r4, r3
 800732c:	f100 0004 	add.w	r0, r0, #4
 8007330:	d0fa      	beq.n	8007328 <_malloc_r+0xdc>
 8007332:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8007336:	46cc      	mov	ip, r9
 8007338:	4680      	mov	r8, r0
 800733a:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800733e:	459c      	cmp	ip, r3
 8007340:	d107      	bne.n	8007352 <_malloc_r+0x106>
 8007342:	e16d      	b.n	8007620 <_malloc_r+0x3d4>
 8007344:	2a00      	cmp	r2, #0
 8007346:	f280 817b 	bge.w	8007640 <_malloc_r+0x3f4>
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	459c      	cmp	ip, r3
 800734e:	f000 8167 	beq.w	8007620 <_malloc_r+0x3d4>
 8007352:	6859      	ldr	r1, [r3, #4]
 8007354:	f021 0103 	bic.w	r1, r1, #3
 8007358:	1b8a      	subs	r2, r1, r6
 800735a:	2a0f      	cmp	r2, #15
 800735c:	ddf2      	ble.n	8007344 <_malloc_r+0xf8>
 800735e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8007362:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	199c      	adds	r4, r3, r6
 800736a:	4628      	mov	r0, r5
 800736c:	f046 0601 	orr.w	r6, r6, #1
 8007370:	f042 0501 	orr.w	r5, r2, #1
 8007374:	605e      	str	r6, [r3, #4]
 8007376:	f8c8 c00c 	str.w	ip, [r8, #12]
 800737a:	f8cc 8008 	str.w	r8, [ip, #8]
 800737e:	617c      	str	r4, [r7, #20]
 8007380:	613c      	str	r4, [r7, #16]
 8007382:	f8c4 e00c 	str.w	lr, [r4, #12]
 8007386:	f8c4 e008 	str.w	lr, [r4, #8]
 800738a:	6065      	str	r5, [r4, #4]
 800738c:	505a      	str	r2, [r3, r1]
 800738e:	f000 fbb1 	bl	8007af4 <__malloc_unlock>
 8007392:	9b00      	ldr	r3, [sp, #0]
 8007394:	f103 0408 	add.w	r4, r3, #8
 8007398:	e01e      	b.n	80073d8 <_malloc_r+0x18c>
 800739a:	2910      	cmp	r1, #16
 800739c:	d820      	bhi.n	80073e0 <_malloc_r+0x194>
 800739e:	f000 fba3 	bl	8007ae8 <__malloc_lock>
 80073a2:	2610      	movs	r6, #16
 80073a4:	2318      	movs	r3, #24
 80073a6:	2002      	movs	r0, #2
 80073a8:	4f79      	ldr	r7, [pc, #484]	; (8007590 <_malloc_r+0x344>)
 80073aa:	443b      	add	r3, r7
 80073ac:	f1a3 0208 	sub.w	r2, r3, #8
 80073b0:	685c      	ldr	r4, [r3, #4]
 80073b2:	4294      	cmp	r4, r2
 80073b4:	f000 813d 	beq.w	8007632 <_malloc_r+0x3e6>
 80073b8:	6863      	ldr	r3, [r4, #4]
 80073ba:	68e1      	ldr	r1, [r4, #12]
 80073bc:	68a6      	ldr	r6, [r4, #8]
 80073be:	f023 0303 	bic.w	r3, r3, #3
 80073c2:	4423      	add	r3, r4
 80073c4:	4628      	mov	r0, r5
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	60f1      	str	r1, [r6, #12]
 80073ca:	f042 0201 	orr.w	r2, r2, #1
 80073ce:	608e      	str	r6, [r1, #8]
 80073d0:	605a      	str	r2, [r3, #4]
 80073d2:	f000 fb8f 	bl	8007af4 <__malloc_unlock>
 80073d6:	3408      	adds	r4, #8
 80073d8:	4620      	mov	r0, r4
 80073da:	b003      	add	sp, #12
 80073dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e0:	2400      	movs	r4, #0
 80073e2:	230c      	movs	r3, #12
 80073e4:	4620      	mov	r0, r4
 80073e6:	602b      	str	r3, [r5, #0]
 80073e8:	b003      	add	sp, #12
 80073ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ee:	2040      	movs	r0, #64	; 0x40
 80073f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073f4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 80073f8:	e74a      	b.n	8007290 <_malloc_r+0x44>
 80073fa:	4423      	add	r3, r4
 80073fc:	68e1      	ldr	r1, [r4, #12]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	68a6      	ldr	r6, [r4, #8]
 8007402:	f042 0201 	orr.w	r2, r2, #1
 8007406:	60f1      	str	r1, [r6, #12]
 8007408:	4628      	mov	r0, r5
 800740a:	608e      	str	r6, [r1, #8]
 800740c:	605a      	str	r2, [r3, #4]
 800740e:	f000 fb71 	bl	8007af4 <__malloc_unlock>
 8007412:	3408      	adds	r4, #8
 8007414:	4620      	mov	r0, r4
 8007416:	b003      	add	sp, #12
 8007418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800741c:	4423      	add	r3, r4
 800741e:	4628      	mov	r0, r5
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	f042 0201 	orr.w	r2, r2, #1
 8007426:	605a      	str	r2, [r3, #4]
 8007428:	f000 fb64 	bl	8007af4 <__malloc_unlock>
 800742c:	3408      	adds	r4, #8
 800742e:	4620      	mov	r0, r4
 8007430:	b003      	add	sp, #12
 8007432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007436:	68bc      	ldr	r4, [r7, #8]
 8007438:	6863      	ldr	r3, [r4, #4]
 800743a:	f023 0803 	bic.w	r8, r3, #3
 800743e:	45b0      	cmp	r8, r6
 8007440:	d304      	bcc.n	800744c <_malloc_r+0x200>
 8007442:	eba8 0306 	sub.w	r3, r8, r6
 8007446:	2b0f      	cmp	r3, #15
 8007448:	f300 8085 	bgt.w	8007556 <_malloc_r+0x30a>
 800744c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80075a8 <_malloc_r+0x35c>
 8007450:	4b50      	ldr	r3, [pc, #320]	; (8007594 <_malloc_r+0x348>)
 8007452:	f8d9 2000 	ldr.w	r2, [r9]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3201      	adds	r2, #1
 800745a:	4433      	add	r3, r6
 800745c:	eb04 0a08 	add.w	sl, r4, r8
 8007460:	f000 8155 	beq.w	800770e <_malloc_r+0x4c2>
 8007464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007468:	330f      	adds	r3, #15
 800746a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
 800746e:	f02b 0b0f 	bic.w	fp, fp, #15
 8007472:	4659      	mov	r1, fp
 8007474:	4628      	mov	r0, r5
 8007476:	f000 fcf1 	bl	8007e5c <_sbrk_r>
 800747a:	1c41      	adds	r1, r0, #1
 800747c:	4602      	mov	r2, r0
 800747e:	f000 80fc 	beq.w	800767a <_malloc_r+0x42e>
 8007482:	4582      	cmp	sl, r0
 8007484:	f200 80f7 	bhi.w	8007676 <_malloc_r+0x42a>
 8007488:	4b43      	ldr	r3, [pc, #268]	; (8007598 <_malloc_r+0x34c>)
 800748a:	6819      	ldr	r1, [r3, #0]
 800748c:	4459      	add	r1, fp
 800748e:	6019      	str	r1, [r3, #0]
 8007490:	f000 814d 	beq.w	800772e <_malloc_r+0x4e2>
 8007494:	f8d9 0000 	ldr.w	r0, [r9]
 8007498:	3001      	adds	r0, #1
 800749a:	bf1b      	ittet	ne
 800749c:	eba2 0a0a 	subne.w	sl, r2, sl
 80074a0:	4451      	addne	r1, sl
 80074a2:	f8c9 2000 	streq.w	r2, [r9]
 80074a6:	6019      	strne	r1, [r3, #0]
 80074a8:	f012 0107 	ands.w	r1, r2, #7
 80074ac:	f000 8115 	beq.w	80076da <_malloc_r+0x48e>
 80074b0:	f1c1 0008 	rsb	r0, r1, #8
 80074b4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 80074b8:	4402      	add	r2, r0
 80074ba:	3108      	adds	r1, #8
 80074bc:	eb02 090b 	add.w	r9, r2, fp
 80074c0:	f3c9 090b 	ubfx	r9, r9, #0, #12
 80074c4:	eba1 0909 	sub.w	r9, r1, r9
 80074c8:	4649      	mov	r1, r9
 80074ca:	4628      	mov	r0, r5
 80074cc:	9301      	str	r3, [sp, #4]
 80074ce:	9200      	str	r2, [sp, #0]
 80074d0:	f000 fcc4 	bl	8007e5c <_sbrk_r>
 80074d4:	1c43      	adds	r3, r0, #1
 80074d6:	e89d 000c 	ldmia.w	sp, {r2, r3}
 80074da:	f000 8143 	beq.w	8007764 <_malloc_r+0x518>
 80074de:	1a80      	subs	r0, r0, r2
 80074e0:	4448      	add	r0, r9
 80074e2:	f040 0001 	orr.w	r0, r0, #1
 80074e6:	6819      	ldr	r1, [r3, #0]
 80074e8:	60ba      	str	r2, [r7, #8]
 80074ea:	4449      	add	r1, r9
 80074ec:	42bc      	cmp	r4, r7
 80074ee:	6050      	str	r0, [r2, #4]
 80074f0:	6019      	str	r1, [r3, #0]
 80074f2:	d017      	beq.n	8007524 <_malloc_r+0x2d8>
 80074f4:	f1b8 0f0f 	cmp.w	r8, #15
 80074f8:	f240 80fb 	bls.w	80076f2 <_malloc_r+0x4a6>
 80074fc:	6860      	ldr	r0, [r4, #4]
 80074fe:	f1a8 020c 	sub.w	r2, r8, #12
 8007502:	f022 0207 	bic.w	r2, r2, #7
 8007506:	eb04 0e02 	add.w	lr, r4, r2
 800750a:	f000 0001 	and.w	r0, r0, #1
 800750e:	f04f 0c05 	mov.w	ip, #5
 8007512:	4310      	orrs	r0, r2
 8007514:	2a0f      	cmp	r2, #15
 8007516:	6060      	str	r0, [r4, #4]
 8007518:	f8ce c004 	str.w	ip, [lr, #4]
 800751c:	f8ce c008 	str.w	ip, [lr, #8]
 8007520:	f200 8117 	bhi.w	8007752 <_malloc_r+0x506>
 8007524:	4b1d      	ldr	r3, [pc, #116]	; (800759c <_malloc_r+0x350>)
 8007526:	68bc      	ldr	r4, [r7, #8]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	4291      	cmp	r1, r2
 800752c:	bf88      	it	hi
 800752e:	6019      	strhi	r1, [r3, #0]
 8007530:	4b1b      	ldr	r3, [pc, #108]	; (80075a0 <_malloc_r+0x354>)
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	4291      	cmp	r1, r2
 8007536:	6862      	ldr	r2, [r4, #4]
 8007538:	bf88      	it	hi
 800753a:	6019      	strhi	r1, [r3, #0]
 800753c:	f022 0203 	bic.w	r2, r2, #3
 8007540:	4296      	cmp	r6, r2
 8007542:	eba2 0306 	sub.w	r3, r2, r6
 8007546:	d801      	bhi.n	800754c <_malloc_r+0x300>
 8007548:	2b0f      	cmp	r3, #15
 800754a:	dc04      	bgt.n	8007556 <_malloc_r+0x30a>
 800754c:	4628      	mov	r0, r5
 800754e:	f000 fad1 	bl	8007af4 <__malloc_unlock>
 8007552:	2400      	movs	r4, #0
 8007554:	e740      	b.n	80073d8 <_malloc_r+0x18c>
 8007556:	19a2      	adds	r2, r4, r6
 8007558:	f043 0301 	orr.w	r3, r3, #1
 800755c:	f046 0601 	orr.w	r6, r6, #1
 8007560:	6066      	str	r6, [r4, #4]
 8007562:	4628      	mov	r0, r5
 8007564:	60ba      	str	r2, [r7, #8]
 8007566:	6053      	str	r3, [r2, #4]
 8007568:	f000 fac4 	bl	8007af4 <__malloc_unlock>
 800756c:	3408      	adds	r4, #8
 800756e:	4620      	mov	r0, r4
 8007570:	b003      	add	sp, #12
 8007572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007576:	2b14      	cmp	r3, #20
 8007578:	d971      	bls.n	800765e <_malloc_r+0x412>
 800757a:	2b54      	cmp	r3, #84	; 0x54
 800757c:	f200 80a3 	bhi.w	80076c6 <_malloc_r+0x47a>
 8007580:	0b33      	lsrs	r3, r6, #12
 8007582:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8007586:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
 800758a:	00c3      	lsls	r3, r0, #3
 800758c:	e680      	b.n	8007290 <_malloc_r+0x44>
 800758e:	bf00      	nop
 8007590:	20000468 	.word	0x20000468
 8007594:	200008ec 	.word	0x200008ec
 8007598:	200008bc 	.word	0x200008bc
 800759c:	200008e4 	.word	0x200008e4
 80075a0:	200008e8 	.word	0x200008e8
 80075a4:	20000470 	.word	0x20000470
 80075a8:	20000870 	.word	0x20000870
 80075ac:	0a5a      	lsrs	r2, r3, #9
 80075ae:	2a04      	cmp	r2, #4
 80075b0:	d95b      	bls.n	800766a <_malloc_r+0x41e>
 80075b2:	2a14      	cmp	r2, #20
 80075b4:	f200 80ae 	bhi.w	8007714 <_malloc_r+0x4c8>
 80075b8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 80075bc:	00c9      	lsls	r1, r1, #3
 80075be:	325b      	adds	r2, #91	; 0x5b
 80075c0:	eb07 0c01 	add.w	ip, r7, r1
 80075c4:	5879      	ldr	r1, [r7, r1]
 80075c6:	f1ac 0c08 	sub.w	ip, ip, #8
 80075ca:	458c      	cmp	ip, r1
 80075cc:	f000 8088 	beq.w	80076e0 <_malloc_r+0x494>
 80075d0:	684a      	ldr	r2, [r1, #4]
 80075d2:	f022 0203 	bic.w	r2, r2, #3
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d273      	bcs.n	80076c2 <_malloc_r+0x476>
 80075da:	6889      	ldr	r1, [r1, #8]
 80075dc:	458c      	cmp	ip, r1
 80075de:	d1f7      	bne.n	80075d0 <_malloc_r+0x384>
 80075e0:	f8dc 200c 	ldr.w	r2, [ip, #12]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	60e2      	str	r2, [r4, #12]
 80075e8:	f8c4 c008 	str.w	ip, [r4, #8]
 80075ec:	6094      	str	r4, [r2, #8]
 80075ee:	f8cc 400c 	str.w	r4, [ip, #12]
 80075f2:	e68f      	b.n	8007314 <_malloc_r+0xc8>
 80075f4:	19a1      	adds	r1, r4, r6
 80075f6:	f046 0c01 	orr.w	ip, r6, #1
 80075fa:	f042 0601 	orr.w	r6, r2, #1
 80075fe:	f8c4 c004 	str.w	ip, [r4, #4]
 8007602:	4628      	mov	r0, r5
 8007604:	6179      	str	r1, [r7, #20]
 8007606:	6139      	str	r1, [r7, #16]
 8007608:	f8c1 e00c 	str.w	lr, [r1, #12]
 800760c:	f8c1 e008 	str.w	lr, [r1, #8]
 8007610:	604e      	str	r6, [r1, #4]
 8007612:	50e2      	str	r2, [r4, r3]
 8007614:	f000 fa6e 	bl	8007af4 <__malloc_unlock>
 8007618:	3408      	adds	r4, #8
 800761a:	e6dd      	b.n	80073d8 <_malloc_r+0x18c>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	e679      	b.n	8007314 <_malloc_r+0xc8>
 8007620:	f108 0801 	add.w	r8, r8, #1
 8007624:	f018 0f03 	tst.w	r8, #3
 8007628:	f10c 0c08 	add.w	ip, ip, #8
 800762c:	f47f ae85 	bne.w	800733a <_malloc_r+0xee>
 8007630:	e02d      	b.n	800768e <_malloc_r+0x442>
 8007632:	68dc      	ldr	r4, [r3, #12]
 8007634:	42a3      	cmp	r3, r4
 8007636:	bf08      	it	eq
 8007638:	3002      	addeq	r0, #2
 800763a:	f43f ae3e 	beq.w	80072ba <_malloc_r+0x6e>
 800763e:	e6bb      	b.n	80073b8 <_malloc_r+0x16c>
 8007640:	4419      	add	r1, r3
 8007642:	461c      	mov	r4, r3
 8007644:	684a      	ldr	r2, [r1, #4]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	f854 6f08 	ldr.w	r6, [r4, #8]!
 800764c:	f042 0201 	orr.w	r2, r2, #1
 8007650:	604a      	str	r2, [r1, #4]
 8007652:	4628      	mov	r0, r5
 8007654:	60f3      	str	r3, [r6, #12]
 8007656:	609e      	str	r6, [r3, #8]
 8007658:	f000 fa4c 	bl	8007af4 <__malloc_unlock>
 800765c:	e6bc      	b.n	80073d8 <_malloc_r+0x18c>
 800765e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8007662:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
 8007666:	00c3      	lsls	r3, r0, #3
 8007668:	e612      	b.n	8007290 <_malloc_r+0x44>
 800766a:	099a      	lsrs	r2, r3, #6
 800766c:	f102 0139 	add.w	r1, r2, #57	; 0x39
 8007670:	00c9      	lsls	r1, r1, #3
 8007672:	3238      	adds	r2, #56	; 0x38
 8007674:	e7a4      	b.n	80075c0 <_malloc_r+0x374>
 8007676:	42bc      	cmp	r4, r7
 8007678:	d054      	beq.n	8007724 <_malloc_r+0x4d8>
 800767a:	68bc      	ldr	r4, [r7, #8]
 800767c:	6862      	ldr	r2, [r4, #4]
 800767e:	f022 0203 	bic.w	r2, r2, #3
 8007682:	e75d      	b.n	8007540 <_malloc_r+0x2f4>
 8007684:	f859 3908 	ldr.w	r3, [r9], #-8
 8007688:	4599      	cmp	r9, r3
 800768a:	f040 8086 	bne.w	800779a <_malloc_r+0x54e>
 800768e:	f010 0f03 	tst.w	r0, #3
 8007692:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8007696:	d1f5      	bne.n	8007684 <_malloc_r+0x438>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	ea23 0304 	bic.w	r3, r3, r4
 800769e:	607b      	str	r3, [r7, #4]
 80076a0:	0064      	lsls	r4, r4, #1
 80076a2:	429c      	cmp	r4, r3
 80076a4:	f63f aec7 	bhi.w	8007436 <_malloc_r+0x1ea>
 80076a8:	2c00      	cmp	r4, #0
 80076aa:	f43f aec4 	beq.w	8007436 <_malloc_r+0x1ea>
 80076ae:	421c      	tst	r4, r3
 80076b0:	4640      	mov	r0, r8
 80076b2:	f47f ae3e 	bne.w	8007332 <_malloc_r+0xe6>
 80076b6:	0064      	lsls	r4, r4, #1
 80076b8:	421c      	tst	r4, r3
 80076ba:	f100 0004 	add.w	r0, r0, #4
 80076be:	d0fa      	beq.n	80076b6 <_malloc_r+0x46a>
 80076c0:	e637      	b.n	8007332 <_malloc_r+0xe6>
 80076c2:	468c      	mov	ip, r1
 80076c4:	e78c      	b.n	80075e0 <_malloc_r+0x394>
 80076c6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80076ca:	d815      	bhi.n	80076f8 <_malloc_r+0x4ac>
 80076cc:	0bf3      	lsrs	r3, r6, #15
 80076ce:	f103 0078 	add.w	r0, r3, #120	; 0x78
 80076d2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
 80076d6:	00c3      	lsls	r3, r0, #3
 80076d8:	e5da      	b.n	8007290 <_malloc_r+0x44>
 80076da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80076de:	e6ed      	b.n	80074bc <_malloc_r+0x270>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	1092      	asrs	r2, r2, #2
 80076e4:	2101      	movs	r1, #1
 80076e6:	fa01 f202 	lsl.w	r2, r1, r2
 80076ea:	4313      	orrs	r3, r2
 80076ec:	607b      	str	r3, [r7, #4]
 80076ee:	4662      	mov	r2, ip
 80076f0:	e779      	b.n	80075e6 <_malloc_r+0x39a>
 80076f2:	2301      	movs	r3, #1
 80076f4:	6053      	str	r3, [r2, #4]
 80076f6:	e729      	b.n	800754c <_malloc_r+0x300>
 80076f8:	f240 5254 	movw	r2, #1364	; 0x554
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d822      	bhi.n	8007746 <_malloc_r+0x4fa>
 8007700:	0cb3      	lsrs	r3, r6, #18
 8007702:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8007706:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
 800770a:	00c3      	lsls	r3, r0, #3
 800770c:	e5c0      	b.n	8007290 <_malloc_r+0x44>
 800770e:	f103 0b10 	add.w	fp, r3, #16
 8007712:	e6ae      	b.n	8007472 <_malloc_r+0x226>
 8007714:	2a54      	cmp	r2, #84	; 0x54
 8007716:	d829      	bhi.n	800776c <_malloc_r+0x520>
 8007718:	0b1a      	lsrs	r2, r3, #12
 800771a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 800771e:	00c9      	lsls	r1, r1, #3
 8007720:	326e      	adds	r2, #110	; 0x6e
 8007722:	e74d      	b.n	80075c0 <_malloc_r+0x374>
 8007724:	4b20      	ldr	r3, [pc, #128]	; (80077a8 <_malloc_r+0x55c>)
 8007726:	6819      	ldr	r1, [r3, #0]
 8007728:	4459      	add	r1, fp
 800772a:	6019      	str	r1, [r3, #0]
 800772c:	e6b2      	b.n	8007494 <_malloc_r+0x248>
 800772e:	f3ca 000b 	ubfx	r0, sl, #0, #12
 8007732:	2800      	cmp	r0, #0
 8007734:	f47f aeae 	bne.w	8007494 <_malloc_r+0x248>
 8007738:	eb08 030b 	add.w	r3, r8, fp
 800773c:	68ba      	ldr	r2, [r7, #8]
 800773e:	f043 0301 	orr.w	r3, r3, #1
 8007742:	6053      	str	r3, [r2, #4]
 8007744:	e6ee      	b.n	8007524 <_malloc_r+0x2d8>
 8007746:	207f      	movs	r0, #127	; 0x7f
 8007748:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800774c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8007750:	e59e      	b.n	8007290 <_malloc_r+0x44>
 8007752:	f104 0108 	add.w	r1, r4, #8
 8007756:	4628      	mov	r0, r5
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	f000 fc4f 	bl	8007ffc <_free_r>
 800775e:	9b00      	ldr	r3, [sp, #0]
 8007760:	6819      	ldr	r1, [r3, #0]
 8007762:	e6df      	b.n	8007524 <_malloc_r+0x2d8>
 8007764:	2001      	movs	r0, #1
 8007766:	f04f 0900 	mov.w	r9, #0
 800776a:	e6bc      	b.n	80074e6 <_malloc_r+0x29a>
 800776c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007770:	d805      	bhi.n	800777e <_malloc_r+0x532>
 8007772:	0bda      	lsrs	r2, r3, #15
 8007774:	f102 0178 	add.w	r1, r2, #120	; 0x78
 8007778:	00c9      	lsls	r1, r1, #3
 800777a:	3277      	adds	r2, #119	; 0x77
 800777c:	e720      	b.n	80075c0 <_malloc_r+0x374>
 800777e:	f240 5154 	movw	r1, #1364	; 0x554
 8007782:	428a      	cmp	r2, r1
 8007784:	d805      	bhi.n	8007792 <_malloc_r+0x546>
 8007786:	0c9a      	lsrs	r2, r3, #18
 8007788:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 800778c:	00c9      	lsls	r1, r1, #3
 800778e:	327c      	adds	r2, #124	; 0x7c
 8007790:	e716      	b.n	80075c0 <_malloc_r+0x374>
 8007792:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8007796:	227e      	movs	r2, #126	; 0x7e
 8007798:	e712      	b.n	80075c0 <_malloc_r+0x374>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	e780      	b.n	80076a0 <_malloc_r+0x454>
 800779e:	08f0      	lsrs	r0, r6, #3
 80077a0:	f106 0308 	add.w	r3, r6, #8
 80077a4:	e600      	b.n	80073a8 <_malloc_r+0x15c>
 80077a6:	bf00      	nop
 80077a8:	200008bc 	.word	0x200008bc
 80077ac:	00000000 	.word	0x00000000

080077b0 <memchr>:
 80077b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80077b4:	2a10      	cmp	r2, #16
 80077b6:	db2b      	blt.n	8007810 <memchr+0x60>
 80077b8:	f010 0f07 	tst.w	r0, #7
 80077bc:	d008      	beq.n	80077d0 <memchr+0x20>
 80077be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80077c2:	3a01      	subs	r2, #1
 80077c4:	428b      	cmp	r3, r1
 80077c6:	d02d      	beq.n	8007824 <memchr+0x74>
 80077c8:	f010 0f07 	tst.w	r0, #7
 80077cc:	b342      	cbz	r2, 8007820 <memchr+0x70>
 80077ce:	d1f6      	bne.n	80077be <memchr+0xe>
 80077d0:	b4f0      	push	{r4, r5, r6, r7}
 80077d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80077d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80077da:	f022 0407 	bic.w	r4, r2, #7
 80077de:	f07f 0700 	mvns.w	r7, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80077e8:	3c08      	subs	r4, #8
 80077ea:	ea85 0501 	eor.w	r5, r5, r1
 80077ee:	ea86 0601 	eor.w	r6, r6, r1
 80077f2:	fa85 f547 	uadd8	r5, r5, r7
 80077f6:	faa3 f587 	sel	r5, r3, r7
 80077fa:	fa86 f647 	uadd8	r6, r6, r7
 80077fe:	faa5 f687 	sel	r6, r5, r7
 8007802:	b98e      	cbnz	r6, 8007828 <memchr+0x78>
 8007804:	d1ee      	bne.n	80077e4 <memchr+0x34>
 8007806:	bcf0      	pop	{r4, r5, r6, r7}
 8007808:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800780c:	f002 0207 	and.w	r2, r2, #7
 8007810:	b132      	cbz	r2, 8007820 <memchr+0x70>
 8007812:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007816:	3a01      	subs	r2, #1
 8007818:	ea83 0301 	eor.w	r3, r3, r1
 800781c:	b113      	cbz	r3, 8007824 <memchr+0x74>
 800781e:	d1f8      	bne.n	8007812 <memchr+0x62>
 8007820:	2000      	movs	r0, #0
 8007822:	4770      	bx	lr
 8007824:	3801      	subs	r0, #1
 8007826:	4770      	bx	lr
 8007828:	2d00      	cmp	r5, #0
 800782a:	bf06      	itte	eq
 800782c:	4635      	moveq	r5, r6
 800782e:	3803      	subeq	r0, #3
 8007830:	3807      	subne	r0, #7
 8007832:	f015 0f01 	tst.w	r5, #1
 8007836:	d107      	bne.n	8007848 <memchr+0x98>
 8007838:	3001      	adds	r0, #1
 800783a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800783e:	bf02      	ittt	eq
 8007840:	3001      	addeq	r0, #1
 8007842:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8007846:	3001      	addeq	r0, #1
 8007848:	bcf0      	pop	{r4, r5, r6, r7}
 800784a:	3801      	subs	r0, #1
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop

08007850 <memcpy>:
 8007850:	4684      	mov	ip, r0
 8007852:	ea41 0300 	orr.w	r3, r1, r0
 8007856:	f013 0303 	ands.w	r3, r3, #3
 800785a:	d16d      	bne.n	8007938 <memcpy+0xe8>
 800785c:	3a40      	subs	r2, #64	; 0x40
 800785e:	d341      	bcc.n	80078e4 <memcpy+0x94>
 8007860:	f851 3b04 	ldr.w	r3, [r1], #4
 8007864:	f840 3b04 	str.w	r3, [r0], #4
 8007868:	f851 3b04 	ldr.w	r3, [r1], #4
 800786c:	f840 3b04 	str.w	r3, [r0], #4
 8007870:	f851 3b04 	ldr.w	r3, [r1], #4
 8007874:	f840 3b04 	str.w	r3, [r0], #4
 8007878:	f851 3b04 	ldr.w	r3, [r1], #4
 800787c:	f840 3b04 	str.w	r3, [r0], #4
 8007880:	f851 3b04 	ldr.w	r3, [r1], #4
 8007884:	f840 3b04 	str.w	r3, [r0], #4
 8007888:	f851 3b04 	ldr.w	r3, [r1], #4
 800788c:	f840 3b04 	str.w	r3, [r0], #4
 8007890:	f851 3b04 	ldr.w	r3, [r1], #4
 8007894:	f840 3b04 	str.w	r3, [r0], #4
 8007898:	f851 3b04 	ldr.w	r3, [r1], #4
 800789c:	f840 3b04 	str.w	r3, [r0], #4
 80078a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80078a4:	f840 3b04 	str.w	r3, [r0], #4
 80078a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80078ac:	f840 3b04 	str.w	r3, [r0], #4
 80078b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80078b4:	f840 3b04 	str.w	r3, [r0], #4
 80078b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80078bc:	f840 3b04 	str.w	r3, [r0], #4
 80078c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80078c4:	f840 3b04 	str.w	r3, [r0], #4
 80078c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80078cc:	f840 3b04 	str.w	r3, [r0], #4
 80078d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80078d4:	f840 3b04 	str.w	r3, [r0], #4
 80078d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80078dc:	f840 3b04 	str.w	r3, [r0], #4
 80078e0:	3a40      	subs	r2, #64	; 0x40
 80078e2:	d2bd      	bcs.n	8007860 <memcpy+0x10>
 80078e4:	3230      	adds	r2, #48	; 0x30
 80078e6:	d311      	bcc.n	800790c <memcpy+0xbc>
 80078e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80078ec:	f840 3b04 	str.w	r3, [r0], #4
 80078f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80078f4:	f840 3b04 	str.w	r3, [r0], #4
 80078f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80078fc:	f840 3b04 	str.w	r3, [r0], #4
 8007900:	f851 3b04 	ldr.w	r3, [r1], #4
 8007904:	f840 3b04 	str.w	r3, [r0], #4
 8007908:	3a10      	subs	r2, #16
 800790a:	d2ed      	bcs.n	80078e8 <memcpy+0x98>
 800790c:	320c      	adds	r2, #12
 800790e:	d305      	bcc.n	800791c <memcpy+0xcc>
 8007910:	f851 3b04 	ldr.w	r3, [r1], #4
 8007914:	f840 3b04 	str.w	r3, [r0], #4
 8007918:	3a04      	subs	r2, #4
 800791a:	d2f9      	bcs.n	8007910 <memcpy+0xc0>
 800791c:	3204      	adds	r2, #4
 800791e:	d008      	beq.n	8007932 <memcpy+0xe2>
 8007920:	07d2      	lsls	r2, r2, #31
 8007922:	bf1c      	itt	ne
 8007924:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8007928:	f800 3b01 	strbne.w	r3, [r0], #1
 800792c:	d301      	bcc.n	8007932 <memcpy+0xe2>
 800792e:	880b      	ldrh	r3, [r1, #0]
 8007930:	8003      	strh	r3, [r0, #0]
 8007932:	4660      	mov	r0, ip
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	2a08      	cmp	r2, #8
 800793a:	d313      	bcc.n	8007964 <memcpy+0x114>
 800793c:	078b      	lsls	r3, r1, #30
 800793e:	d08d      	beq.n	800785c <memcpy+0xc>
 8007940:	f010 0303 	ands.w	r3, r0, #3
 8007944:	d08a      	beq.n	800785c <memcpy+0xc>
 8007946:	f1c3 0304 	rsb	r3, r3, #4
 800794a:	1ad2      	subs	r2, r2, r3
 800794c:	07db      	lsls	r3, r3, #31
 800794e:	bf1c      	itt	ne
 8007950:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8007954:	f800 3b01 	strbne.w	r3, [r0], #1
 8007958:	d380      	bcc.n	800785c <memcpy+0xc>
 800795a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800795e:	f820 3b02 	strh.w	r3, [r0], #2
 8007962:	e77b      	b.n	800785c <memcpy+0xc>
 8007964:	3a04      	subs	r2, #4
 8007966:	d3d9      	bcc.n	800791c <memcpy+0xcc>
 8007968:	3a01      	subs	r2, #1
 800796a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800796e:	f800 3b01 	strb.w	r3, [r0], #1
 8007972:	d2f9      	bcs.n	8007968 <memcpy+0x118>
 8007974:	780b      	ldrb	r3, [r1, #0]
 8007976:	7003      	strb	r3, [r0, #0]
 8007978:	784b      	ldrb	r3, [r1, #1]
 800797a:	7043      	strb	r3, [r0, #1]
 800797c:	788b      	ldrb	r3, [r1, #2]
 800797e:	7083      	strb	r3, [r0, #2]
 8007980:	4660      	mov	r0, ip
 8007982:	4770      	bx	lr

08007984 <memmove>:
 8007984:	4288      	cmp	r0, r1
 8007986:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007988:	d90d      	bls.n	80079a6 <memmove+0x22>
 800798a:	188b      	adds	r3, r1, r2
 800798c:	4298      	cmp	r0, r3
 800798e:	d20a      	bcs.n	80079a6 <memmove+0x22>
 8007990:	1884      	adds	r4, r0, r2
 8007992:	2a00      	cmp	r2, #0
 8007994:	d051      	beq.n	8007a3a <memmove+0xb6>
 8007996:	4622      	mov	r2, r4
 8007998:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800799c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079a0:	4299      	cmp	r1, r3
 80079a2:	d1f9      	bne.n	8007998 <memmove+0x14>
 80079a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079a6:	2a0f      	cmp	r2, #15
 80079a8:	d948      	bls.n	8007a3c <memmove+0xb8>
 80079aa:	ea41 0300 	orr.w	r3, r1, r0
 80079ae:	079b      	lsls	r3, r3, #30
 80079b0:	d146      	bne.n	8007a40 <memmove+0xbc>
 80079b2:	f100 0410 	add.w	r4, r0, #16
 80079b6:	f101 0310 	add.w	r3, r1, #16
 80079ba:	4615      	mov	r5, r2
 80079bc:	f853 6c10 	ldr.w	r6, [r3, #-16]
 80079c0:	f844 6c10 	str.w	r6, [r4, #-16]
 80079c4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 80079c8:	f844 6c0c 	str.w	r6, [r4, #-12]
 80079cc:	f853 6c08 	ldr.w	r6, [r3, #-8]
 80079d0:	f844 6c08 	str.w	r6, [r4, #-8]
 80079d4:	3d10      	subs	r5, #16
 80079d6:	f853 6c04 	ldr.w	r6, [r3, #-4]
 80079da:	f844 6c04 	str.w	r6, [r4, #-4]
 80079de:	2d0f      	cmp	r5, #15
 80079e0:	f103 0310 	add.w	r3, r3, #16
 80079e4:	f104 0410 	add.w	r4, r4, #16
 80079e8:	d8e8      	bhi.n	80079bc <memmove+0x38>
 80079ea:	f1a2 0310 	sub.w	r3, r2, #16
 80079ee:	f023 030f 	bic.w	r3, r3, #15
 80079f2:	f002 0e0f 	and.w	lr, r2, #15
 80079f6:	3310      	adds	r3, #16
 80079f8:	f1be 0f03 	cmp.w	lr, #3
 80079fc:	4419      	add	r1, r3
 80079fe:	4403      	add	r3, r0
 8007a00:	d921      	bls.n	8007a46 <memmove+0xc2>
 8007a02:	1f1e      	subs	r6, r3, #4
 8007a04:	460d      	mov	r5, r1
 8007a06:	4674      	mov	r4, lr
 8007a08:	3c04      	subs	r4, #4
 8007a0a:	f855 7b04 	ldr.w	r7, [r5], #4
 8007a0e:	f846 7f04 	str.w	r7, [r6, #4]!
 8007a12:	2c03      	cmp	r4, #3
 8007a14:	d8f8      	bhi.n	8007a08 <memmove+0x84>
 8007a16:	f1ae 0404 	sub.w	r4, lr, #4
 8007a1a:	f024 0403 	bic.w	r4, r4, #3
 8007a1e:	3404      	adds	r4, #4
 8007a20:	4421      	add	r1, r4
 8007a22:	4423      	add	r3, r4
 8007a24:	f002 0203 	and.w	r2, r2, #3
 8007a28:	b162      	cbz	r2, 8007a44 <memmove+0xc0>
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	440a      	add	r2, r1
 8007a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a36:	428a      	cmp	r2, r1
 8007a38:	d1f9      	bne.n	8007a2e <memmove+0xaa>
 8007a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	e7f3      	b.n	8007a28 <memmove+0xa4>
 8007a40:	4603      	mov	r3, r0
 8007a42:	e7f2      	b.n	8007a2a <memmove+0xa6>
 8007a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a46:	4672      	mov	r2, lr
 8007a48:	e7ee      	b.n	8007a28 <memmove+0xa4>
 8007a4a:	bf00      	nop

08007a4c <memset>:
 8007a4c:	b470      	push	{r4, r5, r6}
 8007a4e:	0786      	lsls	r6, r0, #30
 8007a50:	d046      	beq.n	8007ae0 <memset+0x94>
 8007a52:	1e54      	subs	r4, r2, #1
 8007a54:	2a00      	cmp	r2, #0
 8007a56:	d041      	beq.n	8007adc <memset+0x90>
 8007a58:	b2ca      	uxtb	r2, r1
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	e002      	b.n	8007a64 <memset+0x18>
 8007a5e:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 8007a62:	d33b      	bcc.n	8007adc <memset+0x90>
 8007a64:	f803 2b01 	strb.w	r2, [r3], #1
 8007a68:	079d      	lsls	r5, r3, #30
 8007a6a:	d1f8      	bne.n	8007a5e <memset+0x12>
 8007a6c:	2c03      	cmp	r4, #3
 8007a6e:	d92e      	bls.n	8007ace <memset+0x82>
 8007a70:	b2cd      	uxtb	r5, r1
 8007a72:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8007a76:	2c0f      	cmp	r4, #15
 8007a78:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8007a7c:	d919      	bls.n	8007ab2 <memset+0x66>
 8007a7e:	f103 0210 	add.w	r2, r3, #16
 8007a82:	4626      	mov	r6, r4
 8007a84:	3e10      	subs	r6, #16
 8007a86:	2e0f      	cmp	r6, #15
 8007a88:	f842 5c10 	str.w	r5, [r2, #-16]
 8007a8c:	f842 5c0c 	str.w	r5, [r2, #-12]
 8007a90:	f842 5c08 	str.w	r5, [r2, #-8]
 8007a94:	f842 5c04 	str.w	r5, [r2, #-4]
 8007a98:	f102 0210 	add.w	r2, r2, #16
 8007a9c:	d8f2      	bhi.n	8007a84 <memset+0x38>
 8007a9e:	f1a4 0210 	sub.w	r2, r4, #16
 8007aa2:	f022 020f 	bic.w	r2, r2, #15
 8007aa6:	f004 040f 	and.w	r4, r4, #15
 8007aaa:	3210      	adds	r2, #16
 8007aac:	2c03      	cmp	r4, #3
 8007aae:	4413      	add	r3, r2
 8007ab0:	d90d      	bls.n	8007ace <memset+0x82>
 8007ab2:	461e      	mov	r6, r3
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	3a04      	subs	r2, #4
 8007ab8:	2a03      	cmp	r2, #3
 8007aba:	f846 5b04 	str.w	r5, [r6], #4
 8007abe:	d8fa      	bhi.n	8007ab6 <memset+0x6a>
 8007ac0:	1f22      	subs	r2, r4, #4
 8007ac2:	f022 0203 	bic.w	r2, r2, #3
 8007ac6:	3204      	adds	r2, #4
 8007ac8:	4413      	add	r3, r2
 8007aca:	f004 0403 	and.w	r4, r4, #3
 8007ace:	b12c      	cbz	r4, 8007adc <memset+0x90>
 8007ad0:	b2c9      	uxtb	r1, r1
 8007ad2:	441c      	add	r4, r3
 8007ad4:	f803 1b01 	strb.w	r1, [r3], #1
 8007ad8:	429c      	cmp	r4, r3
 8007ada:	d1fb      	bne.n	8007ad4 <memset+0x88>
 8007adc:	bc70      	pop	{r4, r5, r6}
 8007ade:	4770      	bx	lr
 8007ae0:	4614      	mov	r4, r2
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	e7c2      	b.n	8007a6c <memset+0x20>
 8007ae6:	bf00      	nop

08007ae8 <__malloc_lock>:
 8007ae8:	4801      	ldr	r0, [pc, #4]	; (8007af0 <__malloc_lock+0x8>)
 8007aea:	f000 bb77 	b.w	80081dc <__retarget_lock_acquire_recursive>
 8007aee:	bf00      	nop
 8007af0:	20000f98 	.word	0x20000f98

08007af4 <__malloc_unlock>:
 8007af4:	4801      	ldr	r0, [pc, #4]	; (8007afc <__malloc_unlock+0x8>)
 8007af6:	f000 bb79 	b.w	80081ec <__retarget_lock_release_recursive>
 8007afa:	bf00      	nop
 8007afc:	20000f98 	.word	0x20000f98

08007b00 <realloc>:
 8007b00:	4b02      	ldr	r3, [pc, #8]	; (8007b0c <realloc+0xc>)
 8007b02:	460a      	mov	r2, r1
 8007b04:	4601      	mov	r1, r0
 8007b06:	6818      	ldr	r0, [r3, #0]
 8007b08:	f000 b802 	b.w	8007b10 <_realloc_r>
 8007b0c:	20000038 	.word	0x20000038

08007b10 <_realloc_r>:
 8007b10:	2900      	cmp	r1, #0
 8007b12:	f000 8095 	beq.w	8007c40 <_realloc_r+0x130>
 8007b16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1a:	460d      	mov	r5, r1
 8007b1c:	4616      	mov	r6, r2
 8007b1e:	b083      	sub	sp, #12
 8007b20:	4680      	mov	r8, r0
 8007b22:	f106 070b 	add.w	r7, r6, #11
 8007b26:	f7ff ffdf 	bl	8007ae8 <__malloc_lock>
 8007b2a:	f855 ec04 	ldr.w	lr, [r5, #-4]
 8007b2e:	2f16      	cmp	r7, #22
 8007b30:	f02e 0403 	bic.w	r4, lr, #3
 8007b34:	f1a5 0908 	sub.w	r9, r5, #8
 8007b38:	d83c      	bhi.n	8007bb4 <_realloc_r+0xa4>
 8007b3a:	2210      	movs	r2, #16
 8007b3c:	4617      	mov	r7, r2
 8007b3e:	42be      	cmp	r6, r7
 8007b40:	d83d      	bhi.n	8007bbe <_realloc_r+0xae>
 8007b42:	4294      	cmp	r4, r2
 8007b44:	da43      	bge.n	8007bce <_realloc_r+0xbe>
 8007b46:	4bc4      	ldr	r3, [pc, #784]	; (8007e58 <_realloc_r+0x348>)
 8007b48:	6899      	ldr	r1, [r3, #8]
 8007b4a:	eb09 0004 	add.w	r0, r9, r4
 8007b4e:	4288      	cmp	r0, r1
 8007b50:	f000 80b4 	beq.w	8007cbc <_realloc_r+0x1ac>
 8007b54:	6843      	ldr	r3, [r0, #4]
 8007b56:	f023 0101 	bic.w	r1, r3, #1
 8007b5a:	4401      	add	r1, r0
 8007b5c:	6849      	ldr	r1, [r1, #4]
 8007b5e:	07c9      	lsls	r1, r1, #31
 8007b60:	d54c      	bpl.n	8007bfc <_realloc_r+0xec>
 8007b62:	f01e 0f01 	tst.w	lr, #1
 8007b66:	f000 809b 	beq.w	8007ca0 <_realloc_r+0x190>
 8007b6a:	4631      	mov	r1, r6
 8007b6c:	4640      	mov	r0, r8
 8007b6e:	f7ff fb6d 	bl	800724c <_malloc_r>
 8007b72:	4606      	mov	r6, r0
 8007b74:	2800      	cmp	r0, #0
 8007b76:	d03a      	beq.n	8007bee <_realloc_r+0xde>
 8007b78:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007b7c:	f023 0301 	bic.w	r3, r3, #1
 8007b80:	444b      	add	r3, r9
 8007b82:	f1a0 0208 	sub.w	r2, r0, #8
 8007b86:	429a      	cmp	r2, r3
 8007b88:	f000 8121 	beq.w	8007dce <_realloc_r+0x2be>
 8007b8c:	1f22      	subs	r2, r4, #4
 8007b8e:	2a24      	cmp	r2, #36	; 0x24
 8007b90:	f200 8107 	bhi.w	8007da2 <_realloc_r+0x292>
 8007b94:	2a13      	cmp	r2, #19
 8007b96:	f200 80db 	bhi.w	8007d50 <_realloc_r+0x240>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	462a      	mov	r2, r5
 8007b9e:	6811      	ldr	r1, [r2, #0]
 8007ba0:	6019      	str	r1, [r3, #0]
 8007ba2:	6851      	ldr	r1, [r2, #4]
 8007ba4:	6059      	str	r1, [r3, #4]
 8007ba6:	6892      	ldr	r2, [r2, #8]
 8007ba8:	609a      	str	r2, [r3, #8]
 8007baa:	4629      	mov	r1, r5
 8007bac:	4640      	mov	r0, r8
 8007bae:	f000 fa25 	bl	8007ffc <_free_r>
 8007bb2:	e01c      	b.n	8007bee <_realloc_r+0xde>
 8007bb4:	f027 0707 	bic.w	r7, r7, #7
 8007bb8:	2f00      	cmp	r7, #0
 8007bba:	463a      	mov	r2, r7
 8007bbc:	dabf      	bge.n	8007b3e <_realloc_r+0x2e>
 8007bbe:	2600      	movs	r6, #0
 8007bc0:	230c      	movs	r3, #12
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	f8c8 3000 	str.w	r3, [r8]
 8007bc8:	b003      	add	sp, #12
 8007bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bce:	462e      	mov	r6, r5
 8007bd0:	1be3      	subs	r3, r4, r7
 8007bd2:	2b0f      	cmp	r3, #15
 8007bd4:	d81e      	bhi.n	8007c14 <_realloc_r+0x104>
 8007bd6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	4323      	orrs	r3, r4
 8007be0:	444c      	add	r4, r9
 8007be2:	f8c9 3004 	str.w	r3, [r9, #4]
 8007be6:	6863      	ldr	r3, [r4, #4]
 8007be8:	f043 0301 	orr.w	r3, r3, #1
 8007bec:	6063      	str	r3, [r4, #4]
 8007bee:	4640      	mov	r0, r8
 8007bf0:	f7ff ff80 	bl	8007af4 <__malloc_unlock>
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	b003      	add	sp, #12
 8007bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bfc:	f023 0303 	bic.w	r3, r3, #3
 8007c00:	18e1      	adds	r1, r4, r3
 8007c02:	4291      	cmp	r1, r2
 8007c04:	db1f      	blt.n	8007c46 <_realloc_r+0x136>
 8007c06:	68c3      	ldr	r3, [r0, #12]
 8007c08:	6882      	ldr	r2, [r0, #8]
 8007c0a:	462e      	mov	r6, r5
 8007c0c:	60d3      	str	r3, [r2, #12]
 8007c0e:	460c      	mov	r4, r1
 8007c10:	609a      	str	r2, [r3, #8]
 8007c12:	e7dd      	b.n	8007bd0 <_realloc_r+0xc0>
 8007c14:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8007c18:	eb09 0107 	add.w	r1, r9, r7
 8007c1c:	f002 0201 	and.w	r2, r2, #1
 8007c20:	444c      	add	r4, r9
 8007c22:	f043 0301 	orr.w	r3, r3, #1
 8007c26:	4317      	orrs	r7, r2
 8007c28:	f8c9 7004 	str.w	r7, [r9, #4]
 8007c2c:	604b      	str	r3, [r1, #4]
 8007c2e:	6863      	ldr	r3, [r4, #4]
 8007c30:	f043 0301 	orr.w	r3, r3, #1
 8007c34:	3108      	adds	r1, #8
 8007c36:	6063      	str	r3, [r4, #4]
 8007c38:	4640      	mov	r0, r8
 8007c3a:	f000 f9df 	bl	8007ffc <_free_r>
 8007c3e:	e7d6      	b.n	8007bee <_realloc_r+0xde>
 8007c40:	4611      	mov	r1, r2
 8007c42:	f7ff bb03 	b.w	800724c <_malloc_r>
 8007c46:	f01e 0f01 	tst.w	lr, #1
 8007c4a:	d18e      	bne.n	8007b6a <_realloc_r+0x5a>
 8007c4c:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8007c50:	eba9 0a01 	sub.w	sl, r9, r1
 8007c54:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007c58:	f021 0103 	bic.w	r1, r1, #3
 8007c5c:	440b      	add	r3, r1
 8007c5e:	4423      	add	r3, r4
 8007c60:	4293      	cmp	r3, r2
 8007c62:	db25      	blt.n	8007cb0 <_realloc_r+0x1a0>
 8007c64:	68c2      	ldr	r2, [r0, #12]
 8007c66:	6881      	ldr	r1, [r0, #8]
 8007c68:	4656      	mov	r6, sl
 8007c6a:	60ca      	str	r2, [r1, #12]
 8007c6c:	6091      	str	r1, [r2, #8]
 8007c6e:	f8da 100c 	ldr.w	r1, [sl, #12]
 8007c72:	f856 0f08 	ldr.w	r0, [r6, #8]!
 8007c76:	1f22      	subs	r2, r4, #4
 8007c78:	2a24      	cmp	r2, #36	; 0x24
 8007c7a:	60c1      	str	r1, [r0, #12]
 8007c7c:	6088      	str	r0, [r1, #8]
 8007c7e:	f200 8094 	bhi.w	8007daa <_realloc_r+0x29a>
 8007c82:	2a13      	cmp	r2, #19
 8007c84:	d96f      	bls.n	8007d66 <_realloc_r+0x256>
 8007c86:	6829      	ldr	r1, [r5, #0]
 8007c88:	f8ca 1008 	str.w	r1, [sl, #8]
 8007c8c:	6869      	ldr	r1, [r5, #4]
 8007c8e:	f8ca 100c 	str.w	r1, [sl, #12]
 8007c92:	2a1b      	cmp	r2, #27
 8007c94:	f200 80a2 	bhi.w	8007ddc <_realloc_r+0x2cc>
 8007c98:	3508      	adds	r5, #8
 8007c9a:	f10a 0210 	add.w	r2, sl, #16
 8007c9e:	e063      	b.n	8007d68 <_realloc_r+0x258>
 8007ca0:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8007ca4:	eba9 0a03 	sub.w	sl, r9, r3
 8007ca8:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007cac:	f021 0103 	bic.w	r1, r1, #3
 8007cb0:	1863      	adds	r3, r4, r1
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	f6ff af59 	blt.w	8007b6a <_realloc_r+0x5a>
 8007cb8:	4656      	mov	r6, sl
 8007cba:	e7d8      	b.n	8007c6e <_realloc_r+0x15e>
 8007cbc:	6841      	ldr	r1, [r0, #4]
 8007cbe:	f021 0b03 	bic.w	fp, r1, #3
 8007cc2:	44a3      	add	fp, r4
 8007cc4:	f107 0010 	add.w	r0, r7, #16
 8007cc8:	4583      	cmp	fp, r0
 8007cca:	da56      	bge.n	8007d7a <_realloc_r+0x26a>
 8007ccc:	f01e 0f01 	tst.w	lr, #1
 8007cd0:	f47f af4b 	bne.w	8007b6a <_realloc_r+0x5a>
 8007cd4:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8007cd8:	eba9 0a01 	sub.w	sl, r9, r1
 8007cdc:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007ce0:	f021 0103 	bic.w	r1, r1, #3
 8007ce4:	448b      	add	fp, r1
 8007ce6:	4558      	cmp	r0, fp
 8007ce8:	dce2      	bgt.n	8007cb0 <_realloc_r+0x1a0>
 8007cea:	4656      	mov	r6, sl
 8007cec:	f8da 100c 	ldr.w	r1, [sl, #12]
 8007cf0:	f856 0f08 	ldr.w	r0, [r6, #8]!
 8007cf4:	1f22      	subs	r2, r4, #4
 8007cf6:	2a24      	cmp	r2, #36	; 0x24
 8007cf8:	60c1      	str	r1, [r0, #12]
 8007cfa:	6088      	str	r0, [r1, #8]
 8007cfc:	f200 808f 	bhi.w	8007e1e <_realloc_r+0x30e>
 8007d00:	2a13      	cmp	r2, #19
 8007d02:	f240 808a 	bls.w	8007e1a <_realloc_r+0x30a>
 8007d06:	6829      	ldr	r1, [r5, #0]
 8007d08:	f8ca 1008 	str.w	r1, [sl, #8]
 8007d0c:	6869      	ldr	r1, [r5, #4]
 8007d0e:	f8ca 100c 	str.w	r1, [sl, #12]
 8007d12:	2a1b      	cmp	r2, #27
 8007d14:	f200 808a 	bhi.w	8007e2c <_realloc_r+0x31c>
 8007d18:	3508      	adds	r5, #8
 8007d1a:	f10a 0210 	add.w	r2, sl, #16
 8007d1e:	6829      	ldr	r1, [r5, #0]
 8007d20:	6011      	str	r1, [r2, #0]
 8007d22:	6869      	ldr	r1, [r5, #4]
 8007d24:	6051      	str	r1, [r2, #4]
 8007d26:	68a9      	ldr	r1, [r5, #8]
 8007d28:	6091      	str	r1, [r2, #8]
 8007d2a:	eb0a 0107 	add.w	r1, sl, r7
 8007d2e:	ebab 0207 	sub.w	r2, fp, r7
 8007d32:	f042 0201 	orr.w	r2, r2, #1
 8007d36:	6099      	str	r1, [r3, #8]
 8007d38:	604a      	str	r2, [r1, #4]
 8007d3a:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007d3e:	f003 0301 	and.w	r3, r3, #1
 8007d42:	431f      	orrs	r7, r3
 8007d44:	4640      	mov	r0, r8
 8007d46:	f8ca 7004 	str.w	r7, [sl, #4]
 8007d4a:	f7ff fed3 	bl	8007af4 <__malloc_unlock>
 8007d4e:	e751      	b.n	8007bf4 <_realloc_r+0xe4>
 8007d50:	682b      	ldr	r3, [r5, #0]
 8007d52:	6003      	str	r3, [r0, #0]
 8007d54:	686b      	ldr	r3, [r5, #4]
 8007d56:	6043      	str	r3, [r0, #4]
 8007d58:	2a1b      	cmp	r2, #27
 8007d5a:	d82d      	bhi.n	8007db8 <_realloc_r+0x2a8>
 8007d5c:	f100 0308 	add.w	r3, r0, #8
 8007d60:	f105 0208 	add.w	r2, r5, #8
 8007d64:	e71b      	b.n	8007b9e <_realloc_r+0x8e>
 8007d66:	4632      	mov	r2, r6
 8007d68:	6829      	ldr	r1, [r5, #0]
 8007d6a:	6011      	str	r1, [r2, #0]
 8007d6c:	6869      	ldr	r1, [r5, #4]
 8007d6e:	6051      	str	r1, [r2, #4]
 8007d70:	68a9      	ldr	r1, [r5, #8]
 8007d72:	6091      	str	r1, [r2, #8]
 8007d74:	461c      	mov	r4, r3
 8007d76:	46d1      	mov	r9, sl
 8007d78:	e72a      	b.n	8007bd0 <_realloc_r+0xc0>
 8007d7a:	eb09 0107 	add.w	r1, r9, r7
 8007d7e:	ebab 0b07 	sub.w	fp, fp, r7
 8007d82:	f04b 0201 	orr.w	r2, fp, #1
 8007d86:	6099      	str	r1, [r3, #8]
 8007d88:	604a      	str	r2, [r1, #4]
 8007d8a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	431f      	orrs	r7, r3
 8007d94:	4640      	mov	r0, r8
 8007d96:	f845 7c04 	str.w	r7, [r5, #-4]
 8007d9a:	f7ff feab 	bl	8007af4 <__malloc_unlock>
 8007d9e:	462e      	mov	r6, r5
 8007da0:	e728      	b.n	8007bf4 <_realloc_r+0xe4>
 8007da2:	4629      	mov	r1, r5
 8007da4:	f7ff fdee 	bl	8007984 <memmove>
 8007da8:	e6ff      	b.n	8007baa <_realloc_r+0x9a>
 8007daa:	4629      	mov	r1, r5
 8007dac:	4630      	mov	r0, r6
 8007dae:	461c      	mov	r4, r3
 8007db0:	46d1      	mov	r9, sl
 8007db2:	f7ff fde7 	bl	8007984 <memmove>
 8007db6:	e70b      	b.n	8007bd0 <_realloc_r+0xc0>
 8007db8:	68ab      	ldr	r3, [r5, #8]
 8007dba:	6083      	str	r3, [r0, #8]
 8007dbc:	68eb      	ldr	r3, [r5, #12]
 8007dbe:	60c3      	str	r3, [r0, #12]
 8007dc0:	2a24      	cmp	r2, #36	; 0x24
 8007dc2:	d017      	beq.n	8007df4 <_realloc_r+0x2e4>
 8007dc4:	f100 0310 	add.w	r3, r0, #16
 8007dc8:	f105 0210 	add.w	r2, r5, #16
 8007dcc:	e6e7      	b.n	8007b9e <_realloc_r+0x8e>
 8007dce:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8007dd2:	f023 0303 	bic.w	r3, r3, #3
 8007dd6:	441c      	add	r4, r3
 8007dd8:	462e      	mov	r6, r5
 8007dda:	e6f9      	b.n	8007bd0 <_realloc_r+0xc0>
 8007ddc:	68a9      	ldr	r1, [r5, #8]
 8007dde:	f8ca 1010 	str.w	r1, [sl, #16]
 8007de2:	68e9      	ldr	r1, [r5, #12]
 8007de4:	f8ca 1014 	str.w	r1, [sl, #20]
 8007de8:	2a24      	cmp	r2, #36	; 0x24
 8007dea:	d00c      	beq.n	8007e06 <_realloc_r+0x2f6>
 8007dec:	3510      	adds	r5, #16
 8007dee:	f10a 0218 	add.w	r2, sl, #24
 8007df2:	e7b9      	b.n	8007d68 <_realloc_r+0x258>
 8007df4:	692b      	ldr	r3, [r5, #16]
 8007df6:	6103      	str	r3, [r0, #16]
 8007df8:	696b      	ldr	r3, [r5, #20]
 8007dfa:	6143      	str	r3, [r0, #20]
 8007dfc:	f105 0218 	add.w	r2, r5, #24
 8007e00:	f100 0318 	add.w	r3, r0, #24
 8007e04:	e6cb      	b.n	8007b9e <_realloc_r+0x8e>
 8007e06:	692a      	ldr	r2, [r5, #16]
 8007e08:	f8ca 2018 	str.w	r2, [sl, #24]
 8007e0c:	696a      	ldr	r2, [r5, #20]
 8007e0e:	f8ca 201c 	str.w	r2, [sl, #28]
 8007e12:	3518      	adds	r5, #24
 8007e14:	f10a 0220 	add.w	r2, sl, #32
 8007e18:	e7a6      	b.n	8007d68 <_realloc_r+0x258>
 8007e1a:	4632      	mov	r2, r6
 8007e1c:	e77f      	b.n	8007d1e <_realloc_r+0x20e>
 8007e1e:	4629      	mov	r1, r5
 8007e20:	4630      	mov	r0, r6
 8007e22:	9301      	str	r3, [sp, #4]
 8007e24:	f7ff fdae 	bl	8007984 <memmove>
 8007e28:	9b01      	ldr	r3, [sp, #4]
 8007e2a:	e77e      	b.n	8007d2a <_realloc_r+0x21a>
 8007e2c:	68a9      	ldr	r1, [r5, #8]
 8007e2e:	f8ca 1010 	str.w	r1, [sl, #16]
 8007e32:	68e9      	ldr	r1, [r5, #12]
 8007e34:	f8ca 1014 	str.w	r1, [sl, #20]
 8007e38:	2a24      	cmp	r2, #36	; 0x24
 8007e3a:	d003      	beq.n	8007e44 <_realloc_r+0x334>
 8007e3c:	3510      	adds	r5, #16
 8007e3e:	f10a 0218 	add.w	r2, sl, #24
 8007e42:	e76c      	b.n	8007d1e <_realloc_r+0x20e>
 8007e44:	692a      	ldr	r2, [r5, #16]
 8007e46:	f8ca 2018 	str.w	r2, [sl, #24]
 8007e4a:	696a      	ldr	r2, [r5, #20]
 8007e4c:	f8ca 201c 	str.w	r2, [sl, #28]
 8007e50:	3518      	adds	r5, #24
 8007e52:	f10a 0220 	add.w	r2, sl, #32
 8007e56:	e762      	b.n	8007d1e <_realloc_r+0x20e>
 8007e58:	20000468 	.word	0x20000468

08007e5c <_sbrk_r>:
 8007e5c:	b538      	push	{r3, r4, r5, lr}
 8007e5e:	4c07      	ldr	r4, [pc, #28]	; (8007e7c <_sbrk_r+0x20>)
 8007e60:	2300      	movs	r3, #0
 8007e62:	4605      	mov	r5, r0
 8007e64:	4608      	mov	r0, r1
 8007e66:	6023      	str	r3, [r4, #0]
 8007e68:	f7ff f93e 	bl	80070e8 <_sbrk>
 8007e6c:	1c43      	adds	r3, r0, #1
 8007e6e:	d000      	beq.n	8007e72 <_sbrk_r+0x16>
 8007e70:	bd38      	pop	{r3, r4, r5, pc}
 8007e72:	6823      	ldr	r3, [r4, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0fb      	beq.n	8007e70 <_sbrk_r+0x14>
 8007e78:	602b      	str	r3, [r5, #0]
 8007e7a:	bd38      	pop	{r3, r4, r5, pc}
 8007e7c:	20000fac 	.word	0x20000fac

08007e80 <strlen>:
 8007e80:	f890 f000 	pld	[r0]
 8007e84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8007e88:	f020 0107 	bic.w	r1, r0, #7
 8007e8c:	f06f 0c00 	mvn.w	ip, #0
 8007e90:	f010 0407 	ands.w	r4, r0, #7
 8007e94:	f891 f020 	pld	[r1, #32]
 8007e98:	f040 8049 	bne.w	8007f2e <strlen+0xae>
 8007e9c:	f04f 0400 	mov.w	r4, #0
 8007ea0:	f06f 0007 	mvn.w	r0, #7
 8007ea4:	e9d1 2300 	ldrd	r2, r3, [r1]
 8007ea8:	f891 f040 	pld	[r1, #64]	; 0x40
 8007eac:	f100 0008 	add.w	r0, r0, #8
 8007eb0:	fa82 f24c 	uadd8	r2, r2, ip
 8007eb4:	faa4 f28c 	sel	r2, r4, ip
 8007eb8:	fa83 f34c 	uadd8	r3, r3, ip
 8007ebc:	faa2 f38c 	sel	r3, r2, ip
 8007ec0:	bb4b      	cbnz	r3, 8007f16 <strlen+0x96>
 8007ec2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8007ec6:	fa82 f24c 	uadd8	r2, r2, ip
 8007eca:	f100 0008 	add.w	r0, r0, #8
 8007ece:	faa4 f28c 	sel	r2, r4, ip
 8007ed2:	fa83 f34c 	uadd8	r3, r3, ip
 8007ed6:	faa2 f38c 	sel	r3, r2, ip
 8007eda:	b9e3      	cbnz	r3, 8007f16 <strlen+0x96>
 8007edc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8007ee0:	fa82 f24c 	uadd8	r2, r2, ip
 8007ee4:	f100 0008 	add.w	r0, r0, #8
 8007ee8:	faa4 f28c 	sel	r2, r4, ip
 8007eec:	fa83 f34c 	uadd8	r3, r3, ip
 8007ef0:	faa2 f38c 	sel	r3, r2, ip
 8007ef4:	b97b      	cbnz	r3, 8007f16 <strlen+0x96>
 8007ef6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 8007efa:	f101 0120 	add.w	r1, r1, #32
 8007efe:	fa82 f24c 	uadd8	r2, r2, ip
 8007f02:	f100 0008 	add.w	r0, r0, #8
 8007f06:	faa4 f28c 	sel	r2, r4, ip
 8007f0a:	fa83 f34c 	uadd8	r3, r3, ip
 8007f0e:	faa2 f38c 	sel	r3, r2, ip
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d0c6      	beq.n	8007ea4 <strlen+0x24>
 8007f16:	2a00      	cmp	r2, #0
 8007f18:	bf04      	itt	eq
 8007f1a:	3004      	addeq	r0, #4
 8007f1c:	461a      	moveq	r2, r3
 8007f1e:	ba12      	rev	r2, r2
 8007f20:	fab2 f282 	clz	r2, r2
 8007f24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 8007f28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8007f2c:	4770      	bx	lr
 8007f2e:	e9d1 2300 	ldrd	r2, r3, [r1]
 8007f32:	f004 0503 	and.w	r5, r4, #3
 8007f36:	f1c4 0000 	rsb	r0, r4, #0
 8007f3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 8007f3e:	f014 0f04 	tst.w	r4, #4
 8007f42:	f891 f040 	pld	[r1, #64]	; 0x40
 8007f46:	fa0c f505 	lsl.w	r5, ip, r5
 8007f4a:	ea62 0205 	orn	r2, r2, r5
 8007f4e:	bf1c      	itt	ne
 8007f50:	ea63 0305 	ornne	r3, r3, r5
 8007f54:	4662      	movne	r2, ip
 8007f56:	f04f 0400 	mov.w	r4, #0
 8007f5a:	e7a9      	b.n	8007eb0 <strlen+0x30>

08007f5c <_malloc_trim_r>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	4f24      	ldr	r7, [pc, #144]	; (8007ff0 <_malloc_trim_r+0x94>)
 8007f60:	460c      	mov	r4, r1
 8007f62:	4606      	mov	r6, r0
 8007f64:	f7ff fdc0 	bl	8007ae8 <__malloc_lock>
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	685d      	ldr	r5, [r3, #4]
 8007f6c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 8007f70:	310f      	adds	r1, #15
 8007f72:	f025 0503 	bic.w	r5, r5, #3
 8007f76:	4429      	add	r1, r5
 8007f78:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8007f7c:	f021 010f 	bic.w	r1, r1, #15
 8007f80:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 8007f84:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8007f88:	db07      	blt.n	8007f9a <_malloc_trim_r+0x3e>
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f7ff ff65 	bl	8007e5c <_sbrk_r>
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	442b      	add	r3, r5
 8007f96:	4298      	cmp	r0, r3
 8007f98:	d004      	beq.n	8007fa4 <_malloc_trim_r+0x48>
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f7ff fdaa 	bl	8007af4 <__malloc_unlock>
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fa4:	4261      	negs	r1, r4
 8007fa6:	4630      	mov	r0, r6
 8007fa8:	f7ff ff58 	bl	8007e5c <_sbrk_r>
 8007fac:	3001      	adds	r0, #1
 8007fae:	d00d      	beq.n	8007fcc <_malloc_trim_r+0x70>
 8007fb0:	4b10      	ldr	r3, [pc, #64]	; (8007ff4 <_malloc_trim_r+0x98>)
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	6819      	ldr	r1, [r3, #0]
 8007fb6:	1b2d      	subs	r5, r5, r4
 8007fb8:	f045 0501 	orr.w	r5, r5, #1
 8007fbc:	4630      	mov	r0, r6
 8007fbe:	1b09      	subs	r1, r1, r4
 8007fc0:	6055      	str	r5, [r2, #4]
 8007fc2:	6019      	str	r1, [r3, #0]
 8007fc4:	f7ff fd96 	bl	8007af4 <__malloc_unlock>
 8007fc8:	2001      	movs	r0, #1
 8007fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fcc:	2100      	movs	r1, #0
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f7ff ff44 	bl	8007e5c <_sbrk_r>
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	1a83      	subs	r3, r0, r2
 8007fd8:	2b0f      	cmp	r3, #15
 8007fda:	ddde      	ble.n	8007f9a <_malloc_trim_r+0x3e>
 8007fdc:	4c06      	ldr	r4, [pc, #24]	; (8007ff8 <_malloc_trim_r+0x9c>)
 8007fde:	4905      	ldr	r1, [pc, #20]	; (8007ff4 <_malloc_trim_r+0x98>)
 8007fe0:	6824      	ldr	r4, [r4, #0]
 8007fe2:	f043 0301 	orr.w	r3, r3, #1
 8007fe6:	1b00      	subs	r0, r0, r4
 8007fe8:	6053      	str	r3, [r2, #4]
 8007fea:	6008      	str	r0, [r1, #0]
 8007fec:	e7d5      	b.n	8007f9a <_malloc_trim_r+0x3e>
 8007fee:	bf00      	nop
 8007ff0:	20000468 	.word	0x20000468
 8007ff4:	200008bc 	.word	0x200008bc
 8007ff8:	20000870 	.word	0x20000870

08007ffc <_free_r>:
 8007ffc:	2900      	cmp	r1, #0
 8007ffe:	d044      	beq.n	800808a <_free_r+0x8e>
 8008000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008004:	460d      	mov	r5, r1
 8008006:	4680      	mov	r8, r0
 8008008:	f7ff fd6e 	bl	8007ae8 <__malloc_lock>
 800800c:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8008010:	4969      	ldr	r1, [pc, #420]	; (80081b8 <_free_r+0x1bc>)
 8008012:	f027 0301 	bic.w	r3, r7, #1
 8008016:	f1a5 0408 	sub.w	r4, r5, #8
 800801a:	18e2      	adds	r2, r4, r3
 800801c:	688e      	ldr	r6, [r1, #8]
 800801e:	6850      	ldr	r0, [r2, #4]
 8008020:	42b2      	cmp	r2, r6
 8008022:	f020 0003 	bic.w	r0, r0, #3
 8008026:	d05e      	beq.n	80080e6 <_free_r+0xea>
 8008028:	07fe      	lsls	r6, r7, #31
 800802a:	6050      	str	r0, [r2, #4]
 800802c:	d40b      	bmi.n	8008046 <_free_r+0x4a>
 800802e:	f855 7c08 	ldr.w	r7, [r5, #-8]
 8008032:	1be4      	subs	r4, r4, r7
 8008034:	f101 0e08 	add.w	lr, r1, #8
 8008038:	68a5      	ldr	r5, [r4, #8]
 800803a:	4575      	cmp	r5, lr
 800803c:	443b      	add	r3, r7
 800803e:	d06d      	beq.n	800811c <_free_r+0x120>
 8008040:	68e7      	ldr	r7, [r4, #12]
 8008042:	60ef      	str	r7, [r5, #12]
 8008044:	60bd      	str	r5, [r7, #8]
 8008046:	1815      	adds	r5, r2, r0
 8008048:	686d      	ldr	r5, [r5, #4]
 800804a:	07ed      	lsls	r5, r5, #31
 800804c:	d53e      	bpl.n	80080cc <_free_r+0xd0>
 800804e:	f043 0201 	orr.w	r2, r3, #1
 8008052:	6062      	str	r2, [r4, #4]
 8008054:	50e3      	str	r3, [r4, r3]
 8008056:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800805a:	d217      	bcs.n	800808c <_free_r+0x90>
 800805c:	08db      	lsrs	r3, r3, #3
 800805e:	1c58      	adds	r0, r3, #1
 8008060:	109a      	asrs	r2, r3, #2
 8008062:	684d      	ldr	r5, [r1, #4]
 8008064:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
 8008068:	60a7      	str	r7, [r4, #8]
 800806a:	2301      	movs	r3, #1
 800806c:	4093      	lsls	r3, r2
 800806e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
 8008072:	432b      	orrs	r3, r5
 8008074:	3a08      	subs	r2, #8
 8008076:	60e2      	str	r2, [r4, #12]
 8008078:	604b      	str	r3, [r1, #4]
 800807a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
 800807e:	60fc      	str	r4, [r7, #12]
 8008080:	4640      	mov	r0, r8
 8008082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008086:	f7ff bd35 	b.w	8007af4 <__malloc_unlock>
 800808a:	4770      	bx	lr
 800808c:	0a5a      	lsrs	r2, r3, #9
 800808e:	2a04      	cmp	r2, #4
 8008090:	d852      	bhi.n	8008138 <_free_r+0x13c>
 8008092:	099a      	lsrs	r2, r3, #6
 8008094:	f102 0739 	add.w	r7, r2, #57	; 0x39
 8008098:	00ff      	lsls	r7, r7, #3
 800809a:	f102 0538 	add.w	r5, r2, #56	; 0x38
 800809e:	19c8      	adds	r0, r1, r7
 80080a0:	59ca      	ldr	r2, [r1, r7]
 80080a2:	3808      	subs	r0, #8
 80080a4:	4290      	cmp	r0, r2
 80080a6:	d04f      	beq.n	8008148 <_free_r+0x14c>
 80080a8:	6851      	ldr	r1, [r2, #4]
 80080aa:	f021 0103 	bic.w	r1, r1, #3
 80080ae:	428b      	cmp	r3, r1
 80080b0:	d232      	bcs.n	8008118 <_free_r+0x11c>
 80080b2:	6892      	ldr	r2, [r2, #8]
 80080b4:	4290      	cmp	r0, r2
 80080b6:	d1f7      	bne.n	80080a8 <_free_r+0xac>
 80080b8:	68c3      	ldr	r3, [r0, #12]
 80080ba:	60a0      	str	r0, [r4, #8]
 80080bc:	60e3      	str	r3, [r4, #12]
 80080be:	609c      	str	r4, [r3, #8]
 80080c0:	60c4      	str	r4, [r0, #12]
 80080c2:	4640      	mov	r0, r8
 80080c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080c8:	f7ff bd14 	b.w	8007af4 <__malloc_unlock>
 80080cc:	6895      	ldr	r5, [r2, #8]
 80080ce:	4f3b      	ldr	r7, [pc, #236]	; (80081bc <_free_r+0x1c0>)
 80080d0:	42bd      	cmp	r5, r7
 80080d2:	4403      	add	r3, r0
 80080d4:	d040      	beq.n	8008158 <_free_r+0x15c>
 80080d6:	68d0      	ldr	r0, [r2, #12]
 80080d8:	60e8      	str	r0, [r5, #12]
 80080da:	f043 0201 	orr.w	r2, r3, #1
 80080de:	6085      	str	r5, [r0, #8]
 80080e0:	6062      	str	r2, [r4, #4]
 80080e2:	50e3      	str	r3, [r4, r3]
 80080e4:	e7b7      	b.n	8008056 <_free_r+0x5a>
 80080e6:	07ff      	lsls	r7, r7, #31
 80080e8:	4403      	add	r3, r0
 80080ea:	d407      	bmi.n	80080fc <_free_r+0x100>
 80080ec:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80080f0:	1aa4      	subs	r4, r4, r2
 80080f2:	4413      	add	r3, r2
 80080f4:	68a0      	ldr	r0, [r4, #8]
 80080f6:	68e2      	ldr	r2, [r4, #12]
 80080f8:	60c2      	str	r2, [r0, #12]
 80080fa:	6090      	str	r0, [r2, #8]
 80080fc:	4a30      	ldr	r2, [pc, #192]	; (80081c0 <_free_r+0x1c4>)
 80080fe:	6812      	ldr	r2, [r2, #0]
 8008100:	f043 0001 	orr.w	r0, r3, #1
 8008104:	4293      	cmp	r3, r2
 8008106:	6060      	str	r0, [r4, #4]
 8008108:	608c      	str	r4, [r1, #8]
 800810a:	d3b9      	bcc.n	8008080 <_free_r+0x84>
 800810c:	4b2d      	ldr	r3, [pc, #180]	; (80081c4 <_free_r+0x1c8>)
 800810e:	4640      	mov	r0, r8
 8008110:	6819      	ldr	r1, [r3, #0]
 8008112:	f7ff ff23 	bl	8007f5c <_malloc_trim_r>
 8008116:	e7b3      	b.n	8008080 <_free_r+0x84>
 8008118:	4610      	mov	r0, r2
 800811a:	e7cd      	b.n	80080b8 <_free_r+0xbc>
 800811c:	1811      	adds	r1, r2, r0
 800811e:	6849      	ldr	r1, [r1, #4]
 8008120:	07c9      	lsls	r1, r1, #31
 8008122:	d444      	bmi.n	80081ae <_free_r+0x1b2>
 8008124:	6891      	ldr	r1, [r2, #8]
 8008126:	68d2      	ldr	r2, [r2, #12]
 8008128:	60ca      	str	r2, [r1, #12]
 800812a:	4403      	add	r3, r0
 800812c:	f043 0001 	orr.w	r0, r3, #1
 8008130:	6091      	str	r1, [r2, #8]
 8008132:	6060      	str	r0, [r4, #4]
 8008134:	50e3      	str	r3, [r4, r3]
 8008136:	e7a3      	b.n	8008080 <_free_r+0x84>
 8008138:	2a14      	cmp	r2, #20
 800813a:	d816      	bhi.n	800816a <_free_r+0x16e>
 800813c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
 8008140:	00ff      	lsls	r7, r7, #3
 8008142:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 8008146:	e7aa      	b.n	800809e <_free_r+0xa2>
 8008148:	10aa      	asrs	r2, r5, #2
 800814a:	2301      	movs	r3, #1
 800814c:	684d      	ldr	r5, [r1, #4]
 800814e:	4093      	lsls	r3, r2
 8008150:	432b      	orrs	r3, r5
 8008152:	604b      	str	r3, [r1, #4]
 8008154:	4603      	mov	r3, r0
 8008156:	e7b0      	b.n	80080ba <_free_r+0xbe>
 8008158:	f043 0201 	orr.w	r2, r3, #1
 800815c:	614c      	str	r4, [r1, #20]
 800815e:	610c      	str	r4, [r1, #16]
 8008160:	60e5      	str	r5, [r4, #12]
 8008162:	60a5      	str	r5, [r4, #8]
 8008164:	6062      	str	r2, [r4, #4]
 8008166:	50e3      	str	r3, [r4, r3]
 8008168:	e78a      	b.n	8008080 <_free_r+0x84>
 800816a:	2a54      	cmp	r2, #84	; 0x54
 800816c:	d806      	bhi.n	800817c <_free_r+0x180>
 800816e:	0b1a      	lsrs	r2, r3, #12
 8008170:	f102 076f 	add.w	r7, r2, #111	; 0x6f
 8008174:	00ff      	lsls	r7, r7, #3
 8008176:	f102 056e 	add.w	r5, r2, #110	; 0x6e
 800817a:	e790      	b.n	800809e <_free_r+0xa2>
 800817c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008180:	d806      	bhi.n	8008190 <_free_r+0x194>
 8008182:	0bda      	lsrs	r2, r3, #15
 8008184:	f102 0778 	add.w	r7, r2, #120	; 0x78
 8008188:	00ff      	lsls	r7, r7, #3
 800818a:	f102 0577 	add.w	r5, r2, #119	; 0x77
 800818e:	e786      	b.n	800809e <_free_r+0xa2>
 8008190:	f240 5054 	movw	r0, #1364	; 0x554
 8008194:	4282      	cmp	r2, r0
 8008196:	d806      	bhi.n	80081a6 <_free_r+0x1aa>
 8008198:	0c9a      	lsrs	r2, r3, #18
 800819a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
 800819e:	00ff      	lsls	r7, r7, #3
 80081a0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
 80081a4:	e77b      	b.n	800809e <_free_r+0xa2>
 80081a6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
 80081aa:	257e      	movs	r5, #126	; 0x7e
 80081ac:	e777      	b.n	800809e <_free_r+0xa2>
 80081ae:	f043 0101 	orr.w	r1, r3, #1
 80081b2:	6061      	str	r1, [r4, #4]
 80081b4:	6013      	str	r3, [r2, #0]
 80081b6:	e763      	b.n	8008080 <_free_r+0x84>
 80081b8:	20000468 	.word	0x20000468
 80081bc:	20000470 	.word	0x20000470
 80081c0:	20000874 	.word	0x20000874
 80081c4:	200008ec 	.word	0x200008ec

080081c8 <__retarget_lock_init>:
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop

080081cc <__retarget_lock_init_recursive>:
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop

080081d0 <__retarget_lock_close>:
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop

080081d4 <__retarget_lock_close_recursive>:
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop

080081d8 <__retarget_lock_acquire>:
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop

080081dc <__retarget_lock_acquire_recursive>:
 80081dc:	4770      	bx	lr
 80081de:	bf00      	nop

080081e0 <__retarget_lock_try_acquire>:
 80081e0:	2001      	movs	r0, #1
 80081e2:	4770      	bx	lr

080081e4 <__retarget_lock_try_acquire_recursive>:
 80081e4:	2001      	movs	r0, #1
 80081e6:	4770      	bx	lr

080081e8 <__retarget_lock_release>:
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop

080081ec <__retarget_lock_release_recursive>:
 80081ec:	4770      	bx	lr
 80081ee:	bf00      	nop

080081f0 <cleanup_glue>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	460c      	mov	r4, r1
 80081f4:	6809      	ldr	r1, [r1, #0]
 80081f6:	4605      	mov	r5, r0
 80081f8:	b109      	cbz	r1, 80081fe <cleanup_glue+0xe>
 80081fa:	f7ff fff9 	bl	80081f0 <cleanup_glue>
 80081fe:	4621      	mov	r1, r4
 8008200:	4628      	mov	r0, r5
 8008202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008206:	f7ff bef9 	b.w	8007ffc <_free_r>
 800820a:	bf00      	nop

0800820c <_reclaim_reent>:
 800820c:	4b20      	ldr	r3, [pc, #128]	; (8008290 <_reclaim_reent+0x84>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4283      	cmp	r3, r0
 8008212:	d03c      	beq.n	800828e <_reclaim_reent+0x82>
 8008214:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008216:	b570      	push	{r4, r5, r6, lr}
 8008218:	4605      	mov	r5, r0
 800821a:	b18b      	cbz	r3, 8008240 <_reclaim_reent+0x34>
 800821c:	2600      	movs	r6, #0
 800821e:	5999      	ldr	r1, [r3, r6]
 8008220:	b139      	cbz	r1, 8008232 <_reclaim_reent+0x26>
 8008222:	680c      	ldr	r4, [r1, #0]
 8008224:	4628      	mov	r0, r5
 8008226:	f7ff fee9 	bl	8007ffc <_free_r>
 800822a:	4621      	mov	r1, r4
 800822c:	2c00      	cmp	r4, #0
 800822e:	d1f8      	bne.n	8008222 <_reclaim_reent+0x16>
 8008230:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8008232:	3604      	adds	r6, #4
 8008234:	2e80      	cmp	r6, #128	; 0x80
 8008236:	d1f2      	bne.n	800821e <_reclaim_reent+0x12>
 8008238:	4619      	mov	r1, r3
 800823a:	4628      	mov	r0, r5
 800823c:	f7ff fede 	bl	8007ffc <_free_r>
 8008240:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008242:	b111      	cbz	r1, 800824a <_reclaim_reent+0x3e>
 8008244:	4628      	mov	r0, r5
 8008246:	f7ff fed9 	bl	8007ffc <_free_r>
 800824a:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 800824e:	b151      	cbz	r1, 8008266 <_reclaim_reent+0x5a>
 8008250:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 8008254:	42b1      	cmp	r1, r6
 8008256:	d006      	beq.n	8008266 <_reclaim_reent+0x5a>
 8008258:	680c      	ldr	r4, [r1, #0]
 800825a:	4628      	mov	r0, r5
 800825c:	f7ff fece 	bl	8007ffc <_free_r>
 8008260:	42a6      	cmp	r6, r4
 8008262:	4621      	mov	r1, r4
 8008264:	d1f8      	bne.n	8008258 <_reclaim_reent+0x4c>
 8008266:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8008268:	b111      	cbz	r1, 8008270 <_reclaim_reent+0x64>
 800826a:	4628      	mov	r0, r5
 800826c:	f7ff fec6 	bl	8007ffc <_free_r>
 8008270:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8008272:	b903      	cbnz	r3, 8008276 <_reclaim_reent+0x6a>
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008278:	4628      	mov	r0, r5
 800827a:	4798      	blx	r3
 800827c:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8008280:	2900      	cmp	r1, #0
 8008282:	d0f7      	beq.n	8008274 <_reclaim_reent+0x68>
 8008284:	4628      	mov	r0, r5
 8008286:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800828a:	f7ff bfb1 	b.w	80081f0 <cleanup_glue>
 800828e:	4770      	bx	lr
 8008290:	20000038 	.word	0x20000038

08008294 <LED_config>:
 8008294:	00000098 00010000 00000000 6c6c6548     ............Hell
 80082a4:	6f57206f 21646c72 00000000              o World!....

080082b0 <DeviceDescriptor>:
 80082b0:	01100112 40000002 0058058b 02010010     .......@..X.....
 80082c0:	00000100                                ....

080082c4 <ConfigurationDescriptor>:
 80082c4:	003e0209 80000102 00040932 02020100     ..>.....2.......
 80082d4:	24050001 04011000 05060224 01000624     ...$....$...$...
 80082e4:	03810507 09ff0008 02000104 0000000a     ................
 80082f4:	02030507 07050040 40028205 00000500     ....@......@....

08008304 <LanguageString>:
 8008304:	04090304 00000000                       ........

0800830c <ManufacturerString>:
 800830c:	00490358 006e0000 00660000 00690000     X.I...n...f...i.
 800831c:	006e0000 00650000 006f0000 006e0000     ..n...e...o...n.
 800832c:	00200000 00540000 00650000 00630000     .. ...T...e...c.
 800833c:	00680000 006e0000 006f0000 006c0000     ..h...n...o...l.
 800834c:	006f0000 00670000 00690000 00650000     ..o...g...i...e.
 800835c:	00730000 00000000 00000000              ..s.........

08008368 <ProductString>:
 8008368:	00490320 00460000 00580000 00200000      .I...F...X... .
 8008378:	00430000 00440000 00430000 00000000     ..C...D...C.....
 8008388:	00000000                                ....

0800838c <clock_config>:
 800838c:	01040250 00010000 00000000 00010000     P...............
 800839c:	01010101 10000000 00000093 00000110     ................

080083ac <Driver_USBD0>:
 80083ac:	080025dd 08002645 08002881 080028bd     .%..E&...(...(..
 80083bc:	080028f1 08002925 08002b2d 08002d4d     .(..%)..-+..M-..
 80083cc:	0800303d 08002b79 08002989 08002a11     =0..y+...)...*..
 80083dc:	08002a89 08002cc5 080031ad 080031d9     .*...,...1...1..
 80083ec:	000020a1 00020000                       . ......

080083f4 <_global_impure_ptr>:
 80083f4:	20000040                                @.. 
