

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_55_2'
================================================================
* Date:           Tue Jul 25 02:51:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.683 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       52|  20.000 ns|  0.520 us|    2|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_55_2  |        0|       50|         1|          1|          1|  0 ~ 50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 4 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%index_1 = alloca i32 1"   --->   Operation 5 'alloca' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv3_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i"   --->   Operation 6 'read' 'conv3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_V_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %count_V_load_1"   --->   Operation 7 'read' 'count_V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 8 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %index_read, i8 %index_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %j_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_V_load = load i15 %j_V"   --->   Operation 12 'load' 'j_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_V_cast = zext i15 %j_V_load"   --->   Operation 13 'zext' 'j_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.42ns)   --->   "%icmp_ln1072 = icmp_slt  i16 %j_V_cast, i16 %count_V_load_1_read"   --->   Operation 15 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.94ns)   --->   "%j_V_1 = add i15 %j_V_load, i15 1"   --->   Operation 16 'add' 'j_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln1072, void %._crit_edge.loopexit.exitStub, void %.split" [../include/madCpt.hpp:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index_1_load = load i8 %index_1" [../include/madCpt.hpp:58]   --->   Operation 18 'load' 'index_1_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 50, i64 25" [../include/madCpt.hpp:55]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../include/madCpt.hpp:55]   --->   Operation 20 'specloopname' 'specloopname_ln55' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%index_2 = add i8 %index_1_load, i8 1" [../include/madCpt.hpp:58]   --->   Operation 21 'add' 'index_2' <Predicate = (icmp_ln1072)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i8 %index_1_load" [../include/madCpt.hpp:58]   --->   Operation 22 'sext' 'sext_ln58' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sorted_list_addr = getelementptr i16 %sorted_list, i64 0, i64 %sext_ln58" [../include/madCpt.hpp:58]   --->   Operation 23 'getelementptr' 'sorted_list_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln58 = store i16 %conv3_i_read, i11 %sorted_list_addr" [../include/madCpt.hpp:58]   --->   Operation 24 'store' 'store_ln58' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %index_2, i8 %index_1" [../include/madCpt.hpp:58]   --->   Operation 25 'store' 'store_ln58' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 %j_V_1, i15 %j_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 5.68ns
The critical path consists of the following:
	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'add' operation ('j_V_1') [18]  (1.94 ns)
	'store' operation ('store_ln0') of variable 'j_V_1' on local variable 'j_V' [29]  (1.59 ns)
	blocking operation 2.15 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
