<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx485tffg1761-2" LaunchTime="1599334369">
  <File Type="BITSTR-BMM" Name="testcase6_adc_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="testcase6_adc_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="testcase6_adc_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="testcase6_adc_power_routed.rpt"/>
  <File Type="PA-TCL" Name="testcase6_adc.tcl"/>
  <File Type="OPT-TIMING" Name="testcase6_adc_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="testcase6_adc_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="testcase6_adc_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="testcase6_adc_reports.tcl"/>
  <File Type="OPT-DRC" Name="testcase6_adc_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="testcase6_adc.hwdef"/>
  <File Type="PWROPT-DCP" Name="testcase6_adc_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="testcase6_adc_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="testcase6_adc_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="testcase6_adc_placed.dcp"/>
  <File Type="PLACE-IO" Name="testcase6_adc_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="testcase6_adc_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="testcase6_adc_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="testcase6_adc_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="testcase6_adc_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="testcase6_adc_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="testcase6_adc_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="testcase6_adc_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="testcase6_adc_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="testcase6_adc.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="testcase6_adc_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="testcase6_adc_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="testcase6_adc_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="testcase6_adc.msk"/>
  <File Type="PHYSOPT-TIMING" Name="testcase6_adc_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="testcase6_adc_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="testcase6_adc_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="testcase6_adc_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="testcase6_adc_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="testcase6_adc_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="testcase6_adc_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="testcase6_adc.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="testcase6_adc_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="testcase6_adc_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="testcase6_adc_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="testcase6_adc_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="testcase6_adc_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="testcase6_adc_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="testcase6_adc_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="testcase6_adc_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="testcase6_adc_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="testcase6_adc_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="testcase6_adc_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="testcase6_adc_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="testcase6_adc_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="testcase6_adc_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="testcase6_adc_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="testcase6_adc_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="testcase6_adc_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="testcase6_adc_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="testcase6_adc_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="testcase6_adc_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="testcase6_adc_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="testcase6_adc.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="testcase6_adc_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="testcase6_adc.rbt"/>
  <File Type="BITSTR-NKY" Name="testcase6_adc.nky"/>
  <File Type="PDI-FILE" Name="testcase6_adc.pdi"/>
  <File Type="RCFI_FILE" Name="testcase6_adc.rcfi"/>
  <File Type="CFI_FILE" Name="testcase6_adc.cfi"/>
  <File Type="RNPI_FILE" Name="testcase6_adc.rnpi"/>
  <File Type="NPI_FILE" Name="testcase6_adc.npi"/>
  <File Type="RBD_FILE" Name="testcase6_adc.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="testcase6_adc.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="testcase6_adc.sysdef"/>
  <File Type="BG-BGN" Name="testcase6_adc.bgn"/>
  <File Type="BG-DRC" Name="testcase6_adc.drc"/>
  <File Type="RDI-RDI" Name="testcase6_adc.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/clk_core/clk_core.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Documents/Shanshan/2019_CIM/Testing/Cifar10_FPGA_Measurement/2020_CiM_testing/2020_CiM_testing.srcs/sources_1/ip/clk_core/clk_core.xci"/>
        <Attr Name="ImportTime" Val="1594325763"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/scan_module.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Documents/Shanshan/2019_CIM/Testing/Cifar10_FPGA_Measurement/2020_CiM_testing/2020_CiM_testing.srcs/sources_1/new/scan_module.v"/>
        <Attr Name="ImportTime" Val="1596414938"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase6_adc.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase6_ts_mav.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Documents/Shanshan/2019_CIM/Testing/Cifar10_FPGA_Measurement/2020_CiM_testing/2020_CiM_testing.srcs/sources_1/new/testcase6_ts_mav.v"/>
        <Attr Name="ImportTime" Val="1596691372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase3_DAC.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Documents/Shanshan/2019_CIM/Testing/Cifar10_FPGA_Measurement/2020_CiM_testing/2020_CiM_testing.srcs/sources_1/new/testcase3_DAC.v"/>
        <Attr Name="ImportTime" Val="1596690594"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase4_MAV.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Documents/Shanshan/2019_CIM/Testing/Cifar10_FPGA_Measurement/2020_CiM_testing/2020_CiM_testing.srcs/sources_1/new/testcase4_MAV.v"/>
        <Attr Name="ImportTime" Val="1596661627"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase5_top_DACandMAV.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Documents/Shanshan/2019_CIM/Testing/Cifar10_FPGA_Measurement/2020_CiM_testing/2020_CiM_testing.srcs/sources_1/new/testcase5_top_DACandMAV.v"/>
        <Attr Name="ImportTime" Val="1596657060"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase8_start_DAC_2.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testcase7_start_DAC.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="testcase6_adc"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_testcase6">
    <File Path="$PSRCDIR/constrs_testcase6/new/tc6_top.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
