{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:38:00 2019 " "Info: Processing started: Sun May 12 10:38:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Q5 -c Q5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Q5 -c Q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Q5 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Q5" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "155 Top " "Info: Previous placement does not exist for 155 of 155 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { q[0] } } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 -1 0 } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { q[1] } } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 -1 0 } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { q[2] } } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 -1 0 } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x " "Info: Pin x not assigned to an exact location on the device" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { x } } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { clk } } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { clk } } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.30 1 3 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.30 VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.280 ns register register " "Info: Estimated most critical path is register to register delay of 5.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\p1:counter\[0\] 1 REG LAB_X19_Y13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y13; Fanout = 4; REG Node = '\\p1:counter\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p1:counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.350 ns) 0.867 ns Add1~523 2 COMB LAB_X19_Y12 2 " "Info: 2: + IC(0.517 ns) + CELL(0.350 ns) = 0.867 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~523'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { \p1:counter[0] Add1~523 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.902 ns Add1~527 3 COMB LAB_X19_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.902 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~527'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~523 Add1~527 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.937 ns Add1~531 4 COMB LAB_X19_Y12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.937 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~531'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~527 Add1~531 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.972 ns Add1~535 5 COMB LAB_X19_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.972 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~535'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~531 Add1~535 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.007 ns Add1~539 6 COMB LAB_X19_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.007 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~539'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~535 Add1~539 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.042 ns Add1~543 7 COMB LAB_X19_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.042 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~543'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~539 Add1~543 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.077 ns Add1~547 8 COMB LAB_X19_Y12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.077 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~547'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~543 Add1~547 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.112 ns Add1~551 9 COMB LAB_X19_Y12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.112 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~551'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~547 Add1~551 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.208 ns Add1~555 10 COMB LAB_X19_Y12 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.208 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~555'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add1~551 Add1~555 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.243 ns Add1~559 11 COMB LAB_X19_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.243 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~559'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~555 Add1~559 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.278 ns Add1~563 12 COMB LAB_X19_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.278 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~563'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~559 Add1~563 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.313 ns Add1~567 13 COMB LAB_X19_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.313 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~567'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~563 Add1~567 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.348 ns Add1~571 14 COMB LAB_X19_Y12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.348 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~571'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~567 Add1~571 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.383 ns Add1~575 15 COMB LAB_X19_Y12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.383 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~575'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~571 Add1~575 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.418 ns Add1~579 16 COMB LAB_X19_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.418 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~579'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~575 Add1~579 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.453 ns Add1~583 17 COMB LAB_X19_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.453 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Add1~583'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~579 Add1~583 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.653 ns Add1~587 18 COMB LAB_X19_Y11 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.653 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~587'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add1~583 Add1~587 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.688 ns Add1~591 19 COMB LAB_X19_Y11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.688 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~591'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~587 Add1~591 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.723 ns Add1~595 20 COMB LAB_X19_Y11 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.723 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~595'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~591 Add1~595 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.758 ns Add1~599 21 COMB LAB_X19_Y11 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.758 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~599'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~595 Add1~599 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.793 ns Add1~603 22 COMB LAB_X19_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.793 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~603'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~599 Add1~603 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.828 ns Add1~607 23 COMB LAB_X19_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.828 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~607'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~603 Add1~607 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.863 ns Add1~611 24 COMB LAB_X19_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.863 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~611'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~607 Add1~611 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.898 ns Add1~615 25 COMB LAB_X19_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.898 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~615'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~611 Add1~615 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.994 ns Add1~619 26 COMB LAB_X19_Y11 2 " "Info: 26: + IC(0.061 ns) + CELL(0.035 ns) = 1.994 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~619'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add1~615 Add1~619 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.029 ns Add1~623 27 COMB LAB_X19_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.029 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~623'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~619 Add1~623 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.064 ns Add1~627 28 COMB LAB_X19_Y11 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.064 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~627'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~623 Add1~627 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.099 ns Add1~631 29 COMB LAB_X19_Y11 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.099 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~631'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~627 Add1~631 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.134 ns Add1~635 30 COMB LAB_X19_Y11 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.134 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~635'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~631 Add1~635 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.169 ns Add1~639 31 COMB LAB_X19_Y11 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.169 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'Add1~639'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~635 Add1~639 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.204 ns Add1~643 32 COMB LAB_X19_Y11 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.204 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'Add1~643'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~639 Add1~643 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.329 ns Add1~646 33 COMB LAB_X19_Y11 31 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.329 ns; Loc. = LAB_X19_Y11; Fanout = 31; COMB Node = 'Add1~646'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~643 Add1~646 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.272 ns) 3.148 ns counter~1756 34 COMB LAB_X18_Y14 2 " "Info: 34: + IC(0.547 ns) + CELL(0.272 ns) = 3.148 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'counter~1756'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Add1~646 counter~1756 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.053 ns) 3.922 ns Equal0~135 35 COMB LAB_X18_Y13 1 " "Info: 35: + IC(0.721 ns) + CELL(0.053 ns) = 3.922 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'Equal0~135'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { counter~1756 Equal0~135 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.323 ns Equal0~136 36 COMB LAB_X18_Y13 1 " "Info: 36: + IC(0.247 ns) + CELL(0.154 ns) = 4.323 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'Equal0~136'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal0~135 Equal0~136 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.724 ns Equal0~137 37 COMB LAB_X18_Y13 3 " "Info: 37: + IC(0.247 ns) + CELL(0.154 ns) = 4.724 ns; Loc. = LAB_X18_Y13; Fanout = 3; COMB Node = 'Equal0~137'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal0~136 Equal0~137 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.125 ns Selector2~8 38 COMB LAB_X18_Y13 1 " "Info: 38: + IC(0.129 ns) + CELL(0.272 ns) = 5.125 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'Selector2~8'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal0~137 Selector2~8 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.280 ns q\[0\]~reg0 39 REG LAB_X18_Y13 2 " "Info: 39: + IC(0.000 ns) + CELL(0.155 ns) = 5.280 ns; Loc. = LAB_X18_Y13; Fanout = 2; REG Node = 'q\[0\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector2~8 q[0]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.585 ns ( 48.96 % ) " "Info: Total cell delay = 2.585 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 51.04 % ) " "Info: Total interconnect delay = 2.695 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { \p1:counter[0] Add1~523 Add1~527 Add1~531 Add1~535 Add1~539 Add1~543 Add1~547 Add1~551 Add1~555 Add1~559 Add1~563 Add1~567 Add1~571 Add1~575 Add1~579 Add1~583 Add1~587 Add1~591 Add1~595 Add1~599 Add1~603 Add1~607 Add1~611 Add1~615 Add1~619 Add1~623 Add1~627 Add1~631 Add1~635 Add1~639 Add1~643 Add1~646 counter~1756 Equal0~135 Equal0~136 Equal0~137 Selector2~8 q[0]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "1 " "Info: Duplicated 1 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Allocated 268 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:38:05 2019 " "Info: Processing ended: Sun May 12 10:38:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
