0.7
2020.1
May 27 2020
20:09:33
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd,1599380282,vhdl,,,,test_adder_16bit_sat,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_bcd_adder_first.vhd,1599291602,vhdl,,,,test_bcd_adder_first,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd,1599302482,vhdl,,,,test_onebit_bcdadd,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd,1599397058,vhdl,,,,test_twodigit_bcdadd,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd,1599378692,vhdl,,,,adder_16bit_sat,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd,1599359345,vhdl,,,,and_1bit,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/bcd_adder_first.vhd,1599198401,vhdl,,,,bcd_adder_first,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd,1599027062,vhdl,,,,full_adder,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd,1599357515,vhdl,,,,mux_16bit,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd,1599378639,vhdl,,,,nor_16bit,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd,1599398066,vhdl,,,,onebit_bcdadd,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd,1599397673,vhdl,,,,twodigit_bcdadd,,,,,,,,
F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd,1599359276,vhdl,,,,xor_1bit,,,,,,,,
