---
permalink: /experience/
title: Experience
tags: {soumya, mittal, qualcomm, cmu, carnegie, mellon, university, diagnosis, silicon, debug, dft, atpg, yield, failure, pfa, machine learning, failure analysis, iit, graduate, phd, roorkee, intel, globalfoundries}
classes: wide
---

---

## Professional Experience

[Qualcomm Technologies Inc.](https://www.qualcomm.com/home)\
<span style="color:#ffd300">Senior Hardware Engineer</span>\
02/2020 - Present, San Diego, CA, US
+ Lead development of scan diagnostics methodologies
+ Lead logic yield ramp of automotive, computing, smartphone, wearables and XR products (10+ products so far)
+ Collaborate with design, test and FA teams to deploy new ATE and DFT approaches

[Intel Corporation](https://www.intel.com)\
<span style="color:#ffd300">Graduate Technical Intern</span>\
05/2016 - 08/2016, Hillsboro, OR, US
+ Defined key metrics to measure the testability and diagnosability of a logic chip
+ Evaluated and visualized the performance of self-designed test chip against Intelâ€™s


[GlobalFoundries](https://www.globalfoundries.com/)\
<span style="color:#ffd300">Summer Intern</span>\
07/2015 - 08/2015, Malta, NY, US
+ Developed a layout-aware diagnosis technique that accelerated silicon failure analysis by 25%
+ Streamlined data extraction from the physical layout DB using Python APIs to facilitate rapid root-cause identification


## Research Experience

[Carnegie Mellon University (CMU)](https://www.cmu.edu/)\
<span style="color:#ffd300">PhD Student</span>\
08/2014 - 01/2020
+ Innovated a logic diagnostics method that uses ML to reduce diagnostics noise and increase FA efficiency by 40%
+ Developed layout-aware and cell-aware techniques that use physical neighborhood to enhance diagnostics
resolution and decrease FA cost by 33%
+ Built a machine learning solution to accelerate volume diagnosis by 10X
+ Co-designed a test chip that mimics a real product layout, is 100% testable and achieves 45% more diagnosability


## Teaching Experience

[Carnegie Mellon University (CMU)](https://www.cmu.edu/)\
<span style="color:#ffd300">18-765 Teaching Assistant</span>\
Fall 2019, Fall 2018, Fall 2017, Spring 2016
+ [18-765: Digital Systems Testing and Testable Design](https://courses.ece.cmu.edu/18765) is a graduate-level course on the theory and practice of fault models, test generation, design for testability for digital integrated circuits and systems.
+ Responsibilities:  Lead weekly recitation sessions, hold office hours, and grade exams, projects and homework assignments

### [Carnegie Mellon University (CMU)](https://www.cmu.edu/)\
<span style="color:#ffd300">18-615 Teaching Assistant</span>\
Spring 2017
+ [18-615: Micro and Nano Systems Fabrication](https://courses.ece.cmu.edu/18615) is a graduate-level course on the process flow and design methodology for integrated systems fabrication.
+ Responsibilities: Hold office hours, and grade lab reports, projects and homework assignments


## Voluntary Experience

[Carnegie Mellon University (CMU)](https://www.cmu.edu/)\
<span style="color:#ffd300">Summer Academy for Math and Science (SAMS) Instructor</span>\
Summer 2017, Summer 2018, Summer 2019
+ [SAMS](https://www.cmu.edu/pre-college/academic-programs/sams.html) is an outreach program to encourage rising seniors from underrepresented communities to pursue STEM fields.
+ Responsibilities: Instruct two courses - Python Programming and Circuit Basics, and guide students in their college applications and career path

---
