<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Resource Utilization by Entity</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Compilation Hierarchy Node</TH>
<TH>Logic Cells</TH>
<TH>Dedicated Logic Registers</TH>
<TH>I/O Registers</TH>
<TH>Memory Bits</TH>
<TH>M9Ks</TH>
<TH>DSP Elements</TH>
<TH>DSP 9x9</TH>
<TH>DSP 18x18</TH>
<TH>Pins</TH>
<TH>Virtual Pins</TH>
<TH>LUT-Only LCs</TH>
<TH>Register-Only LCs</TH>
<TH>LUT/Register LCs</TH>
<TH>Full Hierarchy Name</TH>
<TH>Entity Name</TH>
<TH>Library Name</TH>
</TR>
</thead><tbody><TR >
<TD >|network</TD>
<TD >1480 (28)</TD>
<TD >660 (0)</TD>
<TD >0 (0)</TD>
<TD >8192</TD>
<TD >1</TD>
<TD >8</TD>
<TD >0</TD>
<TD >4</TD>
<TD >112</TD>
<TD >0</TD>
<TD >820 (27)</TD>
<TD >197 (0)</TD>
<TD >463 (90)</TD>
<TD >|network</TD>
<TD >network</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|LSTM_cell2:u0|</TD>
<TD >315 (87)</TD>
<TD >212 (0)</TD>
<TD >0 (0)</TD>
<TD >8192</TD>
<TD >1</TD>
<TD >8</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103 (84)</TD>
<TD >43 (0)</TD>
<TD >169 (32)</TD>
<TD >|network|LSTM_cell2:u0</TD>
<TD >LSTM_cell2</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|fixed_adder:u2|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|LSTM_cell2:u0|fixed_adder:u2</TD>
<TD >fixed_adder</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|fixed_multiplier:u3|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|fixed_multiplier:u3</TD>
<TD >fixed_multiplier</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mult_s5t:auto_generated|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated</TD>
<TD >mult_s5t</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|flip_flop_chain:f0|</TD>
<TD >2 (0)</TD>
<TD >2 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f0</TD>
<TD >flip_flop_chain</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:0:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:1:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:1:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|flip_flop_chain:f1|</TD>
<TD >18 (0)</TD>
<TD >18 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >7 (0)</TD>
<TD >11 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1</TD>
<TD >flip_flop_chain</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:0:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:10:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:10:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:11:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:12:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:13:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:14:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:15:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:16:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:17:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:1:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:2:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:3:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:4:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:4:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:5:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:5:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:6:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:6:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:7:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:8:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:9:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lut:m0|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >8192</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|lut:m0</TD>
<TD >lut</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:altsyncram_component|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >8192</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component</TD>
<TD >altsyncram</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_los3:auto_generated|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >8192</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated</TD>
<TD >altsyncram_los3</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u0|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u0</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mult_s5t:auto_generated|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated</TD>
<TD >mult_s5t</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u1|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u1</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mult_s5t:auto_generated|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated</TD>
<TD >mult_s5t</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u4|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u4</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mult_s5t:auto_generated|</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated</TD>
<TD >mult_s5t</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r0|</TD>
<TD >18 (18)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >2 (2)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r0</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r1|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r1</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r2|</TD>
<TD >18 (18)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >18 (18)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r2</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r3|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r3</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r4|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >17 (17)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r4</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r5|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >2 (2)</TD>
<TD >15 (15)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r5</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r6|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >2 (2)</TD>
<TD >15 (15)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r6</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r7|</TD>
<TD >18 (18)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >17 (17)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r7</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r8|</TD>
<TD >17 (17)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17 (17)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|LSTM_cell2:u0|nReg:r8</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|counter:c0|</TD>
<TD >4 (0)</TD>
<TD >4 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >4 (0)</TD>
<TD >|network|counter:c0</TD>
<TD >counter</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_counter:LPM_COUNTER_component|</TD>
<TD >4 (0)</TD>
<TD >4 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >4 (0)</TD>
<TD >|network|counter:c0|lpm_counter:LPM_COUNTER_component</TD>
<TD >lpm_counter</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|cntr_gaj:auto_generated|</TD>
<TD >4 (4)</TD>
<TD >4 (4)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >4 (4)</TD>
<TD >|network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated</TD>
<TD >cntr_gaj</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|flip_flop_chain:ff0|</TD>
<TD >1 (0)</TD>
<TD >1 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|flip_flop_chain:ff0</TD>
<TD >flip_flop_chain</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:0:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|flip_flop_chain:ff1|</TD>
<TD >1 (0)</TD>
<TD >1 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|flip_flop_chain:ff1</TD>
<TD >flip_flop_chain</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:0:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|nReg:r0|</TD>
<TD >18 (18)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2 (2)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|nReg:r0</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|output_layer:u1|</TD>
<TD >956 (28)</TD>
<TD >266 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >688 (28)</TD>
<TD >81 (0)</TD>
<TD >187 (9)</TD>
<TD >|network|output_layer:u1</TD>
<TD >output_layer</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|flip_flop_chain:ff0|</TD>
<TD >10 (0)</TD>
<TD >10 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >5 (0)</TD>
<TD >5 (0)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0</TD>
<TD >flip_flop_chain</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:0:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:1:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:2:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:3:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:4:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:5:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:6:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:7:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:8:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|d_flip_flop:\gen_ff:9:ff|</TD>
<TD >1 (1)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff</TD>
<TD >d_flip_flop</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u1a|</TD>
<TD >78 (14)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >61 (0)</TD>
<TD >0 (0)</TD>
<TD >17 (14)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >64 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >61 (0)</TD>
<TD >0 (0)</TD>
<TD >3 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >64 (19)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >61 (18)</TD>
<TD >0 (0)</TD>
<TD >3 (1)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >45 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_i9h:auto_generated|</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated</TD>
<TD >add_sub_i9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >13 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_ckh:auto_generated|</TD>
<TD >13 (13)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13 (13)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated</TD>
<TD >add_sub_ckh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >17 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >17 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_7kh:auto_generated|</TD>
<TD >17 (17)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >2 (2)</TD>
<TD >|network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated</TD>
<TD >add_sub_7kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u1b|</TD>
<TD >80 (14)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64 (0)</TD>
<TD >0 (0)</TD>
<TD >16 (14)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >66 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >66 (17)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64 (17)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >49 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >47 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_g9h:auto_generated|</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated</TD>
<TD >add_sub_g9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_akh:auto_generated|</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated</TD>
<TD >add_sub_akh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_5kh:auto_generated|</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17 (17)</TD>
<TD >0 (0)</TD>
<TD >2 (2)</TD>
<TD >|network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated</TD>
<TD >add_sub_5kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u1c|</TD>
<TD >90 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74 (0)</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >74 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >74 (33)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74 (33)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >41 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >13 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_h9h:auto_generated|</TD>
<TD >13 (13)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13 (13)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated</TD>
<TD >add_sub_h9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >12 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_bkh:auto_generated|</TD>
<TD >12 (12)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12 (12)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated</TD>
<TD >add_sub_bkh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_6kh:auto_generated|</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated</TD>
<TD >add_sub_6kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u1d|</TD>
<TD >128 (15)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >111 (0)</TD>
<TD >0 (0)</TD>
<TD >17 (15)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >113 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >111 (0)</TD>
<TD >0 (0)</TD>
<TD >2 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >113 (59)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >111 (58)</TD>
<TD >0 (0)</TD>
<TD >2 (1)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >54 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >53 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >18 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_i9h:auto_generated|</TD>
<TD >18 (18)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18 (18)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated</TD>
<TD >add_sub_i9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_ckh:auto_generated|</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated</TD>
<TD >add_sub_ckh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >20 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >20 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_7kh:auto_generated|</TD>
<TD >20 (20)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated</TD>
<TD >add_sub_7kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u2|</TD>
<TD >137 (15)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108 (0)</TD>
<TD >0 (0)</TD>
<TD >29 (15)</TD>
<TD >|network|output_layer:u1|mac_pe:u2</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >122 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108 (0)</TD>
<TD >0 (0)</TD>
<TD >14 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >122 (68)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108 (55)</TD>
<TD >0 (0)</TD>
<TD >14 (13)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >54 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >53 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >18 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_i9h:auto_generated|</TD>
<TD >18 (18)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18 (18)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated</TD>
<TD >add_sub_i9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_ckh:auto_generated|</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated</TD>
<TD >add_sub_ckh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >20 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >20 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >1 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_7kh:auto_generated|</TD>
<TD >20 (20)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated</TD>
<TD >add_sub_7kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u3|</TD>
<TD >121 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93 (0)</TD>
<TD >0 (0)</TD>
<TD >28 (16)</TD>
<TD >|network|output_layer:u1|mac_pe:u3</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >105 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93 (0)</TD>
<TD >0 (0)</TD>
<TD >12 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >105 (56)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93 (44)</TD>
<TD >0 (0)</TD>
<TD >12 (12)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >49 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_g9h:auto_generated|</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated</TD>
<TD >add_sub_g9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_akh:auto_generated|</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15 (15)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated</TD>
<TD >add_sub_akh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_5kh:auto_generated|</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated</TD>
<TD >add_sub_5kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u4|</TD>
<TD >73 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44 (0)</TD>
<TD >0 (0)</TD>
<TD >29 (16)</TD>
<TD >|network|output_layer:u1|mac_pe:u4</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >57 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44 (0)</TD>
<TD >0 (0)</TD>
<TD >13 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >57 (30)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44 (17)</TD>
<TD >0 (0)</TD>
<TD >13 (13)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >27 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >8 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_c9h:auto_generated|</TD>
<TD >8 (8)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8 (8)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated</TD>
<TD >add_sub_c9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >7 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_fkh:auto_generated|</TD>
<TD >7 (7)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7 (7)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated</TD>
<TD >add_sub_fkh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >12 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >12 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_akh:auto_generated|</TD>
<TD >12 (12)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12 (12)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated</TD>
<TD >add_sub_akh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mac_pe:u5|</TD>
<TD >126 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105 (0)</TD>
<TD >0 (0)</TD>
<TD >21 (16)</TD>
<TD >|network|output_layer:u1|mac_pe:u5</TD>
<TD >mac_pe</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:Mult0|</TD>
<TD >110 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105 (0)</TD>
<TD >0 (0)</TD>
<TD >5 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0</TD>
<TD >lpm_mult</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD >110 (53)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105 (48)</TD>
<TD >0 (0)</TD>
<TD >5 (5)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core</TD>
<TD >multcore</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD >57 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_i9h:auto_generated|</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19 (19)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated</TD>
<TD >add_sub_i9h</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD >17 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_ckh:auto_generated|</TD>
<TD >17 (17)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17 (17)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated</TD>
<TD >add_sub_ckh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD >21 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
<TD >mpar_add</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD >21 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
<TD >lpm_add_sub</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|add_sub_7kh:auto_generated|</TD>
<TD >21 (21)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21 (21)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >|network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated</TD>
<TD >add_sub_7kh</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r1a|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >15 (15)</TD>
<TD >|network|output_layer:u1|nReg:r1a</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r1b|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >1 (1)</TD>
<TD >15 (15)</TD>
<TD >|network|output_layer:u1|nReg:r1b</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r1c|</TD>
<TD >16 (16)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >2 (2)</TD>
<TD >14 (14)</TD>
<TD >|network|output_layer:u1|nReg:r1c</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r1d|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >8 (8)</TD>
<TD >9 (9)</TD>
<TD >|network|output_layer:u1|nReg:r1d</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r2|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|nReg:r2</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r3|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|nReg:r3</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r4|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|nReg:r4</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|nReg:r5|</TD>
<TD >17 (17)</TD>
<TD >16 (16)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >16 (16)</TD>
<TD >1 (1)</TD>
<TD >|network|output_layer:u1|nReg:r5</TD>
<TD >nReg</TD>
<TD >work</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;|shiftReg:l0|</TD>
<TD >160 (160)</TD>
<TD >160 (160)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0 (0)</TD>
<TD >73 (73)</TD>
<TD >87 (87)</TD>
<TD >|network|shiftReg:l0</TD>
<TD >shiftReg</TD>
<TD >work</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
