   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_correlate_fast_q15.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_correlate_fast_q15,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_correlate_fast_q15
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_correlate_fast_q15:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Title:        arm_correlate_fast_q15.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Description:  Fast Q15 Correlation
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @addtogroup Corr
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @{
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @param[in] *pSrcA points to the first input sequence.
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @param[in] srcALen length of the first input sequence.
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @param[in] *pSrcB points to the second input sequence.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @param[in] srcBLen length of the second input sequence.
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @param[out] *pDst points to the location where the output result is written.  Length 2 * max(src
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * @return none.
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * <b>Scaling and Overflow Behavior:</b>
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * \par
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * This fast version uses a 32-bit accumulator with 2.30 format.
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * The accumulator maintains full precision of the intermediate multiplication results but provides
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * There is no saturation on intermediate additions.
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Thus, if the accumulator overflows it wraps around and distorts the result.
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * The input signals should be scaled down to avoid intermediate overflows.
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * maximum of min(srcALen, srcBLen) number of additions is carried internally.
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the 
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * \par
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  * See <code>arm_correlate_q15()</code> for a slower implementation of this function which uses a 6
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** void arm_correlate_fast_q15(
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t * pSrcA,
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   uint32_t srcALen,
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t * pSrcB,
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   uint32_t srcBLen,
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t * pDst)
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** {
  28              	 .loc 1 71 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 90B4     	 push {r4,r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 8
  36              	 .cfi_offset 4,-8
  37              	 .cfi_offset 7,-4
  38 0002 ADF5167D 	 sub sp,sp,#600
  39              	.LCFI1:
  40              	 .cfi_def_cfa_offset 608
  41 0006 00AF     	 add r7,sp,#0
  42              	.LCFI2:
  43              	 .cfi_def_cfa_register 7
  44 0008 07F10C04 	 add r4,r7,#12
  45 000c 2060     	 str r0,[r4]
  46 000e 07F10800 	 add r0,r7,#8
  47 0012 0160     	 str r1,[r0]
  48 0014 391D     	 adds r1,r7,#4
  49 0016 0A60     	 str r2,[r1]
  50 0018 3A46     	 mov r2,r7
  51 001a 1360     	 str r3,[r2]
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pIn1;                                   /* inputA pointer               */
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pIn2;                                   /* inputB pointer               */
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pOut = pDst;                            /* output pointer               */
  52              	 .loc 1 76 0
  53 001c D7F86032 	 ldr r3,[r7,#608]
  54 0020 C7F84C32 	 str r3,[r7,#588]
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators                  */
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pSrc1;                                  /* Intermediate pointers        */
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q31_t x0, x1, x2, x3, c0;                      /* temporary variables for holding input and coeff
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   uint32_t j, k = 0u, count, blkCnt, outBlockSize, blockSize1, blockSize2, blockSize3;  /* loop cou
  55              	 .loc 1 82 0
  56 0024 0023     	 movs r3,#0
  57 0026 C7F82832 	 str r3,[r7,#552]
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   int32_t inc = 1;                               /* Destination address modifier */
  58              	 .loc 1 83 0
  59 002a 0123     	 movs r3,#1
  60 002c C7F81432 	 str r3,[r7,#532]
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* srcB is always made to slide across srcA. */
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But to improve the performance,
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen,
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen < srcBLen,
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcALen >= srcBLen)
  61              	 .loc 1 99 0
  62 0030 07F10802 	 add r2,r7,#8
  63 0034 3B46     	 mov r3,r7
  64 0036 1268     	 ldr r2,[r2]
  65 0038 1B68     	 ldr r3,[r3]
  66 003a 9A42     	 cmp r2,r3
  67 003c 24D3     	 bcc .L2
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = (pSrcA);
  68              	 .loc 1 102 0
  69 003e 07F10C03 	 add r3,r7,#12
  70 0042 1B68     	 ldr r3,[r3]
  71 0044 C7F85432 	 str r3,[r7,#596]
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = (pSrcB);
  72              	 .loc 1 105 0
  73 0048 3B1D     	 adds r3,r7,#4
  74 004a 1B68     	 ldr r3,[r3]
  75 004c C7F85032 	 str r3,[r7,#592]
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Number of output samples is calculated */
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     outBlockSize = (2u * srcALen) - 1u;
  76              	 .loc 1 108 0
  77 0050 07F10803 	 add r3,r7,#8
  78 0054 1B68     	 ldr r3,[r3]
  79 0056 5B00     	 lsls r3,r3,#1
  80 0058 013B     	 subs r3,r3,#1
  81 005a C7F81032 	 str r3,[r7,#528]
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * to make their lengths equal.
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * number of output samples are made zero */
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1u));
  82              	 .loc 1 114 0
  83 005e 3A46     	 mov r2,r7
  84 0060 07F10803 	 add r3,r7,#8
  85 0064 1268     	 ldr r2,[r2]
  86 0066 1B68     	 ldr r3,[r3]
  87 0068 1344     	 add r3,r3,r2
  88 006a D7F81022 	 ldr r2,[r7,#528]
  89 006e D31A     	 subs r3,r2,r3
  90 0070 0133     	 adds r3,r3,#1
  91 0072 C7F80C32 	 str r3,[r7,#524]
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Updating the pointer position to non zero value */
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += j;
  92              	 .loc 1 117 0
  93 0076 D7F80C32 	 ldr r3,[r7,#524]
  94 007a 5B00     	 lsls r3,r3,#1
  95 007c D7F84C22 	 ldr r2,[r7,#588]
  96 0080 1344     	 add r3,r3,r2
  97 0082 C7F84C32 	 str r3,[r7,#588]
  98 0086 29E0     	 b .L3
  99              	.L2:
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = (pSrcB);
 100              	 .loc 1 123 0
 101 0088 3B1D     	 adds r3,r7,#4
 102 008a 1B68     	 ldr r3,[r3]
 103 008c C7F85432 	 str r3,[r7,#596]
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = (pSrcA);
 104              	 .loc 1 126 0
 105 0090 07F10C03 	 add r3,r7,#12
 106 0094 1B68     	 ldr r3,[r3]
 107 0096 C7F85032 	 str r3,[r7,#592]
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     j = srcBLen;
 108              	 .loc 1 129 0
 109 009a 3B46     	 mov r3,r7
 110 009c 1B68     	 ldr r3,[r3]
 111 009e C7F80C32 	 str r3,[r7,#524]
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     srcBLen = srcALen;
 112              	 .loc 1 130 0
 113 00a2 3B46     	 mov r3,r7
 114 00a4 07F10802 	 add r2,r7,#8
 115 00a8 1268     	 ldr r2,[r2]
 116 00aa 1A60     	 str r2,[r3]
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     srcALen = j;
 117              	 .loc 1 131 0
 118 00ac 07F10803 	 add r3,r7,#8
 119 00b0 D7F80C22 	 ldr r2,[r7,#524]
 120 00b4 1A60     	 str r2,[r3]
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2u);
 121              	 .loc 1 135 0
 122 00b6 07F10802 	 add r2,r7,#8
 123 00ba 3B46     	 mov r3,r7
 124 00bc 1268     	 ldr r2,[r2]
 125 00be 1B68     	 ldr r3,[r3]
 126 00c0 1344     	 add r3,r3,r2
 127 00c2 03F10043 	 add r3,r3,#-2147483648
 128 00c6 023B     	 subs r3,r3,#2
 129 00c8 5B00     	 lsls r3,r3,#1
 130 00ca D7F86022 	 ldr r2,[r7,#608]
 131 00ce 1344     	 add r3,r3,r2
 132 00d0 C7F84C32 	 str r3,[r7,#588]
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination address modifier is set to -1 */
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     inc = -1;
 133              	 .loc 1 138 0
 134 00d4 4FF0FF33 	 mov r3,#-1
 135 00d8 C7F81432 	 str r3,[r7,#532]
 136              	.L3:
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The function is internally
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * divided into three parts according to the number of multiplications that has to be
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * taken place between inputA samples and inputB samples. In the first part of the
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the second part of the algorithm, srcBLen number of multiplications are done.
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the third part of the algorithm, the multiplications decrease by one
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * for every iteration.*/
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm is implemented in three stages.
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * The loop counters of each stage is initiated here. */
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize1 = srcBLen - 1u;
 137              	 .loc 1 151 0
 138 00dc 3B46     	 mov r3,r7
 139 00de 1B68     	 ldr r3,[r3]
 140 00e0 013B     	 subs r3,r3,#1
 141 00e2 C7F81C32 	 str r3,[r7,#540]
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize2 = srcALen - (srcBLen - 1u);
 142              	 .loc 1 152 0
 143 00e6 07F10802 	 add r2,r7,#8
 144 00ea 3B46     	 mov r3,r7
 145 00ec 1268     	 ldr r2,[r2]
 146 00ee 1B68     	 ldr r3,[r3]
 147 00f0 D31A     	 subs r3,r2,r3
 148 00f2 0133     	 adds r3,r3,#1
 149 00f4 C7F80832 	 str r3,[r7,#520]
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize3 = blockSize1;
 150              	 .loc 1 153 0
 151 00f8 D7F81C32 	 ldr r3,[r7,#540]
 152 00fc C7F81832 	 str r3,[r7,#536]
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage1
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 1u;
 153              	 .loc 1 167 0
 154 0100 0123     	 movs r3,#1
 155 0102 C7F82432 	 str r3,[r7,#548]
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 156              	 .loc 1 170 0
 157 0106 07F11803 	 add r3,r7,#24
 158 010a D7F85422 	 ldr r2,[r7,#596]
 159 010e 1A60     	 str r2,[r3]
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1u);
 160              	 .loc 1 173 0
 161 0110 3B46     	 mov r3,r7
 162 0112 1B68     	 ldr r3,[r3]
 163 0114 03F10043 	 add r3,r3,#-2147483648
 164 0118 013B     	 subs r3,r3,#1
 165 011a 5B00     	 lsls r3,r3,#1
 166 011c D7F85022 	 ldr r2,[r7,#592]
 167 0120 1344     	 add r3,r3,r2
 168 0122 C7F83432 	 str r3,[r7,#564]
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 169              	 .loc 1 174 0
 170 0126 07F11403 	 add r3,r7,#20
 171 012a D7F83422 	 ldr r2,[r7,#564]
 172 012e 1A60     	 str r2,[r3]
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* ------------------------
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage1 process
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ----------------------*/
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The first loop starts here */
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize1 > 0u)
 173              	 .loc 1 181 0
 174 0130 B9E0     	 b .L4
 175              	.L12:
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 176              	 .loc 1 184 0
 177 0132 0023     	 movs r3,#0
 178 0134 C7F84832 	 str r3,[r7,#584]
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2;
 179              	 .loc 1 187 0
 180 0138 D7F82432 	 ldr r3,[r7,#548]
 181 013c 9B08     	 lsrs r3,r3,#2
 182 013e C7F82832 	 str r3,[r7,#552]
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
 183              	 .loc 1 191 0
 184 0142 4CE0     	 b .L5
 185              	.L8:
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 186              	 .loc 1 194 0
 187 0144 07F11802 	 add r2,r7,#24
 188 0148 1368     	 ldr r3,[r2]
 189 014a 191D     	 adds r1,r3,#4
 190 014c 1160     	 str r1,[r2]
 191 014e 1B68     	 ldr r3,[r3]
 192 0150 1846     	 mov r0,r3
 193 0152 07F11402 	 add r2,r7,#20
 194 0156 1368     	 ldr r3,[r2]
 195 0158 191D     	 adds r1,r3,#4
 196 015a 1160     	 str r1,[r2]
 197 015c 1B68     	 ldr r3,[r3]
 198 015e 1A46     	 mov r2,r3
 199 0160 D7F84832 	 ldr r3,[r7,#584]
 200 0164 C7F8F801 	 str r0,[r7,#504]
 201 0168 C7F8F421 	 str r2,[r7,#500]
 202 016c C7F8F031 	 str r3,[r7,#496]
 203              	.LBB62:
 204              	.LBB63:
 205              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 206              	 .loc 2 1724 0
 207 0170 D7F8F831 	 ldr r3,[r7,#504]
 208 0174 D7F8F421 	 ldr r2,[r7,#500]
 209 0178 D7F8F011 	 ldr r1,[r7,#496]
 210              	
 211 017c 23FB0213 	 smlad r3,r3,r2,r1
 212              	
 213              	 .thumb
 214 0180 C7F8EC31 	 str r3,[r7,#492]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 215              	 .loc 2 1725 0
 216 0184 D7F8EC31 	 ldr r3,[r7,#492]
 217              	.LBE63:
 218              	.LBE62:
 219              	 .loc 1 194 0
 220 0188 C7F84832 	 str r3,[r7,#584]
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 221              	 .loc 1 196 0
 222 018c 07F11802 	 add r2,r7,#24
 223 0190 1368     	 ldr r3,[r2]
 224 0192 191D     	 adds r1,r3,#4
 225 0194 1160     	 str r1,[r2]
 226 0196 1B68     	 ldr r3,[r3]
 227 0198 1846     	 mov r0,r3
 228 019a 07F11402 	 add r2,r7,#20
 229 019e 1368     	 ldr r3,[r2]
 230 01a0 191D     	 adds r1,r3,#4
 231 01a2 1160     	 str r1,[r2]
 232 01a4 1B68     	 ldr r3,[r3]
 233 01a6 1A46     	 mov r2,r3
 234 01a8 D7F84832 	 ldr r3,[r7,#584]
 235 01ac C7F8E801 	 str r0,[r7,#488]
 236 01b0 C7F8E421 	 str r2,[r7,#484]
 237 01b4 C7F8E031 	 str r3,[r7,#480]
 238              	.LBB64:
 239              	.LBB65:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 240              	 .loc 2 1724 0
 241 01b8 D7F8E831 	 ldr r3,[r7,#488]
 242 01bc D7F8E421 	 ldr r2,[r7,#484]
 243 01c0 D7F8E011 	 ldr r1,[r7,#480]
 244              	
 245 01c4 23FB0213 	 smlad r3,r3,r2,r1
 246              	
 247              	 .thumb
 248 01c8 C7F8DC31 	 str r3,[r7,#476]
 249              	 .loc 2 1725 0
 250 01cc D7F8DC31 	 ldr r3,[r7,#476]
 251              	.LBE65:
 252              	.LBE64:
 253              	 .loc 1 196 0
 254 01d0 C7F84832 	 str r3,[r7,#584]
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 255              	 .loc 1 199 0
 256 01d4 D7F82832 	 ldr r3,[r7,#552]
 257 01d8 013B     	 subs r3,r3,#1
 258 01da C7F82832 	 str r3,[r7,#552]
 259              	.L5:
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 260              	 .loc 1 191 0
 261 01de D7F82832 	 ldr r3,[r7,#552]
 262 01e2 002B     	 cmp r3,#0
 263 01e4 AED1     	 bne .L8
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4u;
 264              	 .loc 1 204 0
 265 01e6 D7F82432 	 ldr r3,[r7,#548]
 266 01ea 03F00303 	 and r3,r3,#3
 267 01ee C7F82832 	 str r3,[r7,#552]
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
 268              	 .loc 1 206 0
 269 01f2 2CE0     	 b .L9
 270              	.L11:
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 1] */
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*px++, *py++, sum);
 271              	 .loc 1 210 0
 272 01f4 07F11803 	 add r3,r7,#24
 273 01f8 1B68     	 ldr r3,[r3]
 274 01fa 991C     	 adds r1,r3,#2
 275 01fc 07F11802 	 add r2,r7,#24
 276 0200 1160     	 str r1,[r2]
 277 0202 1B88     	 ldrh r3,[r3]
 278 0204 19B2     	 sxth r1,r3
 279 0206 07F11403 	 add r3,r7,#20
 280 020a 1B68     	 ldr r3,[r3]
 281 020c 981C     	 adds r0,r3,#2
 282 020e 07F11402 	 add r2,r7,#20
 283 0212 1060     	 str r0,[r2]
 284 0214 1B88     	 ldrh r3,[r3]
 285 0216 1AB2     	 sxth r2,r3
 286 0218 D7F84832 	 ldr r3,[r7,#584]
 287 021c C7F8D811 	 str r1,[r7,#472]
 288 0220 C7F8D421 	 str r2,[r7,#468]
 289 0224 C7F8D031 	 str r3,[r7,#464]
 290              	.LBB66:
 291              	.LBB67:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292              	 .loc 2 1724 0
 293 0228 D7F8D831 	 ldr r3,[r7,#472]
 294 022c D7F8D421 	 ldr r2,[r7,#468]
 295 0230 D7F8D011 	 ldr r1,[r7,#464]
 296              	
 297 0234 23FB0213 	 smlad r3,r3,r2,r1
 298              	
 299              	 .thumb
 300 0238 C7F8CC31 	 str r3,[r7,#460]
 301              	 .loc 2 1725 0
 302 023c D7F8CC31 	 ldr r3,[r7,#460]
 303              	.LBE67:
 304              	.LBE66:
 305              	 .loc 1 210 0
 306 0240 C7F84832 	 str r3,[r7,#584]
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 307              	 .loc 1 213 0
 308 0244 D7F82832 	 ldr r3,[r7,#552]
 309 0248 013B     	 subs r3,r3,#1
 310 024a C7F82832 	 str r3,[r7,#552]
 311              	.L9:
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 312              	 .loc 1 206 0
 313 024e D7F82832 	 ldr r3,[r7,#552]
 314 0252 002B     	 cmp r3,#0
 315 0254 CED1     	 bne .L11
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 316              	 .loc 1 217 0
 317 0256 D7F84832 	 ldr r3,[r7,#584]
 318 025a DB13     	 asrs r3,r3,#15
 319 025c 9AB2     	 uxth r2,r3
 320 025e D7F84C32 	 ldr r3,[r7,#588]
 321 0262 1A80     	 strh r2,[r3]
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 322              	 .loc 1 219 0
 323 0264 D7F81432 	 ldr r3,[r7,#532]
 324 0268 5B00     	 lsls r3,r3,#1
 325 026a D7F84C22 	 ldr r2,[r7,#588]
 326 026e 1344     	 add r3,r3,r2
 327 0270 C7F84C32 	 str r3,[r7,#588]
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pSrc1 - count;
 328              	 .loc 1 222 0
 329 0274 D7F82432 	 ldr r3,[r7,#548]
 330 0278 5B00     	 lsls r3,r3,#1
 331 027a 5B42     	 negs r3,r3
 332 027c D7F83422 	 ldr r2,[r7,#564]
 333 0280 1A44     	 add r2,r2,r3
 334 0282 07F11403 	 add r3,r7,#20
 335 0286 1A60     	 str r2,[r3]
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 336              	 .loc 1 223 0
 337 0288 07F11803 	 add r3,r7,#24
 338 028c D7F85422 	 ldr r2,[r7,#596]
 339 0290 1A60     	 str r2,[r3]
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Increment the MAC count */
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     count++;
 340              	 .loc 1 226 0
 341 0292 D7F82432 	 ldr r3,[r7,#548]
 342 0296 0133     	 adds r3,r3,#1
 343 0298 C7F82432 	 str r3,[r7,#548]
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the loop counter */
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize1--;
 344              	 .loc 1 229 0
 345 029c D7F81C32 	 ldr r3,[r7,#540]
 346 02a0 013B     	 subs r3,r3,#1
 347 02a2 C7F81C32 	 str r3,[r7,#540]
 348              	.L4:
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 349              	 .loc 1 181 0
 350 02a6 D7F81C32 	 ldr r3,[r7,#540]
 351 02aa 002B     	 cmp r3,#0
 352 02ac 7FF441AF 	 bne .L12
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage2
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------------*/
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 353              	 .loc 1 243 0
 354 02b0 07F11803 	 add r3,r7,#24
 355 02b4 D7F85422 	 ldr r2,[r7,#596]
 356 02b8 1A60     	 str r2,[r3]
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 357              	 .loc 1 246 0
 358 02ba 07F11403 	 add r3,r7,#20
 359 02be D7F85022 	 ldr r2,[r7,#592]
 360 02c2 1A60     	 str r2,[r3]
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* count is index by which the pointer pIn1 to be incremented */
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 0u;
 361              	 .loc 1 249 0
 362 02c4 0023     	 movs r3,#0
 363 02c6 C7F82432 	 str r3,[r7,#548]
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* -------------------
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage2 process
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------*/
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * So, to loop unroll over blockSize2,
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * srcBLen should be greater than or equal to 4, to loop unroll the srcBLen loop */
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcBLen >= 4u)
 364              	 .loc 1 258 0
 365 02ca 3B46     	 mov r3,r7
 366 02cc 1B68     	 ldr r3,[r3]
 367 02ce 032B     	 cmp r3,#3
 368 02d0 40F20285 	 bls .L13
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 >> 2u;
 369              	 .loc 1 261 0
 370 02d4 D7F80832 	 ldr r3,[r7,#520]
 371 02d8 9B08     	 lsrs r3,r3,#2
 372 02da C7F82032 	 str r3,[r7,#544]
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0u)
 373              	 .loc 1 263 0
 374 02de 00F023BC 	 b .L14
 375              	.L43:
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Set all accumulators to zero */
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc0 = 0;
 376              	 .loc 1 266 0
 377 02e2 0023     	 movs r3,#0
 378 02e4 C7F84432 	 str r3,[r7,#580]
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc1 = 0;
 379              	 .loc 1 267 0
 380 02e8 0023     	 movs r3,#0
 381 02ea C7F84032 	 str r3,[r7,#576]
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc2 = 0;
 382              	 .loc 1 268 0
 383 02ee 0023     	 movs r3,#0
 384 02f0 C7F83C32 	 str r3,[r7,#572]
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc3 = 0;
 385              	 .loc 1 269 0
 386 02f4 0023     	 movs r3,#0
 387 02f6 C7F83832 	 str r3,[r7,#568]
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[0], x[1] samples */
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       x0 = *__SIMD32(px);
 388              	 .loc 1 272 0
 389 02fa 07F11803 	 add r3,r7,#24
 390 02fe 1B68     	 ldr r3,[r3]
 391 0300 1B68     	 ldr r3,[r3]
 392 0302 C7F83032 	 str r3,[r7,#560]
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[1], x[2] samples */
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       x1 = _SIMD32_OFFSET(px + 1);
 393              	 .loc 1 274 0
 394 0306 07F11803 	 add r3,r7,#24
 395 030a 1B68     	 ldr r3,[r3]
 396 030c D3F80230 	 ldr r3,[r3,#2]
 397 0310 C7F82C32 	 str r3,[r7,#556]
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  px += 2u;
 398              	 .loc 1 275 0
 399 0314 07F11803 	 add r3,r7,#24
 400 0318 1B68     	 ldr r3,[r3]
 401 031a 1A1D     	 adds r2,r3,#4
 402 031c 07F11803 	 add r3,r7,#24
 403 0320 1A60     	 str r2,[r3]
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2u;
 404              	 .loc 1 278 0
 405 0322 3B46     	 mov r3,r7
 406 0324 1B68     	 ldr r3,[r3]
 407 0326 9B08     	 lsrs r3,r3,#2
 408 0328 C7F82832 	 str r3,[r7,#552]
 409              	.L23:
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       do
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read the first two inputB samples using SIMD:
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****          * y[0] and y[1] */
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *__SIMD32(py)++;
 410              	 .loc 1 286 0 discriminator 1
 411 032c 07F11402 	 add r2,r7,#20
 412 0330 1368     	 ldr r3,[r2]
 413 0332 191D     	 adds r1,r3,#4
 414 0334 1160     	 str r1,[r2]
 415 0336 1B68     	 ldr r3,[r3]
 416 0338 C7F80432 	 str r3,[r7,#516]
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 417              	 .loc 1 289 0 discriminator 1
 418 033c D7F83012 	 ldr r1,[r7,#560]
 419 0340 D7F80422 	 ldr r2,[r7,#516]
 420 0344 D7F84432 	 ldr r3,[r7,#580]
 421 0348 C7F8C811 	 str r1,[r7,#456]
 422 034c C7F8C421 	 str r2,[r7,#452]
 423 0350 C7F8C031 	 str r3,[r7,#448]
 424              	.LBB68:
 425              	.LBB69:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 426              	 .loc 2 1724 0 discriminator 1
 427 0354 D7F8C831 	 ldr r3,[r7,#456]
 428 0358 D7F8C421 	 ldr r2,[r7,#452]
 429 035c D7F8C011 	 ldr r1,[r7,#448]
 430              	
 431 0360 23FB0213 	 smlad r3,r3,r2,r1
 432              	
 433              	 .thumb
 434 0364 C7F8BC31 	 str r3,[r7,#444]
 435              	 .loc 2 1725 0 discriminator 1
 436 0368 D7F8BC31 	 ldr r3,[r7,#444]
 437              	.LBE69:
 438              	.LBE68:
 439              	 .loc 1 289 0 discriminator 1
 440 036c C7F84432 	 str r3,[r7,#580]
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 441              	 .loc 1 292 0 discriminator 1
 442 0370 D7F82C12 	 ldr r1,[r7,#556]
 443 0374 D7F80422 	 ldr r2,[r7,#516]
 444 0378 D7F84032 	 ldr r3,[r7,#576]
 445 037c C7F8B811 	 str r1,[r7,#440]
 446 0380 C7F8B421 	 str r2,[r7,#436]
 447 0384 C7F8B031 	 str r3,[r7,#432]
 448              	.LBB70:
 449              	.LBB71:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 450              	 .loc 2 1724 0 discriminator 1
 451 0388 D7F8B831 	 ldr r3,[r7,#440]
 452 038c D7F8B421 	 ldr r2,[r7,#436]
 453 0390 D7F8B011 	 ldr r1,[r7,#432]
 454              	
 455 0394 23FB0213 	 smlad r3,r3,r2,r1
 456              	
 457              	 .thumb
 458 0398 C7F8AC31 	 str r3,[r7,#428]
 459              	 .loc 2 1725 0 discriminator 1
 460 039c D7F8AC31 	 ldr r3,[r7,#428]
 461              	.LBE71:
 462              	.LBE70:
 463              	 .loc 1 292 0 discriminator 1
 464 03a0 C7F84032 	 str r3,[r7,#576]
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[2], x[3] */
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = *__SIMD32(px);
 465              	 .loc 1 295 0 discriminator 1
 466 03a4 07F11803 	 add r3,r7,#24
 467 03a8 1B68     	 ldr r3,[r3]
 468 03aa 1B68     	 ldr r3,[r3]
 469 03ac C7F80032 	 str r3,[r7,#512]
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[3], x[4] */
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = _SIMD32_OFFSET(px + 1);
 470              	 .loc 1 298 0 discriminator 1
 471 03b0 07F11803 	 add r3,r7,#24
 472 03b4 1B68     	 ldr r3,[r3]
 473 03b6 D3F80230 	 ldr r3,[r3,#2]
 474 03ba C7F8FC31 	 str r3,[r7,#508]
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x2, c0, acc2);
 475              	 .loc 1 301 0 discriminator 1
 476 03be D7F80012 	 ldr r1,[r7,#512]
 477 03c2 D7F80422 	 ldr r2,[r7,#516]
 478 03c6 D7F83C32 	 ldr r3,[r7,#572]
 479 03ca C7F8A811 	 str r1,[r7,#424]
 480 03ce C7F8A421 	 str r2,[r7,#420]
 481 03d2 C7F8A031 	 str r3,[r7,#416]
 482              	.LBB72:
 483              	.LBB73:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 484              	 .loc 2 1724 0 discriminator 1
 485 03d6 D7F8A831 	 ldr r3,[r7,#424]
 486 03da D7F8A421 	 ldr r2,[r7,#420]
 487 03de D7F8A011 	 ldr r1,[r7,#416]
 488              	
 489 03e2 23FB0213 	 smlad r3,r3,r2,r1
 490              	
 491              	 .thumb
 492 03e6 C7F89C31 	 str r3,[r7,#412]
 493              	 .loc 2 1725 0 discriminator 1
 494 03ea D7F89C31 	 ldr r3,[r7,#412]
 495              	.LBE73:
 496              	.LBE72:
 497              	 .loc 1 301 0 discriminator 1
 498 03ee C7F83C32 	 str r3,[r7,#572]
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x3, c0, acc3);
 499              	 .loc 1 304 0 discriminator 1
 500 03f2 D7F8FC11 	 ldr r1,[r7,#508]
 501 03f6 D7F80422 	 ldr r2,[r7,#516]
 502 03fa D7F83832 	 ldr r3,[r7,#568]
 503 03fe C7F89811 	 str r1,[r7,#408]
 504 0402 C7F89421 	 str r2,[r7,#404]
 505 0406 C7F89031 	 str r3,[r7,#400]
 506              	.LBB74:
 507              	.LBB75:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 508              	 .loc 2 1724 0 discriminator 1
 509 040a D7F89831 	 ldr r3,[r7,#408]
 510 040e D7F89421 	 ldr r2,[r7,#404]
 511 0412 D7F89011 	 ldr r1,[r7,#400]
 512              	
 513 0416 23FB0213 	 smlad r3,r3,r2,r1
 514              	
 515              	 .thumb
 516 041a C7F88C31 	 str r3,[r7,#396]
 517              	 .loc 2 1725 0 discriminator 1
 518 041e D7F88C31 	 ldr r3,[r7,#396]
 519              	.LBE75:
 520              	.LBE74:
 521              	 .loc 1 304 0 discriminator 1
 522 0422 C7F83832 	 str r3,[r7,#568]
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[2] and y[3] */
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *__SIMD32(py)++;
 523              	 .loc 1 307 0 discriminator 1
 524 0426 07F11402 	 add r2,r7,#20
 525 042a 1368     	 ldr r3,[r2]
 526 042c 191D     	 adds r1,r3,#4
 527 042e 1160     	 str r1,[r2]
 528 0430 1B68     	 ldr r3,[r3]
 529 0432 C7F80432 	 str r3,[r7,#516]
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x2, c0, acc0);
 530              	 .loc 1 310 0 discriminator 1
 531 0436 D7F80012 	 ldr r1,[r7,#512]
 532 043a D7F80422 	 ldr r2,[r7,#516]
 533 043e D7F84432 	 ldr r3,[r7,#580]
 534 0442 C7F88811 	 str r1,[r7,#392]
 535 0446 C7F88421 	 str r2,[r7,#388]
 536 044a C7F88031 	 str r3,[r7,#384]
 537              	.LBB76:
 538              	.LBB77:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 539              	 .loc 2 1724 0 discriminator 1
 540 044e D7F88831 	 ldr r3,[r7,#392]
 541 0452 D7F88421 	 ldr r2,[r7,#388]
 542 0456 D7F88011 	 ldr r1,[r7,#384]
 543              	
 544 045a 23FB0213 	 smlad r3,r3,r2,r1
 545              	
 546              	 .thumb
 547 045e C7F87C31 	 str r3,[r7,#380]
 548              	 .loc 2 1725 0 discriminator 1
 549 0462 D7F87C31 	 ldr r3,[r7,#380]
 550              	.LBE77:
 551              	.LBE76:
 552              	 .loc 1 310 0 discriminator 1
 553 0466 C7F84432 	 str r3,[r7,#580]
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x3, c0, acc1);
 554              	 .loc 1 313 0 discriminator 1
 555 046a D7F8FC11 	 ldr r1,[r7,#508]
 556 046e D7F80422 	 ldr r2,[r7,#516]
 557 0472 D7F84032 	 ldr r3,[r7,#576]
 558 0476 C7F87811 	 str r1,[r7,#376]
 559 047a C7F87421 	 str r2,[r7,#372]
 560 047e C7F87031 	 str r3,[r7,#368]
 561              	.LBB78:
 562              	.LBB79:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 563              	 .loc 2 1724 0 discriminator 1
 564 0482 D7F87831 	 ldr r3,[r7,#376]
 565 0486 D7F87421 	 ldr r2,[r7,#372]
 566 048a D7F87011 	 ldr r1,[r7,#368]
 567              	
 568 048e 23FB0213 	 smlad r3,r3,r2,r1
 569              	
 570              	 .thumb
 571 0492 C7F86C31 	 str r3,[r7,#364]
 572              	 .loc 2 1725 0 discriminator 1
 573 0496 D7F86C31 	 ldr r3,[r7,#364]
 574              	.LBE79:
 575              	.LBE78:
 576              	 .loc 1 313 0 discriminator 1
 577 049a C7F84032 	 str r3,[r7,#576]
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[4], x[5] */
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x0 = _SIMD32_OFFSET(px + 2);
 578              	 .loc 1 316 0 discriminator 1
 579 049e 07F11803 	 add r3,r7,#24
 580 04a2 1B68     	 ldr r3,[r3]
 581 04a4 5B68     	 ldr r3,[r3,#4]
 582 04a6 C7F83032 	 str r3,[r7,#560]
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[5], x[6] */
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x1 = _SIMD32_OFFSET(px + 3);
 583              	 .loc 1 319 0 discriminator 1
 584 04aa 07F11803 	 add r3,r7,#24
 585 04ae 1B68     	 ldr r3,[r3]
 586 04b0 D3F80630 	 ldr r3,[r3,#6]
 587 04b4 C7F82C32 	 str r3,[r7,#556]
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 4u;
 588              	 .loc 1 320 0 discriminator 1
 589 04b8 07F11803 	 add r3,r7,#24
 590 04bc 1B68     	 ldr r3,[r3]
 591 04be 03F10802 	 add r2,r3,#8
 592 04c2 07F11803 	 add r3,r7,#24
 593 04c6 1A60     	 str r2,[r3]
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x0, c0, acc2);
 594              	 .loc 1 323 0 discriminator 1
 595 04c8 D7F83012 	 ldr r1,[r7,#560]
 596 04cc D7F80422 	 ldr r2,[r7,#516]
 597 04d0 D7F83C32 	 ldr r3,[r7,#572]
 598 04d4 C7F86811 	 str r1,[r7,#360]
 599 04d8 C7F86421 	 str r2,[r7,#356]
 600 04dc C7F86031 	 str r3,[r7,#352]
 601              	.LBB80:
 602              	.LBB81:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 603              	 .loc 2 1724 0 discriminator 1
 604 04e0 D7F86831 	 ldr r3,[r7,#360]
 605 04e4 D7F86421 	 ldr r2,[r7,#356]
 606 04e8 D7F86011 	 ldr r1,[r7,#352]
 607              	
 608 04ec 23FB0213 	 smlad r3,r3,r2,r1
 609              	
 610              	 .thumb
 611 04f0 C7F85C31 	 str r3,[r7,#348]
 612              	 .loc 2 1725 0 discriminator 1
 613 04f4 D7F85C31 	 ldr r3,[r7,#348]
 614              	.LBE81:
 615              	.LBE80:
 616              	 .loc 1 323 0 discriminator 1
 617 04f8 C7F83C32 	 str r3,[r7,#572]
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x1, c0, acc3);
 618              	 .loc 1 326 0 discriminator 1
 619 04fc D7F82C02 	 ldr r0,[r7,#556]
 620 0500 D7F80412 	 ldr r1,[r7,#516]
 621 0504 D7F83822 	 ldr r2,[r7,#568]
 622 0508 07F5AC73 	 add r3,r7,#344
 623 050c 1860     	 str r0,[r3]
 624 050e 07F5AA73 	 add r3,r7,#340
 625 0512 1960     	 str r1,[r3]
 626 0514 07F5A873 	 add r3,r7,#336
 627 0518 1A60     	 str r2,[r3]
 628              	.LBB82:
 629              	.LBB83:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 630              	 .loc 2 1724 0 discriminator 1
 631 051a 07F5AC73 	 add r3,r7,#344
 632 051e 1B68     	 ldr r3,[r3]
 633 0520 07F5AA72 	 add r2,r7,#340
 634 0524 1268     	 ldr r2,[r2]
 635 0526 07F5A871 	 add r1,r7,#336
 636 052a 0968     	 ldr r1,[r1]
 637              	
 638 052c 23FB0212 	 smlad r2,r3,r2,r1
 639              	
 640              	 .thumb
 641 0530 07F5A673 	 add r3,r7,#332
 642 0534 1A60     	 str r2,[r3]
 643              	 .loc 2 1725 0 discriminator 1
 644 0536 07F5A673 	 add r3,r7,#332
 645 053a 1B68     	 ldr r3,[r3]
 646              	.LBE83:
 647              	.LBE82:
 648              	 .loc 1 326 0 discriminator 1
 649 053c C7F83832 	 str r3,[r7,#568]
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       } while (--k);
 650              	 .loc 1 328 0 discriminator 1
 651 0540 D7F82832 	 ldr r3,[r7,#552]
 652 0544 013B     	 subs r3,r3,#1
 653 0546 C7F82832 	 str r3,[r7,#552]
 654 054a D7F82832 	 ldr r3,[r7,#552]
 655 054e 002B     	 cmp r3,#0
 656 0550 7FF4ECAE 	 bne .L23
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 330:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* For the next MAC operations, SIMD is not used
 331:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 332:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 333:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 335:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4u;
 657              	 .loc 1 335 0
 658 0554 3B46     	 mov r3,r7
 659 0556 1B68     	 ldr r3,[r3]
 660 0558 03F00303 	 and r3,r3,#3
 661 055c C7F82832 	 str r3,[r7,#552]
 336:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 337:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 1u)
 662              	 .loc 1 337 0
 663 0560 D7F82832 	 ldr r3,[r7,#552]
 664 0564 012B     	 cmp r3,#1
 665 0566 40F0A180 	 bne .L24
 338:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 339:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4] */
 340:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *py;
 666              	 .loc 1 340 0
 667 056a 07F11403 	 add r3,r7,#20
 668 056e 1B68     	 ldr r3,[r3]
 669 0570 1B88     	 ldrh r3,[r3]
 670 0572 1BB2     	 sxth r3,r3
 671 0574 C7F80432 	 str r3,[r7,#516]
 341:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 342:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 343:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16u;
 344:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 345:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 346:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 347:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 672              	 .loc 1 347 0
 673 0578 D7F80432 	 ldr r3,[r7,#516]
 674 057c 9BB2     	 uxth r3,r3
 675 057e C7F80432 	 str r3,[r7,#516]
 348:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 349:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 350:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 351:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7] */
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = *__SIMD32(px);
 676              	 .loc 1 352 0
 677 0582 07F11803 	 add r3,r7,#24
 678 0586 1B68     	 ldr r3,[r3]
 679 0588 1B68     	 ldr r3,[r3]
 680 058a C7F8FC31 	 str r3,[r7,#508]
 353:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px++;
 681              	 .loc 1 353 0
 682 058e 07F11803 	 add r3,r7,#24
 683 0592 1B68     	 ldr r3,[r3]
 684 0594 9A1C     	 adds r2,r3,#2
 685 0596 07F11803 	 add r3,r7,#24
 686 059a 1A60     	 str r2,[r3]
 354:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 355:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 356:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 687              	 .loc 1 356 0
 688 059c D7F83002 	 ldr r0,[r7,#560]
 689 05a0 D7F80412 	 ldr r1,[r7,#516]
 690 05a4 D7F84422 	 ldr r2,[r7,#580]
 691 05a8 07F5A473 	 add r3,r7,#328
 692 05ac 1860     	 str r0,[r3]
 693 05ae 07F5A273 	 add r3,r7,#324
 694 05b2 1960     	 str r1,[r3]
 695 05b4 07F5A073 	 add r3,r7,#320
 696 05b8 1A60     	 str r2,[r3]
 697              	.LBB84:
 698              	.LBB85:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 699              	 .loc 2 1724 0
 700 05ba 07F5A473 	 add r3,r7,#328
 701 05be 1B68     	 ldr r3,[r3]
 702 05c0 07F5A272 	 add r2,r7,#324
 703 05c4 1268     	 ldr r2,[r2]
 704 05c6 07F5A071 	 add r1,r7,#320
 705 05ca 0968     	 ldr r1,[r1]
 706              	
 707 05cc 23FB0212 	 smlad r2,r3,r2,r1
 708              	
 709              	 .thumb
 710 05d0 07F59E73 	 add r3,r7,#316
 711 05d4 1A60     	 str r2,[r3]
 712              	 .loc 2 1725 0
 713 05d6 07F59E73 	 add r3,r7,#316
 714 05da 1B68     	 ldr r3,[r3]
 715              	.LBE85:
 716              	.LBE84:
 717              	 .loc 1 356 0
 718 05dc C7F84432 	 str r3,[r7,#580]
 357:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 719              	 .loc 1 357 0
 720 05e0 D7F82C02 	 ldr r0,[r7,#556]
 721 05e4 D7F80412 	 ldr r1,[r7,#516]
 722 05e8 D7F84022 	 ldr r2,[r7,#576]
 723 05ec 07F59C73 	 add r3,r7,#312
 724 05f0 1860     	 str r0,[r3]
 725 05f2 07F59A73 	 add r3,r7,#308
 726 05f6 1960     	 str r1,[r3]
 727 05f8 07F59873 	 add r3,r7,#304
 728 05fc 1A60     	 str r2,[r3]
 729              	.LBB86:
 730              	.LBB87:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 731              	 .loc 2 1724 0
 732 05fe 07F59C73 	 add r3,r7,#312
 733 0602 1B68     	 ldr r3,[r3]
 734 0604 07F59A72 	 add r2,r7,#308
 735 0608 1268     	 ldr r2,[r2]
 736 060a 07F59871 	 add r1,r7,#304
 737 060e 0968     	 ldr r1,[r1]
 738              	
 739 0610 23FB0212 	 smlad r2,r3,r2,r1
 740              	
 741              	 .thumb
 742 0614 07F59673 	 add r3,r7,#300
 743 0618 1A60     	 str r2,[r3]
 744              	 .loc 2 1725 0
 745 061a 07F59673 	 add r3,r7,#300
 746 061e 1B68     	 ldr r3,[r3]
 747              	.LBE87:
 748              	.LBE86:
 749              	 .loc 1 357 0
 750 0620 C7F84032 	 str r3,[r7,#576]
 358:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 751              	 .loc 1 358 0
 752 0624 D7F82C02 	 ldr r0,[r7,#556]
 753 0628 D7F80412 	 ldr r1,[r7,#516]
 754 062c D7F83C22 	 ldr r2,[r7,#572]
 755 0630 07F59473 	 add r3,r7,#296
 756 0634 1860     	 str r0,[r3]
 757 0636 07F59273 	 add r3,r7,#292
 758 063a 1960     	 str r1,[r3]
 759 063c 07F59073 	 add r3,r7,#288
 760 0640 1A60     	 str r2,[r3]
 761              	.LBB88:
 762              	.LBB89:
1726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint3
1729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 763              	 .loc 2 1732 0
 764 0642 07F59473 	 add r3,r7,#296
 765 0646 1B68     	 ldr r3,[r3]
 766 0648 07F59272 	 add r2,r7,#292
 767 064c 1268     	 ldr r2,[r2]
 768 064e 07F59071 	 add r1,r7,#288
 769 0652 0968     	 ldr r1,[r1]
 770              	
 771 0654 23FB1212 	 smladx r2,r3,r2,r1
 772              	
 773              	 .thumb
 774 0658 07F58E73 	 add r3,r7,#284
 775 065c 1A60     	 str r2,[r3]
1733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 776              	 .loc 2 1733 0
 777 065e 07F58E73 	 add r3,r7,#284
 778 0662 1B68     	 ldr r3,[r3]
 779              	.LBE89:
 780              	.LBE88:
 781              	 .loc 1 358 0
 782 0664 C7F83C32 	 str r3,[r7,#572]
 359:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 783              	 .loc 1 359 0
 784 0668 D7F8FC01 	 ldr r0,[r7,#508]
 785 066c D7F80412 	 ldr r1,[r7,#516]
 786 0670 D7F83822 	 ldr r2,[r7,#568]
 787 0674 07F58C73 	 add r3,r7,#280
 788 0678 1860     	 str r0,[r3]
 789 067a 07F58A73 	 add r3,r7,#276
 790 067e 1960     	 str r1,[r3]
 791 0680 07F58873 	 add r3,r7,#272
 792 0684 1A60     	 str r2,[r3]
 793              	.LBB90:
 794              	.LBB91:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 795              	 .loc 2 1732 0
 796 0686 07F58C73 	 add r3,r7,#280
 797 068a 1B68     	 ldr r3,[r3]
 798 068c 07F58A72 	 add r2,r7,#276
 799 0690 1268     	 ldr r2,[r2]
 800 0692 07F58871 	 add r1,r7,#272
 801 0696 0968     	 ldr r1,[r1]
 802              	
 803 0698 23FB1212 	 smladx r2,r3,r2,r1
 804              	
 805              	 .thumb
 806 069c 07F58673 	 add r3,r7,#268
 807 06a0 1A60     	 str r2,[r3]
 808              	 .loc 2 1733 0
 809 06a2 07F58673 	 add r3,r7,#268
 810 06a6 1B68     	 ldr r3,[r3]
 811              	.LBE91:
 812              	.LBE90:
 813              	 .loc 1 359 0
 814 06a8 C7F83832 	 str r3,[r7,#568]
 815              	.L24:
 360:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 361:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 362:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 2u)
 816              	 .loc 1 362 0
 817 06ac D7F82832 	 ldr r3,[r7,#552]
 818 06b0 022B     	 cmp r3,#2
 819 06b2 40F0A280 	 bne .L29
 363:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 364:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 365:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *__SIMD32(py);
 820              	 .loc 1 365 0
 821 06b6 07F11403 	 add r3,r7,#20
 822 06ba 1B68     	 ldr r3,[r3]
 823 06bc 1B68     	 ldr r3,[r3]
 824 06be C7F80432 	 str r3,[r7,#516]
 366:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 367:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8] */
 368:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = *__SIMD32(px);
 825              	 .loc 1 368 0
 826 06c2 07F11803 	 add r3,r7,#24
 827 06c6 1B68     	 ldr r3,[r3]
 828 06c8 1B68     	 ldr r3,[r3]
 829 06ca C7F8FC31 	 str r3,[r7,#508]
 369:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 370:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[9] */
 371:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = _SIMD32_OFFSET(px + 1);
 830              	 .loc 1 371 0
 831 06ce 07F11803 	 add r3,r7,#24
 832 06d2 1B68     	 ldr r3,[r3]
 833 06d4 D3F80230 	 ldr r3,[r3,#2]
 834 06d8 C7F80032 	 str r3,[r7,#512]
 372:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 2u;
 835              	 .loc 1 372 0
 836 06dc 07F11803 	 add r3,r7,#24
 837 06e0 1B68     	 ldr r3,[r3]
 838 06e2 1A1D     	 adds r2,r3,#4
 839 06e4 07F11803 	 add r3,r7,#24
 840 06e8 1A60     	 str r2,[r3]
 373:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 374:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 375:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 841              	 .loc 1 375 0
 842 06ea D7F83002 	 ldr r0,[r7,#560]
 843 06ee D7F80412 	 ldr r1,[r7,#516]
 844 06f2 D7F84422 	 ldr r2,[r7,#580]
 845 06f6 07F58473 	 add r3,r7,#264
 846 06fa 1860     	 str r0,[r3]
 847 06fc 07F58273 	 add r3,r7,#260
 848 0700 1960     	 str r1,[r3]
 849 0702 07F58073 	 add r3,r7,#256
 850 0706 1A60     	 str r2,[r3]
 851              	.LBB92:
 852              	.LBB93:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 853              	 .loc 2 1724 0
 854 0708 07F58473 	 add r3,r7,#264
 855 070c 1B68     	 ldr r3,[r3]
 856 070e 07F58272 	 add r2,r7,#260
 857 0712 1268     	 ldr r2,[r2]
 858 0714 07F58071 	 add r1,r7,#256
 859 0718 0968     	 ldr r1,[r1]
 860              	
 861 071a 23FB0212 	 smlad r2,r3,r2,r1
 862              	
 863              	 .thumb
 864 071e 07F1FC03 	 add r3,r7,#252
 865 0722 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 866              	 .loc 2 1725 0
 867 0724 07F1FC03 	 add r3,r7,#252
 868 0728 1B68     	 ldr r3,[r3]
 869              	.LBE93:
 870              	.LBE92:
 871              	 .loc 1 375 0
 872 072a C7F84432 	 str r3,[r7,#580]
 376:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 873              	 .loc 1 376 0
 874 072e D7F82C02 	 ldr r0,[r7,#556]
 875 0732 D7F80412 	 ldr r1,[r7,#516]
 876 0736 D7F84022 	 ldr r2,[r7,#576]
 877 073a 07F1F803 	 add r3,r7,#248
 878 073e 1860     	 str r0,[r3]
 879 0740 07F1F403 	 add r3,r7,#244
 880 0744 1960     	 str r1,[r3]
 881 0746 07F1F003 	 add r3,r7,#240
 882 074a 1A60     	 str r2,[r3]
 883              	.LBB94:
 884              	.LBB95:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 885              	 .loc 2 1724 0
 886 074c 07F1F803 	 add r3,r7,#248
 887 0750 1B68     	 ldr r3,[r3]
 888 0752 07F1F402 	 add r2,r7,#244
 889 0756 1268     	 ldr r2,[r2]
 890 0758 07F1F001 	 add r1,r7,#240
 891 075c 0968     	 ldr r1,[r1]
 892              	
 893 075e 23FB0212 	 smlad r2,r3,r2,r1
 894              	
 895              	 .thumb
 896 0762 07F1EC03 	 add r3,r7,#236
 897 0766 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 898              	 .loc 2 1725 0
 899 0768 07F1EC03 	 add r3,r7,#236
 900 076c 1B68     	 ldr r3,[r3]
 901              	.LBE95:
 902              	.LBE94:
 903              	 .loc 1 376 0
 904 076e C7F84032 	 str r3,[r7,#576]
 377:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
 905              	 .loc 1 377 0
 906 0772 D7F8FC01 	 ldr r0,[r7,#508]
 907 0776 D7F80412 	 ldr r1,[r7,#516]
 908 077a D7F83C22 	 ldr r2,[r7,#572]
 909 077e 07F1E803 	 add r3,r7,#232
 910 0782 1860     	 str r0,[r3]
 911 0784 07F1E403 	 add r3,r7,#228
 912 0788 1960     	 str r1,[r3]
 913 078a 07F1E003 	 add r3,r7,#224
 914 078e 1A60     	 str r2,[r3]
 915              	.LBB96:
 916              	.LBB97:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 917              	 .loc 2 1724 0
 918 0790 07F1E803 	 add r3,r7,#232
 919 0794 1B68     	 ldr r3,[r3]
 920 0796 07F1E402 	 add r2,r7,#228
 921 079a 1268     	 ldr r2,[r2]
 922 079c 07F1E001 	 add r1,r7,#224
 923 07a0 0968     	 ldr r1,[r1]
 924              	
 925 07a2 23FB0212 	 smlad r2,r3,r2,r1
 926              	
 927              	 .thumb
 928 07a6 07F1DC03 	 add r3,r7,#220
 929 07aa 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 930              	 .loc 2 1725 0
 931 07ac 07F1DC03 	 add r3,r7,#220
 932 07b0 1B68     	 ldr r3,[r3]
 933              	.LBE97:
 934              	.LBE96:
 935              	 .loc 1 377 0
 936 07b2 C7F83C32 	 str r3,[r7,#572]
 378:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 937              	 .loc 1 378 0
 938 07b6 D7F80002 	 ldr r0,[r7,#512]
 939 07ba D7F80412 	 ldr r1,[r7,#516]
 940 07be D7F83822 	 ldr r2,[r7,#568]
 941 07c2 07F1D803 	 add r3,r7,#216
 942 07c6 1860     	 str r0,[r3]
 943 07c8 07F1D403 	 add r3,r7,#212
 944 07cc 1960     	 str r1,[r3]
 945 07ce 07F1D003 	 add r3,r7,#208
 946 07d2 1A60     	 str r2,[r3]
 947              	.LBB98:
 948              	.LBB99:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 949              	 .loc 2 1724 0
 950 07d4 07F1D803 	 add r3,r7,#216
 951 07d8 1B68     	 ldr r3,[r3]
 952 07da 07F1D402 	 add r2,r7,#212
 953 07de 1268     	 ldr r2,[r2]
 954 07e0 07F1D001 	 add r1,r7,#208
 955 07e4 0968     	 ldr r1,[r1]
 956              	
 957 07e6 23FB0212 	 smlad r2,r3,r2,r1
 958              	
 959              	 .thumb
 960 07ea 07F1CC03 	 add r3,r7,#204
 961 07ee 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 962              	 .loc 2 1725 0
 963 07f0 07F1CC03 	 add r3,r7,#204
 964 07f4 1B68     	 ldr r3,[r3]
 965              	.LBE99:
 966              	.LBE98:
 967              	 .loc 1 378 0
 968 07f6 C7F83832 	 str r3,[r7,#568]
 969              	.L29:
 379:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 380:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 381:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 3u)
 970              	 .loc 1 381 0
 971 07fa D7F82832 	 ldr r3,[r7,#552]
 972 07fe 032B     	 cmp r3,#3
 973 0800 40F03E81 	 bne .L34
 382:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 383:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 384:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *__SIMD32(py)++;
 974              	 .loc 1 384 0
 975 0804 07F11402 	 add r2,r7,#20
 976 0808 1368     	 ldr r3,[r2]
 977 080a 191D     	 adds r1,r3,#4
 978 080c 1160     	 str r1,[r2]
 979 080e 1B68     	 ldr r3,[r3]
 980 0810 C7F80432 	 str r3,[r7,#516]
 385:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 386:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8] */
 387:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = *__SIMD32(px);
 981              	 .loc 1 387 0
 982 0814 07F11803 	 add r3,r7,#24
 983 0818 1B68     	 ldr r3,[r3]
 984 081a 1B68     	 ldr r3,[r3]
 985 081c C7F8FC31 	 str r3,[r7,#508]
 388:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 389:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[9] */
 390:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = _SIMD32_OFFSET(px + 1);
 986              	 .loc 1 390 0
 987 0820 07F11803 	 add r3,r7,#24
 988 0824 1B68     	 ldr r3,[r3]
 989 0826 D3F80230 	 ldr r3,[r3,#2]
 990 082a C7F80032 	 str r3,[r7,#512]
 391:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 392:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 393:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 991              	 .loc 1 393 0
 992 082e D7F83002 	 ldr r0,[r7,#560]
 993 0832 D7F80412 	 ldr r1,[r7,#516]
 994 0836 D7F84422 	 ldr r2,[r7,#580]
 995 083a 07F1C803 	 add r3,r7,#200
 996 083e 1860     	 str r0,[r3]
 997 0840 07F1C403 	 add r3,r7,#196
 998 0844 1960     	 str r1,[r3]
 999 0846 07F1C003 	 add r3,r7,#192
 1000 084a 1A60     	 str r2,[r3]
 1001              	.LBB100:
 1002              	.LBB101:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1003              	 .loc 2 1724 0
 1004 084c 07F1C803 	 add r3,r7,#200
 1005 0850 1B68     	 ldr r3,[r3]
 1006 0852 07F1C402 	 add r2,r7,#196
 1007 0856 1268     	 ldr r2,[r2]
 1008 0858 07F1C001 	 add r1,r7,#192
 1009 085c 0968     	 ldr r1,[r1]
 1010              	
 1011 085e 23FB0212 	 smlad r2,r3,r2,r1
 1012              	
 1013              	 .thumb
 1014 0862 07F1BC03 	 add r3,r7,#188
 1015 0866 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1016              	 .loc 2 1725 0
 1017 0868 07F1BC03 	 add r3,r7,#188
 1018 086c 1B68     	 ldr r3,[r3]
 1019              	.LBE101:
 1020              	.LBE100:
 1021              	 .loc 1 393 0
 1022 086e C7F84432 	 str r3,[r7,#580]
 394:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 1023              	 .loc 1 394 0
 1024 0872 D7F82C02 	 ldr r0,[r7,#556]
 1025 0876 D7F80412 	 ldr r1,[r7,#516]
 1026 087a D7F84022 	 ldr r2,[r7,#576]
 1027 087e 07F1B803 	 add r3,r7,#184
 1028 0882 1860     	 str r0,[r3]
 1029 0884 07F1B403 	 add r3,r7,#180
 1030 0888 1960     	 str r1,[r3]
 1031 088a 07F1B003 	 add r3,r7,#176
 1032 088e 1A60     	 str r2,[r3]
 1033              	.LBB102:
 1034              	.LBB103:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1035              	 .loc 2 1724 0
 1036 0890 07F1B803 	 add r3,r7,#184
 1037 0894 1B68     	 ldr r3,[r3]
 1038 0896 07F1B402 	 add r2,r7,#180
 1039 089a 1268     	 ldr r2,[r2]
 1040 089c 07F1B001 	 add r1,r7,#176
 1041 08a0 0968     	 ldr r1,[r1]
 1042              	
 1043 08a2 23FB0212 	 smlad r2,r3,r2,r1
 1044              	
 1045              	 .thumb
 1046 08a6 07F1AC03 	 add r3,r7,#172
 1047 08aa 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1048              	 .loc 2 1725 0
 1049 08ac 07F1AC03 	 add r3,r7,#172
 1050 08b0 1B68     	 ldr r3,[r3]
 1051              	.LBE103:
 1052              	.LBE102:
 1053              	 .loc 1 394 0
 1054 08b2 C7F84032 	 str r3,[r7,#576]
 395:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
 1055              	 .loc 1 395 0
 1056 08b6 D7F8FC01 	 ldr r0,[r7,#508]
 1057 08ba D7F80412 	 ldr r1,[r7,#516]
 1058 08be D7F83C22 	 ldr r2,[r7,#572]
 1059 08c2 07F1A803 	 add r3,r7,#168
 1060 08c6 1860     	 str r0,[r3]
 1061 08c8 07F1A403 	 add r3,r7,#164
 1062 08cc 1960     	 str r1,[r3]
 1063 08ce 07F1A003 	 add r3,r7,#160
 1064 08d2 1A60     	 str r2,[r3]
 1065              	.LBB104:
 1066              	.LBB105:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1067              	 .loc 2 1724 0
 1068 08d4 07F1A803 	 add r3,r7,#168
 1069 08d8 1B68     	 ldr r3,[r3]
 1070 08da 07F1A402 	 add r2,r7,#164
 1071 08de 1268     	 ldr r2,[r2]
 1072 08e0 07F1A001 	 add r1,r7,#160
 1073 08e4 0968     	 ldr r1,[r1]
 1074              	
 1075 08e6 23FB0212 	 smlad r2,r3,r2,r1
 1076              	
 1077              	 .thumb
 1078 08ea 07F19C03 	 add r3,r7,#156
 1079 08ee 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1080              	 .loc 2 1725 0
 1081 08f0 07F19C03 	 add r3,r7,#156
 1082 08f4 1B68     	 ldr r3,[r3]
 1083              	.LBE105:
 1084              	.LBE104:
 1085              	 .loc 1 395 0
 1086 08f6 C7F83C32 	 str r3,[r7,#572]
 396:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 1087              	 .loc 1 396 0
 1088 08fa D7F80002 	 ldr r0,[r7,#512]
 1089 08fe D7F80412 	 ldr r1,[r7,#516]
 1090 0902 D7F83822 	 ldr r2,[r7,#568]
 1091 0906 07F19803 	 add r3,r7,#152
 1092 090a 1860     	 str r0,[r3]
 1093 090c 07F19403 	 add r3,r7,#148
 1094 0910 1960     	 str r1,[r3]
 1095 0912 07F19003 	 add r3,r7,#144
 1096 0916 1A60     	 str r2,[r3]
 1097              	.LBB106:
 1098              	.LBB107:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1099              	 .loc 2 1724 0
 1100 0918 07F19803 	 add r3,r7,#152
 1101 091c 1B68     	 ldr r3,[r3]
 1102 091e 07F19402 	 add r2,r7,#148
 1103 0922 1268     	 ldr r2,[r2]
 1104 0924 07F19001 	 add r1,r7,#144
 1105 0928 0968     	 ldr r1,[r1]
 1106              	
 1107 092a 23FB0212 	 smlad r2,r3,r2,r1
 1108              	
 1109              	 .thumb
 1110 092e 07F18C03 	 add r3,r7,#140
 1111 0932 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1112              	 .loc 2 1725 0
 1113 0934 07F18C03 	 add r3,r7,#140
 1114 0938 1B68     	 ldr r3,[r3]
 1115              	.LBE107:
 1116              	.LBE106:
 1117              	 .loc 1 396 0
 1118 093a C7F83832 	 str r3,[r7,#568]
 397:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 398:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = (*py);
 1119              	 .loc 1 398 0
 1120 093e 07F11403 	 add r3,r7,#20
 1121 0942 1B68     	 ldr r3,[r3]
 1122 0944 1B88     	 ldrh r3,[r3]
 1123 0946 1BB2     	 sxth r3,r3
 1124 0948 C7F80432 	 str r3,[r7,#516]
 399:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[6] */
 400:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 401:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 402:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16u;
 403:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 404:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 405:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 1125              	 .loc 1 405 0
 1126 094c D7F80432 	 ldr r3,[r7,#516]
 1127 0950 9BB2     	 uxth r3,r3
 1128 0952 C7F80432 	 str r3,[r7,#516]
 406:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 407:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 408:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[10] */
 409:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = _SIMD32_OFFSET(px + 2);
 1129              	 .loc 1 409 0
 1130 0956 07F11803 	 add r3,r7,#24
 1131 095a 1B68     	 ldr r3,[r3]
 1132 095c 5B68     	 ldr r3,[r3,#4]
 1133 095e C7F8FC31 	 str r3,[r7,#508]
 410:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 3u;
 1134              	 .loc 1 410 0
 1135 0962 07F11803 	 add r3,r7,#24
 1136 0966 1B68     	 ldr r3,[r3]
 1137 0968 9A1D     	 adds r2,r3,#6
 1138 096a 07F11803 	 add r3,r7,#24
 1139 096e 1A60     	 str r2,[r3]
 411:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 412:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 413:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLADX(x1, c0, acc0);
 1140              	 .loc 1 413 0
 1141 0970 D7F82C02 	 ldr r0,[r7,#556]
 1142 0974 D7F80412 	 ldr r1,[r7,#516]
 1143 0978 D7F84422 	 ldr r2,[r7,#580]
 1144 097c 07F18803 	 add r3,r7,#136
 1145 0980 1860     	 str r0,[r3]
 1146 0982 07F18403 	 add r3,r7,#132
 1147 0986 1960     	 str r1,[r3]
 1148 0988 07F18003 	 add r3,r7,#128
 1149 098c 1A60     	 str r2,[r3]
 1150              	.LBB108:
 1151              	.LBB109:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1152              	 .loc 2 1732 0
 1153 098e 07F18803 	 add r3,r7,#136
 1154 0992 1B68     	 ldr r3,[r3]
 1155 0994 07F18402 	 add r2,r7,#132
 1156 0998 1268     	 ldr r2,[r2]
 1157 099a 07F18001 	 add r1,r7,#128
 1158 099e 0968     	 ldr r1,[r1]
 1159              	
 1160 09a0 23FB1212 	 smladx r2,r3,r2,r1
 1161              	
 1162              	 .thumb
 1163 09a4 07F17C03 	 add r3,r7,#124
 1164 09a8 1A60     	 str r2,[r3]
 1165              	 .loc 2 1733 0
 1166 09aa 07F17C03 	 add r3,r7,#124
 1167 09ae 1B68     	 ldr r3,[r3]
 1168              	.LBE109:
 1169              	.LBE108:
 1170              	 .loc 1 413 0
 1171 09b0 C7F84432 	 str r3,[r7,#580]
 414:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x2, c0, acc1);
 1172              	 .loc 1 414 0
 1173 09b4 D7F80002 	 ldr r0,[r7,#512]
 1174 09b8 D7F80412 	 ldr r1,[r7,#516]
 1175 09bc D7F84022 	 ldr r2,[r7,#576]
 1176 09c0 07F17803 	 add r3,r7,#120
 1177 09c4 1860     	 str r0,[r3]
 1178 09c6 07F17403 	 add r3,r7,#116
 1179 09ca 1960     	 str r1,[r3]
 1180 09cc 07F17003 	 add r3,r7,#112
 1181 09d0 1A60     	 str r2,[r3]
 1182              	.LBB110:
 1183              	.LBB111:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1184              	 .loc 2 1724 0
 1185 09d2 07F17803 	 add r3,r7,#120
 1186 09d6 1B68     	 ldr r3,[r3]
 1187 09d8 07F17402 	 add r2,r7,#116
 1188 09dc 1268     	 ldr r2,[r2]
 1189 09de 07F17001 	 add r1,r7,#112
 1190 09e2 0968     	 ldr r1,[r1]
 1191              	
 1192 09e4 23FB0212 	 smlad r2,r3,r2,r1
 1193              	
 1194              	 .thumb
 1195 09e8 07F16C03 	 add r3,r7,#108
 1196 09ec 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1197              	 .loc 2 1725 0
 1198 09ee 07F16C03 	 add r3,r7,#108
 1199 09f2 1B68     	 ldr r3,[r3]
 1200              	.LBE111:
 1201              	.LBE110:
 1202              	 .loc 1 414 0
 1203 09f4 C7F84032 	 str r3,[r7,#576]
 415:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
 1204              	 .loc 1 415 0
 1205 09f8 D7F80002 	 ldr r0,[r7,#512]
 1206 09fc D7F80412 	 ldr r1,[r7,#516]
 1207 0a00 D7F83C22 	 ldr r2,[r7,#572]
 1208 0a04 07F16803 	 add r3,r7,#104
 1209 0a08 1860     	 str r0,[r3]
 1210 0a0a 07F16403 	 add r3,r7,#100
 1211 0a0e 1960     	 str r1,[r3]
 1212 0a10 07F16003 	 add r3,r7,#96
 1213 0a14 1A60     	 str r2,[r3]
 1214              	.LBB112:
 1215              	.LBB113:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1216              	 .loc 2 1732 0
 1217 0a16 07F16803 	 add r3,r7,#104
 1218 0a1a 1B68     	 ldr r3,[r3]
 1219 0a1c 07F16402 	 add r2,r7,#100
 1220 0a20 1268     	 ldr r2,[r2]
 1221 0a22 07F16001 	 add r1,r7,#96
 1222 0a26 0968     	 ldr r1,[r1]
 1223              	
 1224 0a28 23FB1212 	 smladx r2,r3,r2,r1
 1225              	
 1226              	 .thumb
 1227 0a2c 07F15C03 	 add r3,r7,#92
 1228 0a30 1A60     	 str r2,[r3]
 1229              	 .loc 2 1733 0
 1230 0a32 07F15C03 	 add r3,r7,#92
 1231 0a36 1B68     	 ldr r3,[r3]
 1232              	.LBE113:
 1233              	.LBE112:
 1234              	 .loc 1 415 0
 1235 0a38 C7F83C32 	 str r3,[r7,#572]
 416:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 1236              	 .loc 1 416 0
 1237 0a3c D7F8FC01 	 ldr r0,[r7,#508]
 1238 0a40 D7F80412 	 ldr r1,[r7,#516]
 1239 0a44 D7F83822 	 ldr r2,[r7,#568]
 1240 0a48 07F15803 	 add r3,r7,#88
 1241 0a4c 1860     	 str r0,[r3]
 1242 0a4e 07F15403 	 add r3,r7,#84
 1243 0a52 1960     	 str r1,[r3]
 1244 0a54 07F15003 	 add r3,r7,#80
 1245 0a58 1A60     	 str r2,[r3]
 1246              	.LBB114:
 1247              	.LBB115:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1248              	 .loc 2 1732 0
 1249 0a5a 07F15803 	 add r3,r7,#88
 1250 0a5e 1B68     	 ldr r3,[r3]
 1251 0a60 07F15402 	 add r2,r7,#84
 1252 0a64 1268     	 ldr r2,[r2]
 1253 0a66 07F15001 	 add r1,r7,#80
 1254 0a6a 0968     	 ldr r1,[r1]
 1255              	
 1256 0a6c 23FB1212 	 smladx r2,r3,r2,r1
 1257              	
 1258              	 .thumb
 1259 0a70 07F14C03 	 add r3,r7,#76
 1260 0a74 1A60     	 str r2,[r3]
 1261              	 .loc 2 1733 0
 1262 0a76 07F14C03 	 add r3,r7,#76
 1263 0a7a 1B68     	 ldr r3,[r3]
 1264              	.LBE115:
 1265              	.LBE114:
 1266              	 .loc 1 416 0
 1267 0a7c C7F83832 	 str r3,[r7,#568]
 1268              	.L34:
 417:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 418:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 419:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 420:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc0 >> 15);
 1269              	 .loc 1 420 0
 1270 0a80 D7F84432 	 ldr r3,[r7,#580]
 1271 0a84 DB13     	 asrs r3,r3,#15
 1272 0a86 9AB2     	 uxth r2,r3
 1273 0a88 D7F84C32 	 ldr r3,[r7,#588]
 1274 0a8c 1A80     	 strh r2,[r3]
 421:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 422:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1275              	 .loc 1 422 0
 1276 0a8e D7F81432 	 ldr r3,[r7,#532]
 1277 0a92 5B00     	 lsls r3,r3,#1
 1278 0a94 D7F84C22 	 ldr r2,[r7,#588]
 1279 0a98 1344     	 add r3,r3,r2
 1280 0a9a C7F84C32 	 str r3,[r7,#588]
 423:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 424:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc1 >> 15);
 1281              	 .loc 1 424 0
 1282 0a9e D7F84032 	 ldr r3,[r7,#576]
 1283 0aa2 DB13     	 asrs r3,r3,#15
 1284 0aa4 9AB2     	 uxth r2,r3
 1285 0aa6 D7F84C32 	 ldr r3,[r7,#588]
 1286 0aaa 1A80     	 strh r2,[r3]
 425:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1287              	 .loc 1 425 0
 1288 0aac D7F81432 	 ldr r3,[r7,#532]
 1289 0ab0 5B00     	 lsls r3,r3,#1
 1290 0ab2 D7F84C22 	 ldr r2,[r7,#588]
 1291 0ab6 1344     	 add r3,r3,r2
 1292 0ab8 C7F84C32 	 str r3,[r7,#588]
 426:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 427:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc2 >> 15);
 1293              	 .loc 1 427 0
 1294 0abc D7F83C32 	 ldr r3,[r7,#572]
 1295 0ac0 DB13     	 asrs r3,r3,#15
 1296 0ac2 9AB2     	 uxth r2,r3
 1297 0ac4 D7F84C32 	 ldr r3,[r7,#588]
 1298 0ac8 1A80     	 strh r2,[r3]
 428:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1299              	 .loc 1 428 0
 1300 0aca D7F81432 	 ldr r3,[r7,#532]
 1301 0ace 5B00     	 lsls r3,r3,#1
 1302 0ad0 D7F84C22 	 ldr r2,[r7,#588]
 1303 0ad4 1344     	 add r3,r3,r2
 1304 0ad6 C7F84C32 	 str r3,[r7,#588]
 429:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 430:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc3 >> 15);
 1305              	 .loc 1 430 0
 1306 0ada D7F83832 	 ldr r3,[r7,#568]
 1307 0ade DB13     	 asrs r3,r3,#15
 1308 0ae0 9AB2     	 uxth r2,r3
 1309 0ae2 D7F84C32 	 ldr r3,[r7,#588]
 1310 0ae6 1A80     	 strh r2,[r3]
 431:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1311              	 .loc 1 431 0
 1312 0ae8 D7F81432 	 ldr r3,[r7,#532]
 1313 0aec 5B00     	 lsls r3,r3,#1
 1314 0aee D7F84C22 	 ldr r2,[r7,#588]
 1315 0af2 1344     	 add r3,r3,r2
 1316 0af4 C7F84C32 	 str r3,[r7,#588]
 432:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 433:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 434:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       count += 4u;
 1317              	 .loc 1 434 0
 1318 0af8 D7F82432 	 ldr r3,[r7,#548]
 1319 0afc 0433     	 adds r3,r3,#4
 1320 0afe C7F82432 	 str r3,[r7,#548]
 435:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 436:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 437:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 1321              	 .loc 1 437 0
 1322 0b02 D7F82432 	 ldr r3,[r7,#548]
 1323 0b06 5B00     	 lsls r3,r3,#1
 1324 0b08 D7F85422 	 ldr r2,[r7,#596]
 1325 0b0c 1A44     	 add r2,r2,r3
 1326 0b0e 07F11803 	 add r3,r7,#24
 1327 0b12 1A60     	 str r2,[r3]
 438:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1328              	 .loc 1 438 0
 1329 0b14 07F11403 	 add r3,r7,#20
 1330 0b18 D7F85022 	 ldr r2,[r7,#592]
 1331 0b1c 1A60     	 str r2,[r3]
 439:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 440:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 441:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 442:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 1332              	 .loc 1 442 0
 1333 0b1e D7F82032 	 ldr r3,[r7,#544]
 1334 0b22 013B     	 subs r3,r3,#1
 1335 0b24 C7F82032 	 str r3,[r7,#544]
 1336              	.L14:
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1337              	 .loc 1 263 0
 1338 0b28 D7F82032 	 ldr r3,[r7,#544]
 1339 0b2c 002B     	 cmp r3,#0
 1340 0b2e 7FF4D8AB 	 bne .L43
 443:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 444:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 445:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 446:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 447:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 % 0x4u;
 1341              	 .loc 1 447 0
 1342 0b32 D7F80832 	 ldr r3,[r7,#520]
 1343 0b36 03F00303 	 and r3,r3,#3
 1344 0b3a C7F82032 	 str r3,[r7,#544]
 448:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 449:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0u)
 1345              	 .loc 1 449 0
 1346 0b3e C5E0     	 b .L44
 1347              	.L49:
 450:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 451:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 452:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
 1348              	 .loc 1 452 0
 1349 0b40 0023     	 movs r3,#0
 1350 0b42 C7F84832 	 str r3,[r7,#584]
 453:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 454:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 455:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2u;
 1351              	 .loc 1 455 0
 1352 0b46 3B46     	 mov r3,r7
 1353 0b48 1B68     	 ldr r3,[r3]
 1354 0b4a 9B08     	 lsrs r3,r3,#2
 1355 0b4c C7F82832 	 str r3,[r7,#552]
 456:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 457:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 458:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 459:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0u)
 1356              	 .loc 1 459 0
 1357 0b50 68E0     	 b .L45
 1358              	.L46:
 460:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 461:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 462:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1359              	 .loc 1 462 0
 1360 0b52 07F11803 	 add r3,r7,#24
 1361 0b56 1B68     	 ldr r3,[r3]
 1362 0b58 991C     	 adds r1,r3,#2
 1363 0b5a 07F11802 	 add r2,r7,#24
 1364 0b5e 1160     	 str r1,[r2]
 1365 0b60 1B88     	 ldrh r3,[r3]
 1366 0b62 1AB2     	 sxth r2,r3
 1367 0b64 07F11403 	 add r3,r7,#20
 1368 0b68 1B68     	 ldr r3,[r3]
 1369 0b6a 981C     	 adds r0,r3,#2
 1370 0b6c 07F11401 	 add r1,r7,#20
 1371 0b70 0860     	 str r0,[r1]
 1372 0b72 1B88     	 ldrh r3,[r3]
 1373 0b74 1BB2     	 sxth r3,r3
 1374 0b76 03FB02F3 	 mul r3,r3,r2
 1375 0b7a D7F84822 	 ldr r2,[r7,#584]
 1376 0b7e 1344     	 add r3,r3,r2
 1377 0b80 C7F84832 	 str r3,[r7,#584]
 463:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1378              	 .loc 1 463 0
 1379 0b84 07F11803 	 add r3,r7,#24
 1380 0b88 1B68     	 ldr r3,[r3]
 1381 0b8a 991C     	 adds r1,r3,#2
 1382 0b8c 07F11802 	 add r2,r7,#24
 1383 0b90 1160     	 str r1,[r2]
 1384 0b92 1B88     	 ldrh r3,[r3]
 1385 0b94 1AB2     	 sxth r2,r3
 1386 0b96 07F11403 	 add r3,r7,#20
 1387 0b9a 1B68     	 ldr r3,[r3]
 1388 0b9c 981C     	 adds r0,r3,#2
 1389 0b9e 07F11401 	 add r1,r7,#20
 1390 0ba2 0860     	 str r0,[r1]
 1391 0ba4 1B88     	 ldrh r3,[r3]
 1392 0ba6 1BB2     	 sxth r3,r3
 1393 0ba8 03FB02F3 	 mul r3,r3,r2
 1394 0bac D7F84822 	 ldr r2,[r7,#584]
 1395 0bb0 1344     	 add r3,r3,r2
 1396 0bb2 C7F84832 	 str r3,[r7,#584]
 464:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1397              	 .loc 1 464 0
 1398 0bb6 07F11803 	 add r3,r7,#24
 1399 0bba 1B68     	 ldr r3,[r3]
 1400 0bbc 991C     	 adds r1,r3,#2
 1401 0bbe 07F11802 	 add r2,r7,#24
 1402 0bc2 1160     	 str r1,[r2]
 1403 0bc4 1B88     	 ldrh r3,[r3]
 1404 0bc6 1AB2     	 sxth r2,r3
 1405 0bc8 07F11403 	 add r3,r7,#20
 1406 0bcc 1B68     	 ldr r3,[r3]
 1407 0bce 981C     	 adds r0,r3,#2
 1408 0bd0 07F11401 	 add r1,r7,#20
 1409 0bd4 0860     	 str r0,[r1]
 1410 0bd6 1B88     	 ldrh r3,[r3]
 1411 0bd8 1BB2     	 sxth r3,r3
 1412 0bda 03FB02F3 	 mul r3,r3,r2
 1413 0bde D7F84822 	 ldr r2,[r7,#584]
 1414 0be2 1344     	 add r3,r3,r2
 1415 0be4 C7F84832 	 str r3,[r7,#584]
 465:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1416              	 .loc 1 465 0
 1417 0be8 07F11803 	 add r3,r7,#24
 1418 0bec 1B68     	 ldr r3,[r3]
 1419 0bee 991C     	 adds r1,r3,#2
 1420 0bf0 07F11802 	 add r2,r7,#24
 1421 0bf4 1160     	 str r1,[r2]
 1422 0bf6 1B88     	 ldrh r3,[r3]
 1423 0bf8 1AB2     	 sxth r2,r3
 1424 0bfa 07F11403 	 add r3,r7,#20
 1425 0bfe 1B68     	 ldr r3,[r3]
 1426 0c00 981C     	 adds r0,r3,#2
 1427 0c02 07F11401 	 add r1,r7,#20
 1428 0c06 0860     	 str r0,[r1]
 1429 0c08 1B88     	 ldrh r3,[r3]
 1430 0c0a 1BB2     	 sxth r3,r3
 1431 0c0c 03FB02F3 	 mul r3,r3,r2
 1432 0c10 D7F84822 	 ldr r2,[r7,#584]
 1433 0c14 1344     	 add r3,r3,r2
 1434 0c16 C7F84832 	 str r3,[r7,#584]
 466:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 467:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement the loop counter */
 468:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1435              	 .loc 1 468 0
 1436 0c1a D7F82832 	 ldr r3,[r7,#552]
 1437 0c1e 013B     	 subs r3,r3,#1
 1438 0c20 C7F82832 	 str r3,[r7,#552]
 1439              	.L45:
 459:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1440              	 .loc 1 459 0
 1441 0c24 D7F82832 	 ldr r3,[r7,#552]
 1442 0c28 002B     	 cmp r3,#0
 1443 0c2a 92D1     	 bne .L46
 469:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 470:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 471:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 472:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 473:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4u;
 1444              	 .loc 1 473 0
 1445 0c2c 3B46     	 mov r3,r7
 1446 0c2e 1B68     	 ldr r3,[r3]
 1447 0c30 03F00303 	 and r3,r3,#3
 1448 0c34 C7F82832 	 str r3,[r7,#552]
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0u)
 1449              	 .loc 1 475 0
 1450 0c38 1DE0     	 b .L47
 1451              	.L48:
 476:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 477:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 478:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1452              	 .loc 1 478 0
 1453 0c3a 07F11803 	 add r3,r7,#24
 1454 0c3e 1B68     	 ldr r3,[r3]
 1455 0c40 991C     	 adds r1,r3,#2
 1456 0c42 07F11802 	 add r2,r7,#24
 1457 0c46 1160     	 str r1,[r2]
 1458 0c48 1B88     	 ldrh r3,[r3]
 1459 0c4a 1AB2     	 sxth r2,r3
 1460 0c4c 07F11403 	 add r3,r7,#20
 1461 0c50 1B68     	 ldr r3,[r3]
 1462 0c52 981C     	 adds r0,r3,#2
 1463 0c54 07F11401 	 add r1,r7,#20
 1464 0c58 0860     	 str r0,[r1]
 1465 0c5a 1B88     	 ldrh r3,[r3]
 1466 0c5c 1BB2     	 sxth r3,r3
 1467 0c5e 03FB02F3 	 mul r3,r3,r2
 1468 0c62 D7F84822 	 ldr r2,[r7,#584]
 1469 0c66 1344     	 add r3,r3,r2
 1470 0c68 C7F84832 	 str r3,[r7,#584]
 479:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 480:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement the loop counter */
 481:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1471              	 .loc 1 481 0
 1472 0c6c D7F82832 	 ldr r3,[r7,#552]
 1473 0c70 013B     	 subs r3,r3,#1
 1474 0c72 C7F82832 	 str r3,[r7,#552]
 1475              	.L47:
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1476              	 .loc 1 475 0
 1477 0c76 D7F82832 	 ldr r3,[r7,#552]
 1478 0c7a 002B     	 cmp r3,#0
 1479 0c7c DDD1     	 bne .L48
 482:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 483:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 484:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 485:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
 1480              	 .loc 1 485 0
 1481 0c7e D7F84832 	 ldr r3,[r7,#584]
 1482 0c82 DB13     	 asrs r3,r3,#15
 1483 0c84 9AB2     	 uxth r2,r3
 1484 0c86 D7F84C32 	 ldr r3,[r7,#588]
 1485 0c8a 1A80     	 strh r2,[r3]
 486:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1486              	 .loc 1 487 0
 1487 0c8c D7F81432 	 ldr r3,[r7,#532]
 1488 0c90 5B00     	 lsls r3,r3,#1
 1489 0c92 D7F84C22 	 ldr r2,[r7,#588]
 1490 0c96 1344     	 add r3,r3,r2
 1491 0c98 C7F84C32 	 str r3,[r7,#588]
 488:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 489:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 490:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
 1492              	 .loc 1 490 0
 1493 0c9c D7F82432 	 ldr r3,[r7,#548]
 1494 0ca0 0133     	 adds r3,r3,#1
 1495 0ca2 C7F82432 	 str r3,[r7,#548]
 491:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 492:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 493:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 1496              	 .loc 1 493 0
 1497 0ca6 D7F82432 	 ldr r3,[r7,#548]
 1498 0caa 5B00     	 lsls r3,r3,#1
 1499 0cac D7F85422 	 ldr r2,[r7,#596]
 1500 0cb0 1A44     	 add r2,r2,r3
 1501 0cb2 07F11803 	 add r3,r7,#24
 1502 0cb6 1A60     	 str r2,[r3]
 494:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1503              	 .loc 1 494 0
 1504 0cb8 07F11403 	 add r3,r7,#20
 1505 0cbc D7F85022 	 ldr r2,[r7,#592]
 1506 0cc0 1A60     	 str r2,[r3]
 495:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 496:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 497:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 1507              	 .loc 1 497 0
 1508 0cc2 D7F82032 	 ldr r3,[r7,#544]
 1509 0cc6 013B     	 subs r3,r3,#1
 1510 0cc8 C7F82032 	 str r3,[r7,#544]
 1511              	.L44:
 449:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1512              	 .loc 1 449 0
 1513 0ccc D7F82032 	 ldr r3,[r7,#544]
 1514 0cd0 002B     	 cmp r3,#0
 1515 0cd2 7FF435AF 	 bne .L49
 1516 0cd6 59E0     	 b .L50
 1517              	.L13:
 498:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 499:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 500:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 501:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 502:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the srcBLen is not a multiple of 4,
 503:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 504:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2;
 1518              	 .loc 1 504 0
 1519 0cd8 D7F80832 	 ldr r3,[r7,#520]
 1520 0cdc C7F82032 	 str r3,[r7,#544]
 505:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0u)
 1521              	 .loc 1 506 0
 1522 0ce0 50E0     	 b .L51
 1523              	.L54:
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 508:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 509:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
 1524              	 .loc 1 509 0
 1525 0ce2 0023     	 movs r3,#0
 1526 0ce4 C7F84832 	 str r3,[r7,#584]
 510:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Loop over srcBLen */
 512:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen;
 1527              	 .loc 1 512 0
 1528 0ce8 3B46     	 mov r3,r7
 1529 0cea 1B68     	 ldr r3,[r3]
 1530 0cec C7F82832 	 str r3,[r7,#552]
 513:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0u)
 1531              	 .loc 1 514 0
 1532 0cf0 1DE0     	 b .L52
 1533              	.L53:
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 516:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulate */
 517:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1534              	 .loc 1 517 0
 1535 0cf2 07F11803 	 add r3,r7,#24
 1536 0cf6 1B68     	 ldr r3,[r3]
 1537 0cf8 991C     	 adds r1,r3,#2
 1538 0cfa 07F11802 	 add r2,r7,#24
 1539 0cfe 1160     	 str r1,[r2]
 1540 0d00 1B88     	 ldrh r3,[r3]
 1541 0d02 1AB2     	 sxth r2,r3
 1542 0d04 07F11403 	 add r3,r7,#20
 1543 0d08 1B68     	 ldr r3,[r3]
 1544 0d0a 981C     	 adds r0,r3,#2
 1545 0d0c 07F11401 	 add r1,r7,#20
 1546 0d10 0860     	 str r0,[r1]
 1547 0d12 1B88     	 ldrh r3,[r3]
 1548 0d14 1BB2     	 sxth r3,r3
 1549 0d16 03FB02F3 	 mul r3,r3,r2
 1550 0d1a D7F84822 	 ldr r2,[r7,#584]
 1551 0d1e 1344     	 add r3,r3,r2
 1552 0d20 C7F84832 	 str r3,[r7,#584]
 518:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 519:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement the loop counter */
 520:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1553              	 .loc 1 520 0
 1554 0d24 D7F82832 	 ldr r3,[r7,#552]
 1555 0d28 013B     	 subs r3,r3,#1
 1556 0d2a C7F82832 	 str r3,[r7,#552]
 1557              	.L52:
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1558              	 .loc 1 514 0
 1559 0d2e D7F82832 	 ldr r3,[r7,#552]
 1560 0d32 002B     	 cmp r3,#0
 1561 0d34 DDD1     	 bne .L53
 521:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 522:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 523:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
 1562              	 .loc 1 524 0
 1563 0d36 D7F84832 	 ldr r3,[r7,#584]
 1564 0d3a DB13     	 asrs r3,r3,#15
 1565 0d3c 9AB2     	 uxth r2,r3
 1566 0d3e D7F84C32 	 ldr r3,[r7,#588]
 1567 0d42 1A80     	 strh r2,[r3]
 525:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 526:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 1568              	 .loc 1 526 0
 1569 0d44 D7F81432 	 ldr r3,[r7,#532]
 1570 0d48 5B00     	 lsls r3,r3,#1
 1571 0d4a D7F84C22 	 ldr r2,[r7,#588]
 1572 0d4e 1344     	 add r3,r3,r2
 1573 0d50 C7F84C32 	 str r3,[r7,#588]
 527:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 528:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the MAC count */
 529:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
 1574              	 .loc 1 529 0
 1575 0d54 D7F82432 	 ldr r3,[r7,#548]
 1576 0d58 0133     	 adds r3,r3,#1
 1577 0d5a C7F82432 	 str r3,[r7,#548]
 530:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 531:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 532:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 1578              	 .loc 1 532 0
 1579 0d5e D7F82432 	 ldr r3,[r7,#548]
 1580 0d62 5B00     	 lsls r3,r3,#1
 1581 0d64 D7F85422 	 ldr r2,[r7,#596]
 1582 0d68 1A44     	 add r2,r2,r3
 1583 0d6a 07F11803 	 add r3,r7,#24
 1584 0d6e 1A60     	 str r2,[r3]
 533:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1585              	 .loc 1 533 0
 1586 0d70 07F11403 	 add r3,r7,#20
 1587 0d74 D7F85022 	 ldr r2,[r7,#592]
 1588 0d78 1A60     	 str r2,[r3]
 534:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 535:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 536:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 1589              	 .loc 1 536 0
 1590 0d7a D7F82032 	 ldr r3,[r7,#544]
 1591 0d7e 013B     	 subs r3,r3,#1
 1592 0d80 C7F82032 	 str r3,[r7,#544]
 1593              	.L51:
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1594              	 .loc 1 506 0
 1595 0d84 D7F82032 	 ldr r3,[r7,#544]
 1596 0d88 002B     	 cmp r3,#0
 1597 0d8a AAD1     	 bne .L54
 1598              	.L50:
 537:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 538:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 539:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 541:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage3
 542:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 543:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 544:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 545:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 546:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 547:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 548:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-1] * y[0]
 549:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 550:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 551:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 552:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 553:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   count = srcBLen - 1u;
 1599              	 .loc 1 553 0
 1600 0d8c 3B46     	 mov r3,r7
 1601 0d8e 1B68     	 ldr r3,[r3]
 1602 0d90 013B     	 subs r3,r3,#1
 1603 0d92 C7F82432 	 str r3,[r7,#548]
 554:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 555:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 556:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1u);
 1604              	 .loc 1 556 0
 1605 0d96 07F10802 	 add r2,r7,#8
 1606 0d9a 3B46     	 mov r3,r7
 1607 0d9c 1268     	 ldr r2,[r2]
 1608 0d9e 1B68     	 ldr r3,[r3]
 1609 0da0 D31A     	 subs r3,r2,r3
 1610 0da2 0133     	 adds r3,r3,#1
 1611 0da4 5B00     	 lsls r3,r3,#1
 1612 0da6 D7F85422 	 ldr r2,[r7,#596]
 1613 0daa 1344     	 add r3,r3,r2
 1614 0dac C7F83432 	 str r3,[r7,#564]
 557:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 1615              	 .loc 1 557 0
 1616 0db0 07F11803 	 add r3,r7,#24
 1617 0db4 D7F83422 	 ldr r2,[r7,#564]
 1618 0db8 1A60     	 str r2,[r3]
 558:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 559:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 560:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 1619              	 .loc 1 560 0
 1620 0dba 07F11403 	 add r3,r7,#20
 1621 0dbe D7F85022 	 ldr r2,[r7,#592]
 1622 0dc2 1A60     	 str r2,[r3]
 561:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 562:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* -------------------
 563:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage3 process
 564:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------*/
 565:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 566:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize3 > 0u)
 1623              	 .loc 1 566 0
 1624 0dc4 D1E0     	 b .L55
 1625              	.L63:
 567:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 568:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 569:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 1626              	 .loc 1 569 0
 1627 0dc6 0023     	 movs r3,#0
 1628 0dc8 C7F84832 	 str r3,[r7,#584]
 570:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 571:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 572:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2u;
 1629              	 .loc 1 572 0
 1630 0dcc D7F82432 	 ldr r3,[r7,#548]
 1631 0dd0 9B08     	 lsrs r3,r3,#2
 1632 0dd2 C7F82832 	 str r3,[r7,#552]
 573:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 574:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 575:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 576:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
 1633              	 .loc 1 576 0
 1634 0dd6 5CE0     	 b .L56
 1635              	.L59:
 577:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 578:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 579:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
 580:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 1636              	 .loc 1 580 0
 1637 0dd8 07F11802 	 add r2,r7,#24
 1638 0ddc 1368     	 ldr r3,[r2]
 1639 0dde 191D     	 adds r1,r3,#4
 1640 0de0 1160     	 str r1,[r2]
 1641 0de2 1B68     	 ldr r3,[r3]
 1642 0de4 1846     	 mov r0,r3
 1643 0de6 07F11402 	 add r2,r7,#20
 1644 0dea 1368     	 ldr r3,[r2]
 1645 0dec 191D     	 adds r1,r3,#4
 1646 0dee 1160     	 str r1,[r2]
 1647 0df0 1B68     	 ldr r3,[r3]
 1648 0df2 1946     	 mov r1,r3
 1649 0df4 D7F84822 	 ldr r2,[r7,#584]
 1650 0df8 07F14803 	 add r3,r7,#72
 1651 0dfc 1860     	 str r0,[r3]
 1652 0dfe 07F14403 	 add r3,r7,#68
 1653 0e02 1960     	 str r1,[r3]
 1654 0e04 07F14003 	 add r3,r7,#64
 1655 0e08 1A60     	 str r2,[r3]
 1656              	.LBB116:
 1657              	.LBB117:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1658              	 .loc 2 1724 0
 1659 0e0a 07F14803 	 add r3,r7,#72
 1660 0e0e 1B68     	 ldr r3,[r3]
 1661 0e10 07F14402 	 add r2,r7,#68
 1662 0e14 1268     	 ldr r2,[r2]
 1663 0e16 07F14001 	 add r1,r7,#64
 1664 0e1a 0968     	 ldr r1,[r1]
 1665              	
 1666 0e1c 23FB0212 	 smlad r2,r3,r2,r1
 1667              	
 1668              	 .thumb
 1669 0e20 07F13C03 	 add r3,r7,#60
 1670 0e24 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1671              	 .loc 2 1725 0
 1672 0e26 07F13C03 	 add r3,r7,#60
 1673 0e2a 1B68     	 ldr r3,[r3]
 1674              	.LBE117:
 1675              	.LBE116:
 1676              	 .loc 1 580 0
 1677 0e2c C7F84832 	 str r3,[r7,#584]
 581:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 582:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*__SIMD32(px)++, *__SIMD32(py)++, sum);
 1678              	 .loc 1 582 0
 1679 0e30 07F11802 	 add r2,r7,#24
 1680 0e34 1368     	 ldr r3,[r2]
 1681 0e36 191D     	 adds r1,r3,#4
 1682 0e38 1160     	 str r1,[r2]
 1683 0e3a 1B68     	 ldr r3,[r3]
 1684 0e3c 1846     	 mov r0,r3
 1685 0e3e 07F11402 	 add r2,r7,#20
 1686 0e42 1368     	 ldr r3,[r2]
 1687 0e44 191D     	 adds r1,r3,#4
 1688 0e46 1160     	 str r1,[r2]
 1689 0e48 1B68     	 ldr r3,[r3]
 1690 0e4a 1946     	 mov r1,r3
 1691 0e4c D7F84822 	 ldr r2,[r7,#584]
 1692 0e50 07F13803 	 add r3,r7,#56
 1693 0e54 1860     	 str r0,[r3]
 1694 0e56 07F13403 	 add r3,r7,#52
 1695 0e5a 1960     	 str r1,[r3]
 1696 0e5c 07F13003 	 add r3,r7,#48
 1697 0e60 1A60     	 str r2,[r3]
 1698              	.LBB118:
 1699              	.LBB119:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1700              	 .loc 2 1724 0
 1701 0e62 07F13803 	 add r3,r7,#56
 1702 0e66 1B68     	 ldr r3,[r3]
 1703 0e68 07F13402 	 add r2,r7,#52
 1704 0e6c 1268     	 ldr r2,[r2]
 1705 0e6e 07F13001 	 add r1,r7,#48
 1706 0e72 0968     	 ldr r1,[r1]
 1707              	
 1708 0e74 23FB0212 	 smlad r2,r3,r2,r1
 1709              	
 1710              	 .thumb
 1711 0e78 07F12C03 	 add r3,r7,#44
 1712 0e7c 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1713              	 .loc 2 1725 0
 1714 0e7e 07F12C03 	 add r3,r7,#44
 1715 0e82 1B68     	 ldr r3,[r3]
 1716              	.LBE119:
 1717              	.LBE118:
 1718              	 .loc 1 582 0
 1719 0e84 C7F84832 	 str r3,[r7,#584]
 583:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 584:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 585:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 1720              	 .loc 1 585 0
 1721 0e88 D7F82832 	 ldr r3,[r7,#552]
 1722 0e8c 013B     	 subs r3,r3,#1
 1723 0e8e C7F82832 	 str r3,[r7,#552]
 1724              	.L56:
 576:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1725              	 .loc 1 576 0
 1726 0e92 D7F82832 	 ldr r3,[r7,#552]
 1727 0e96 002B     	 cmp r3,#0
 1728 0e98 9ED1     	 bne .L59
 586:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 587:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 588:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 589:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 590:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4u;
 1729              	 .loc 1 590 0
 1730 0e9a D7F82432 	 ldr r3,[r7,#548]
 1731 0e9e 03F00303 	 and r3,r3,#3
 1732 0ea2 C7F82832 	 str r3,[r7,#552]
 591:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 592:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
 1733              	 .loc 1 592 0
 1734 0ea6 34E0     	 b .L60
 1735              	.L62:
 593:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 594:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 595:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*px++, *py++, sum);
 1736              	 .loc 1 595 0
 1737 0ea8 07F11803 	 add r3,r7,#24
 1738 0eac 1B68     	 ldr r3,[r3]
 1739 0eae 991C     	 adds r1,r3,#2
 1740 0eb0 07F11802 	 add r2,r7,#24
 1741 0eb4 1160     	 str r1,[r2]
 1742 0eb6 1B88     	 ldrh r3,[r3]
 1743 0eb8 18B2     	 sxth r0,r3
 1744 0eba 07F11403 	 add r3,r7,#20
 1745 0ebe 1B68     	 ldr r3,[r3]
 1746 0ec0 991C     	 adds r1,r3,#2
 1747 0ec2 07F11402 	 add r2,r7,#20
 1748 0ec6 1160     	 str r1,[r2]
 1749 0ec8 1B88     	 ldrh r3,[r3]
 1750 0eca 19B2     	 sxth r1,r3
 1751 0ecc D7F84822 	 ldr r2,[r7,#584]
 1752 0ed0 07F12803 	 add r3,r7,#40
 1753 0ed4 1860     	 str r0,[r3]
 1754 0ed6 07F12403 	 add r3,r7,#36
 1755 0eda 1960     	 str r1,[r3]
 1756 0edc 07F12003 	 add r3,r7,#32
 1757 0ee0 1A60     	 str r2,[r3]
 1758              	.LBB120:
 1759              	.LBB121:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1760              	 .loc 2 1724 0
 1761 0ee2 07F12803 	 add r3,r7,#40
 1762 0ee6 1B68     	 ldr r3,[r3]
 1763 0ee8 07F12402 	 add r2,r7,#36
 1764 0eec 1268     	 ldr r2,[r2]
 1765 0eee 07F12001 	 add r1,r7,#32
 1766 0ef2 0968     	 ldr r1,[r1]
 1767              	
 1768 0ef4 23FB0212 	 smlad r2,r3,r2,r1
 1769              	
 1770              	 .thumb
 1771 0ef8 07F11C03 	 add r3,r7,#28
 1772 0efc 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1773              	 .loc 2 1725 0
 1774 0efe 07F11C03 	 add r3,r7,#28
 1775 0f02 1B68     	 ldr r3,[r3]
 1776              	.LBE121:
 1777              	.LBE120:
 1778              	 .loc 1 595 0
 1779 0f04 C7F84832 	 str r3,[r7,#584]
 596:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 597:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 598:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 1780              	 .loc 1 598 0
 1781 0f08 D7F82832 	 ldr r3,[r7,#552]
 1782 0f0c 013B     	 subs r3,r3,#1
 1783 0f0e C7F82832 	 str r3,[r7,#552]
 1784              	.L60:
 592:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1785              	 .loc 1 592 0
 1786 0f12 D7F82832 	 ldr r3,[r7,#552]
 1787 0f16 002B     	 cmp r3,#0
 1788 0f18 C6D1     	 bne .L62
 599:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 600:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 601:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 602:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 1789              	 .loc 1 602 0
 1790 0f1a D7F84832 	 ldr r3,[r7,#584]
 1791 0f1e DB13     	 asrs r3,r3,#15
 1792 0f20 9AB2     	 uxth r2,r3
 1793 0f22 D7F84C32 	 ldr r3,[r7,#588]
 1794 0f26 1A80     	 strh r2,[r3]
 603:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 604:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 1795              	 .loc 1 604 0
 1796 0f28 D7F81432 	 ldr r3,[r7,#532]
 1797 0f2c 5B00     	 lsls r3,r3,#1
 1798 0f2e D7F84C22 	 ldr r2,[r7,#588]
 1799 0f32 1344     	 add r3,r3,r2
 1800 0f34 C7F84C32 	 str r3,[r7,#588]
 605:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 606:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 607:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     px = ++pSrc1;
 1801              	 .loc 1 607 0
 1802 0f38 D7F83432 	 ldr r3,[r7,#564]
 1803 0f3c 0233     	 adds r3,r3,#2
 1804 0f3e C7F83432 	 str r3,[r7,#564]
 1805 0f42 07F11803 	 add r3,r7,#24
 1806 0f46 D7F83422 	 ldr r2,[r7,#564]
 1807 0f4a 1A60     	 str r2,[r3]
 608:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pIn2;
 1808              	 .loc 1 608 0
 1809 0f4c 07F11403 	 add r3,r7,#20
 1810 0f50 D7F85022 	 ldr r2,[r7,#592]
 1811 0f54 1A60     	 str r2,[r3]
 609:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 610:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the MAC count */
 611:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     count--;
 1812              	 .loc 1 611 0
 1813 0f56 D7F82432 	 ldr r3,[r7,#548]
 1814 0f5a 013B     	 subs r3,r3,#1
 1815 0f5c C7F82432 	 str r3,[r7,#548]
 612:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 613:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the loop counter */
 614:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize3--;
 1816              	 .loc 1 614 0
 1817 0f60 D7F81832 	 ldr r3,[r7,#536]
 1818 0f64 013B     	 subs r3,r3,#1
 1819 0f66 C7F81832 	 str r3,[r7,#536]
 1820              	.L55:
 566:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1821              	 .loc 1 566 0
 1822 0f6a D7F81832 	 ldr r3,[r7,#536]
 1823 0f6e 002B     	 cmp r3,#0
 1824 0f70 7FF429AF 	 bne .L63
 615:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 616:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 617:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 618:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 619:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pIn1;                                   /* inputA pointer               */
 620:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pIn2;                                   /* inputB pointer               */
 621:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pOut = pDst;                            /* output pointer               */
 622:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators                  */
 623:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
 624:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
 625:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t *pSrc1;                                  /* Intermediate pointers        */
 626:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q31_t x0, x1, x2, x3, c0;                      /* temporary variables for holding input and coeff
 627:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   uint32_t j, k = 0u, count, blkCnt, outBlockSize, blockSize1, blockSize2, blockSize3;  /* loop cou
 628:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   int32_t inc = 1;                               /* Destination address modifier */
 629:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   q15_t a, b;
 630:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 631:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 632:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
 633:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* srcB is always made to slide across srcA. */
 634:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
 635:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
 636:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
 637:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
 638:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
 639:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But to improve the performance,
 640:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
 641:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen,
 642:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
 643:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen < srcBLen,
 644:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
 645:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcALen >= srcBLen)
 646:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 647:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 648:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = (pSrcA);
 649:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 650:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 651:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = (pSrcB);
 652:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 653:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Number of output samples is calculated */
 654:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     outBlockSize = (2u * srcALen) - 1u;
 655:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 656:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 657:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * to make their lengths equal.
 658:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 659:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * number of output samples are made zero */
 660:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1u));
 661:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 662:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Updating the pointer position to non zero value */
 663:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += j;
 664:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 665:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 666:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 667:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 668:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 669:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = (pSrcB);
 670:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 671:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 672:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = (pSrcA);
 673:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 674:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 675:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     j = srcBLen;
 676:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     srcBLen = srcALen;
 677:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     srcALen = j;
 678:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 679:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 680:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 681:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2u);
 682:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 683:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination address modifier is set to -1 */
 684:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     inc = -1;
 685:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 686:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 687:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 688:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The function is internally
 689:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * divided into three parts according to the number of multiplications that has to be
 690:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * taken place between inputA samples and inputB samples. In the first part of the
 691:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 692:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the second part of the algorithm, srcBLen number of multiplications are done.
 693:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the third part of the algorithm, the multiplications decrease by one
 694:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * for every iteration.*/
 695:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm is implemented in three stages.
 696:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * The loop counters of each stage is initiated here. */
 697:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize1 = srcBLen - 1u;
 698:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize2 = srcALen - (srcBLen - 1u);
 699:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize3 = blockSize1;
 700:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 701:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 702:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage1
 703:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 704:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 705:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 706:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 707:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 708:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 709:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 710:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 711:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 712:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 713:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 1u;
 714:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 715:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 716:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 717:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 718:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 719:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1u);
 720:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 721:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 722:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* ------------------------
 723:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage1 process
 724:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ----------------------*/
 725:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 726:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The first loop starts here */
 727:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize1 > 0u)
 728:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 729:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 730:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 731:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 732:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 733:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2;
 734:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 735:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 736:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 737:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
 738:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 739:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 740:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 741:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 742:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 743:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 744:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 745:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 746:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 747:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 748:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 749:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 750:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 751:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4u;
 752:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 753:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
 754:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 755:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 756:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 1] */
 757:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 758:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 759:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 760:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 761:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 762:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 763:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 764:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 765:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 766:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 767:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 768:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 769:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pSrc1 - count;
 770:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 771:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 772:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Increment the MAC count */
 773:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     count++;
 774:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 775:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the loop counter */
 776:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize1--;
 777:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 778:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 779:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 780:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage2
 781:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------------*/
 782:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 783:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 784:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 785:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 786:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 787:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 788:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 789:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 790:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 791:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 792:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 793:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 794:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 795:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* count is index by which the pointer pIn1 to be incremented */
 796:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 0u;
 797:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 798:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* -------------------
 799:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage2 process
 800:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------*/
 801:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 802:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 803:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * So, to loop unroll over blockSize2,
 804:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * srcBLen should be greater than or equal to 4, to loop unroll the srcBLen loop */
 805:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcBLen >= 4u)
 806:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 807:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 808:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 >> 2u;
 809:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 810:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0u)
 811:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 812:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Set all accumulators to zero */
 813:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc0 = 0;
 814:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc1 = 0;
 815:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc2 = 0;
 816:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       acc3 = 0;
 817:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 818:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[0], x[1], x[2] samples */
 819:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  a = *px;
 820:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  b = *(px + 1);
 821:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 822:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 823:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 824:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  x0 = __PKHBT(a, b, 16);
 825:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  a = *(px + 2);
 826:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  x1 = __PKHBT(b, a, 16);
 827:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 828:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 829:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 830:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  x0 = __PKHBT(b, a, 16);
 831:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  a = *(px + 2);
 832:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  x1 = __PKHBT(a, b, 16);
 833:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 834:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
 835:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 836:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  px += 2u;
 837:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 838:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 839:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2u;
 840:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 841:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 842:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 843:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       do
 844:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 845:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read the first two inputB samples using SIMD:
 846:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****          * y[0] and y[1] */
 847:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  a = *py;
 848:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  b = *(py + 1);
 849:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 850:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 851:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 852:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(a, b, 16);
 853:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 854:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 855:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 856:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(b, a, 16);
 857:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 858:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
 859:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 860:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 861:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 862:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 863:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 864:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 865:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 866:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[2], x[3], x[4] */
 867:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *px;
 868:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	b = *(px + 1);
 869:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 870:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 871:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 872:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x2 = __PKHBT(a, b, 16);
 873:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
 874:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x3 = __PKHBT(b, a, 16);
 875:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 876:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 877:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 878:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x2 = __PKHBT(b, a, 16);
 879:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
 880:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x3 = __PKHBT(a, b, 16);
 881:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 882:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
 883:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 884:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 885:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x2, c0, acc2);
 886:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 887:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 888:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x3, c0, acc3);
 889:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 890:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[2] and y[3] */
 891:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  a = *(py + 2);
 892:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  b = *(py + 3);
 893:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 894:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  py += 4u;
 895:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 896:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 897:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 898:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(a, b, 16);
 899:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 900:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 901:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 902:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(b, a, 16);
 903:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 904:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
 905:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 906:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 907:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x2, c0, acc0);
 908:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 909:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 910:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x3, c0, acc1);
 911:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 912:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[4], x[5], x[6] */
 913:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
 914:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	b = *(px + 3);
 915:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 916:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 917:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 918:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x0 = __PKHBT(a, b, 16);
 919:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 4);
 920:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x1 = __PKHBT(b, a, 16);
 921:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 922:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 923:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 924:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x0 = __PKHBT(b, a, 16);
 925:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 4);
 926:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x1 = __PKHBT(a, b, 16);
 927:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 928:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
 929:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 930:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 4u;
 931:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 932:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 933:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x0, c0, acc2);
 934:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 935:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 936:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x1, c0, acc3);
 937:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 938:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       } while (--k);
 939:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 940:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* For the next MAC operations, SIMD is not used
 941:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 942:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 943:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 944:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 945:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4u;
 946:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 947:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 1u)
 948:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 949:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4] */
 950:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *py;
 951:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 952:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 953:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16u;
 954:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 955:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 956:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 957:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 958:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 959:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 960:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 961:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7] */
 962:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		a = *px;
 963:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		b = *(px + 1);
 964:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 965:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px++;;
 966:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 967:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 968:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 969:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		x3 = __PKHBT(a, b, 16);
 970:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 971:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 972:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 973:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		x3 = __PKHBT(b, a, 16);
 974:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 975:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
 976:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 977:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px++;
 978:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 979:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 980:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 981:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 982:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 983:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 984:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 985:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 986:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 2u)
 987:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 988:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 989:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  a = *py;
 990:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  b = *(py + 1);
 991:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 992:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 993:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 994:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(a, b, 16);
 995:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 996:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 997:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
 998:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(b, a, 16);
 999:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1000:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1001:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1002:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8], x[9] */
1003:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *px;
1004:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	b = *(px + 1);
1005:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1006:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1007:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1008:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x3 = __PKHBT(a, b, 16);
1009:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
1010:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x2 = __PKHBT(b, a, 16);
1011:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1012:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
1013:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1014:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x3 = __PKHBT(b, a, 16);
1015:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
1016:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x2 = __PKHBT(a, b, 16);
1017:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1018:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1019:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1020:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 2u;
1021:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1022:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
1023:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
1024:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
1025:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
1026:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
1027:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
1028:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1029:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 3u)
1030:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
1031:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
1032:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  a = *py;
1033:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  b = *(py + 1);
1034:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1035:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1036:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1037:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(a, b, 16);
1038:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1039:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
1040:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1041:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		  c0 = __PKHBT(b, a, 16);
1042:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1043:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1044:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1045:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		py += 2u;
1046:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1047:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8], x[9] */
1048:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *px;
1049:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	b = *(px + 1);
1050:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1051:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1052:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1053:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x3 = __PKHBT(a, b, 16);
1054:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
1055:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x2 = __PKHBT(b, a, 16);
1056:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1057:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
1058:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1059:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x3 = __PKHBT(b, a, 16);
1060:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	a = *(px + 2);
1061:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 	  	x2 = __PKHBT(a, b, 16);
1062:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1063:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1064:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1065:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
1066:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
1067:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
1068:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
1069:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
1070:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1071:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = (*py);
1072:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[6] */
1073:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
1074:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1075:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16u;
1076:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
1077:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1078:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
1079:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
1080:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1081:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[10] */
1082:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		b = *(px + 3);
1083:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1084:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1085:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1086:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		x3 = __PKHBT(a, b, 16);
1087:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1088:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #else
1089:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1090:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		x3 = __PKHBT(b, a, 16);
1091:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1092:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1093:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1094:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 3u;
1095:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1096:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
1097:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLADX(x1, c0, acc0);
1098:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x2, c0, acc1);
1099:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
1100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
1101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
1102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
1104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc0 >> 15);
1105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
1106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
1107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc1 >> 15);
1109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
1110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc2 >> 15);
1112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
1113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc3 >> 15);
1115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
1116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
1118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       count += 4u;
1119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
1121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
1122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
1123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
1126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
1127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
1128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
1130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
1131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 % 0x4u;
1132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0u)
1134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
1135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
1136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
1137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
1139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2u;
1140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
1142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
1143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0u)
1144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
1145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
1146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement the loop counter */
1152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
1153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
1154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
1156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
1157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4u;
1158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0u)
1160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
1161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
1162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement the loop counter */
1165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
1166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
1167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
1169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
1170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
1171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
1172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
1174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
1175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
1177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
1178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
1179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
1181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
1182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
1183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
1184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   else
1185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
1186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the srcBLen is not a multiple of 4,
1187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
1188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2;
1189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0u)
1191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
1192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
1193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
1194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Loop over srcBLen */
1196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen;
1197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0u)
1199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       {
1200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulate */
1201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement the loop counter */
1204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
1205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       }
1206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
1208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
1209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
1210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
1211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the MAC count */
1213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
1214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
1216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
1217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
1218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
1220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
1221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
1222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
1223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
1225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage3
1226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
1227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
1229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
1230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
1231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
1232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-1] * y[0]
1233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    */
1234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
1236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
1237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   count = srcBLen - 1u;
1238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
1240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1u);
1241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
1242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
1244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
1245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   /* -------------------
1247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage3 process
1248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------*/
1249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize3 > 0u)
1251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   {
1252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
1253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
1254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
1256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2u;
1257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
1259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
1260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
1261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
1262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
1263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
1269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
1270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
1271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
1273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
1274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4u;
1275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0u)
1277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     {
1278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
1279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
1280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
1282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
1283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     }
1284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
1286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
1287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
1288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
1289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
1291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     px = ++pSrc1;
1292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pIn2;
1293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the MAC count */
1295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     count--;
1296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the loop counter */
1298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize3--;
1299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c ****   }
1300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /*   #ifndef UNALIGNED_SUPPORT_DISABLE */
1302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** 
1303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_fast_q15.c **** }
 1825              	 .loc 1 1303 0
 1826 0f74 07F51677 	 add r7,r7,#600
 1827              	.LCFI3:
 1828              	 .cfi_def_cfa_offset 8
 1829 0f78 BD46     	 mov sp,r7
 1830              	.LCFI4:
 1831              	 .cfi_def_cfa_register 13
 1832              	 
 1833 0f7a 90BC     	 pop {r4,r7}
 1834              	.LCFI5:
 1835              	 .cfi_restore 7
 1836              	 .cfi_restore 4
 1837              	 .cfi_def_cfa_offset 0
 1838 0f7c 7047     	 bx lr
 1839              	 .cfi_endproc
 1840              	.LFE135:
 1842 0f7e 00BF     	 .text
 1843              	.Letext0:
 1844              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1845              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1846              	 .file 5 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_correlate_fast_q15.c
    {standard input}:20     .text.arm_correlate_fast_q15:00000000 $t
    {standard input}:25     .text.arm_correlate_fast_q15:00000000 arm_correlate_fast_q15
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
