LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY part3_tb IS
END part3_tb;

ARCHITECTURE Behavior OF part3_tb IS

	COMPONENT Part3 IS
		PORT (
			SW : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			HEX0, HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6)
		);
	END COMPONENT;

	SIGNAL INPUT : STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL HEX0, HEX1 : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
	PROCESS
	BEGIN
		INPUT <= "0000";
		WAIT FOR 20 ns;
		INPUT <= "0001";
		WAIT FOR 20 ns;
		INPUT <= "0010";
		WAIT FOR 20 ns;
		INPUT <= "1001";
		WAIT FOR 20 ns;
		INPUT <= "1010";
		WAIT FOR 20 ns;
		INPUT <= "1011";
		WAIT FOR 20 ns;
		INPUT <= "1110";
		WAIT;
	END PROCESS;

	DUT : Part3
	PORT MAP(
		SW(3 DOWNTO 0) => INPUT, 
		HEX0 => HEX0, 
		HEX1 => HEX1
		);

END Behavior;
