#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun  9 18:15:35 2023
# Process ID: 17864
# Current directory: D:/vivado/project/FPGA/smips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7420 D:\vivado\project\FPGA\smips\smips.xpr
# Log file: D:/vivado/project/FPGA/smips/vivado.log
# Journal file: D:/vivado/project/FPGA/smips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/project/FPGA/smips/smips.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pen/Desktop/FPGA/smips' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 639.742 ; gain = 54.328
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: smips
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1165.898 ; gain = 204.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'smips' [D:/vivado/project/FPGA/smips/smips.srcs/sources_1/new/smips.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/vivado/project/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFU' [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/bcode.dat'; please make sure the file is added to project and has read permission, ignoring [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:34]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
WARNING: [Synth 8-3848] Net imem in module/entity IFU does not have driver. [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:33]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'IFU' (1#1) [D:/vivado/project/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/vivado/project/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/vivado/project/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:31]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (2#1) [D:/vivado/project/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-6157] synthesizing module 'select21' [D:/vivado/project/FPGA/select21/select21.srcs/sources_1/new/select21.v:23]
INFO: [Synth 8-226] default block is never used [D:/vivado/project/FPGA/select21/select21.srcs/sources_1/new/select21.v:31]
INFO: [Synth 8-6155] done synthesizing module 'select21' (3#1) [D:/vivado/project/FPGA/select21/select21.srcs/sources_1/new/select21.v:23]
INFO: [Synth 8-6157] synthesizing module 'select31' [D:/vivado/project/FPGA/select31/select31.srcs/sources_1/new/select31.v:22]
INFO: [Synth 8-6155] done synthesizing module 'select31' (4#1) [D:/vivado/project/FPGA/select31/select31.srcs/sources_1/new/select31.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/vivado/project/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/vivado/project/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'GRF' [D:/vivado/project/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GRF' (6#1) [D:/vivado/project/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (7#1) [D:/vivado/project/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:23]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [D:/vivado/project/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-226] default block is never used [D:/vivado/project/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v:250]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (8#1) [D:/vivado/project/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'smips' (9#1) [D:/vivado/project/FPGA/smips/smips.srcs/sources_1/new/smips.v:23]
WARNING: [Synth 8-3917] design smips has port flag driven by constant 1
WARNING: [Synth 8-3331] design CTRL has unconnected port zero
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port branch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.691 ; gain = 429.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1390.691 ; gain = 429.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1390.691 ; gain = 429.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1390.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1622.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1632.934 ; gain = 671.316
28 Infos, 105 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1632.934 ; gain = 945.484
