5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd named_block3.vcd -o named_block3.cdd -v named_block3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" named_block3.v 1 33 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 20 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 3 830004 1 0 0 0 1 33 2
1 b 3 830007 1 0 0 0 1 33 2
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" named_block3.v 0 18 1
2 3 6 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 4 6 10002 2 2c 23100a 3 0 32 34 aa aa aa aa aa aa aa aa
2 5 8 a000d 1 0 20004 0 0 1 36 0
2 6 7 70007 1 1 6 0 0 a
2 7 8 0 1 2d 2004a 5 6 1 34 1002
2 8 12 a000d 0 0 20010 0 0 1 36 1
2 9 12 0 0 2d 20022 8 6 1 34 2
2 10 16 0 0 30 20002 0 0 1 34 2
2 11 16 18001b 0 0 20010 0 0 1 36 2
2 12 16 140014 0 1 400 0 0 b
2 13 16 14001b 0 37 22 11 12
2 14 13 c0010 0 3d 120002 0 0 1 34 2 bar
2 15 9 c0010 1 3d 120002 0 0 1 34 2 foo
4 13 0 0
4 10 13 0
4 14 0 0
4 9 14 10
4 15 0 0
4 7 15 9
4 4 7 0
3 1 main.$u0.foo "main.$u0.foo" named_block3.v 9 11 1
2 16 10 110014 1 0 20004 0 0 1 36 0
2 17 10 d000d 0 1 400 0 0 b
2 18 10 d0014 1 37 11006 16 17
4 18 0 0
3 1 main.$u0.bar "main.$u0.bar" named_block3.v 13 15 1
2 19 14 110014 0 0 20010 0 0 1 36 1
2 20 14 d000d 0 1 400 0 0 b
2 21 14 d0014 0 37 11022 19 20
4 21 0 0
3 1 main.$u1 "main.$u1" named_block3.v 0 22 1
2 22 21 50008 1 0 20004 0 0 1 36 0
2 23 21 10001 0 1 400 0 0 a
2 24 21 10008 1 37 11006 22 23
4 24 0 0
3 1 main.$u2 "main.$u2" named_block3.v 0 31 1
