# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"pattern_gen_tb_func_impl.v" \
"../../../../../pattern_gen.srcs/sim_1/new/pattern_gen_tb.v" \

# Do not sort compile order
nosort
