// Seed: 1288088304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_9, id_10 = 1;
  wire id_11;
  supply0 id_12;
  assign id_10 = id_2;
  tri id_13 = 1 - id_13;
  reg id_14;
  assign id_2 = id_3 && (id_10);
  tri   id_15 = 1, id_16;
  uwire id_17;
  wire id_18, id_19;
  assign id_1 = 1 & id_17;
  wire   id_20;
  string id_21 = "";
  id_22 :
  assert property (@(negedge 1, posedge 1) id_12) begin : LABEL_0
    id_14 <= id_14;
    $display;
  end
  assign id_13 = id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = this >>> 1 - 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_9,
      id_14,
      id_9,
      id_9,
      id_7,
      id_4
  );
  assign modCall_1.id_22 = 0;
endmodule
