<stg><name>operator/.1.2</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset

]]></Node>
<StgValue><ssdm name="this_1_offset_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %this_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read

]]></Node>
<StgValue><ssdm name="this_p_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3 %res_num_load2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load2_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:4 %res_num_load_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_18_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5 %res_num_load_214_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_214_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6 %res_num_load5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load5_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7 %res_num_load_111_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_111_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8 %res_num_load_217_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_217_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:9 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="4">
<![CDATA[
:10 %zext_ln61 = zext i4 %this_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:11 %tmp_41 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %sub_ln61 = sub i6 %tmp_41, i6 %zext_ln61

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
:13 %zext_ln61_2 = zext i6 %sub_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="this_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15 %add_ln696 = add i6 %sub_ln61, i6 1

]]></Node>
<StgValue><ssdm name="add_ln696"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
:16 %zext_ln696 = zext i6 %add_ln696

]]></Node>
<StgValue><ssdm name="zext_ln696"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %this_1_addr_1 = getelementptr i32 %this_1, i64 0, i64 %zext_ln696

]]></Node>
<StgValue><ssdm name="this_1_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18 %add_ln696_1 = add i6 %sub_ln61, i6 2

]]></Node>
<StgValue><ssdm name="add_ln696_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
:19 %zext_ln696_1 = zext i6 %add_ln696_1

]]></Node>
<StgValue><ssdm name="zext_ln696_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %this_1_addr_2 = getelementptr i32 %this_1, i64 0, i64 %zext_ln696_1

]]></Node>
<StgValue><ssdm name="this_1_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %icmp_ln61 = icmp_eq  i32 %this_p_read_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln61 = br i1 %icmp_ln61, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
:0 %this_1_load = load i6 %this_1_addr

]]></Node>
<StgValue><ssdm name="this_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
:0 %this_1_load = load i6 %this_1_addr

]]></Node>
<StgValue><ssdm name="this_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61 = bitcast i32 %this_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln61 = trunc i32 %bitcast_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_3 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_4 = icmp_eq  i23 %trunc_ln61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_34 = fcmp_oeq  i32 %this_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61 = or i1 %icmp_ln61_4, i1 %icmp_ln61_3

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_34 = fcmp_oeq  i32 %this_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61 = and i1 %or_ln61, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
.critedge:0 %this_1_load_1 = load i6 %this_1_addr

]]></Node>
<StgValue><ssdm name="this_1_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
.critedge:0 %this_1_load_1 = load i6 %this_1_addr

]]></Node>
<StgValue><ssdm name="this_1_load_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
.critedge:1 %this_1_load_2 = load i6 %this_1_addr_1

]]></Node>
<StgValue><ssdm name="this_1_load_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
.critedge:2 %this_1_load_3 = load i6 %this_1_addr_2

]]></Node>
<StgValue><ssdm name="this_1_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
.critedge:1 %this_1_load_2 = load i6 %this_1_addr_1

]]></Node>
<StgValue><ssdm name="this_1_load_2"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
.critedge:2 %this_1_load_3 = load i6 %this_1_addr_2

]]></Node>
<StgValue><ssdm name="this_1_load_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="82" st_id="12" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %tmp = fdiv i32 %this_1_load_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:12 %tmp_38 = fcmp_oeq  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
.critedge:6 %bitcast_ln77 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:7 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
.critedge:8 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:9 %icmp_ln77 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.critedge:10 %icmp_ln77_2 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_2"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:11 %or_ln77 = or i1 %icmp_ln77_2, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:12 %tmp_38 = fcmp_oeq  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:13 %and_ln77 = and i1 %or_ln77, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:14 %br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_50, i32 %tmp_51, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_50, i32 %tmp_51, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:0 %xor_ln92 = xor i2 %empty, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_51, i32 %tmp_50, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_217_loc, i32 %res_num_load_111_loc, i32 %res_num_load5_loc

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="108" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_51, i32 %tmp_50, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_217_loc, i32 %res_num_load_111_loc, i32 %res_num_load5_loc

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:2 %res_num_load = load i32 %res_num_load_217_loc

]]></Node>
<StgValue><ssdm name="res_num_load"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:3 %res_num_load_3 = load i32 %res_num_load_111_loc

]]></Node>
<StgValue><ssdm name="res_num_load_3"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:4 %res_num_load_4 = load i32 %res_num_load5_loc

]]></Node>
<StgValue><ssdm name="res_num_load_4"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:5 %sub_ln92 = sub i2 2, i2 %empty

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:7 %xor_ln100 = xor i2 %sub_ln92, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i:8 %sext_ln100 = sext i2 %xor_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i:9 %tmp_52 = add i32 %sext_ln100, i32 %this_p_read_1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:10 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i:11 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %res_num_load_215 = phi i32 %tmp_51, void %.preheader.preheader, i32 %res_num_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="res_num_load_215"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %res_num_load_19 = phi i32 %tmp_50, void %.preheader.preheader, i32 %res_num_load_3, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="res_num_load_19"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %res_num_load3 = phi i32 %tmp, void %.preheader.preheader, i32 %res_num_load_4, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="res_num_load3"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:4 %base_0_lcssa_i1517 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i1517"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i1517

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:6 %icmp_ln104_2 = icmp_ne  i2 %base_0_lcssa_i1517, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_2"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i:8 %select_ln104 = select i1 %icmp_ln104_2, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_215, i32 %res_num_load_19, i32 %res_num_load3, i2 %base_0_lcssa_i1517, i3 %select_ln104, i32 %res_num_load_214_loc, i32 %res_num_load_18_loc, i32 %res_num_load2_loc

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_215, i32 %res_num_load_19, i32 %res_num_load3, i2 %base_0_lcssa_i1517, i3 %select_ln104, i32 %res_num_load_214_loc, i32 %res_num_load_18_loc, i32 %res_num_load2_loc

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %empty_36 = phi i32 0, void %.preheader.preheader, i32 %tmp_52, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:10 %res_num_load_5 = load i32 %res_num_load_214_loc

]]></Node>
<StgValue><ssdm name="res_num_load_5"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:11 %res_num_load_6 = load i32 %res_num_load_18_loc

]]></Node>
<StgValue><ssdm name="res_num_load_6"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:12 %res_num_load_7 = load i32 %res_num_load2_loc

]]></Node>
<StgValue><ssdm name="res_num_load_7"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:13 %br_ln0 = br void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:0 %agg_result_1_0_0 = phi i32 %res_num_load_7, void %.lr.ph.i, i32 0, void, i32 %tmp, void %.critedge, i32 %res_num_load_4, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_0_0"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:1 %agg_result_1_1_0 = phi i32 %res_num_load_6, void %.lr.ph.i, i32 0, void, i32 %tmp_50, void %.critedge, i32 %res_num_load_3, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_1_0"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:2 %agg_result_1_2_0 = phi i32 %res_num_load_5, void %.lr.ph.i, i32 0, void, i32 %tmp_51, void %.critedge, i32 %res_num_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_2_0"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:3 %agg_result_01_0 = phi i32 %empty_36, void %.lr.ph.i, i32 0, void, i32 %this_p_read_1, void %.critedge, i32 %tmp_52, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_01_0"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:4 %mrv = insertvalue i128 <undef>, i32 %agg_result_01_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="128">
<![CDATA[
_ZNK3BaneqEf.exit:8 %ret_ln707 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln707"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
