[[back to Contents]](https://github.com/Amulek1416/verilog-help-sheet/blob/main/README.md)
# Operators
The following is a list of different operations that can be done in most HDL languages:

| **Operator**  | **Symbol** | **Description** |
|:-------------:|:----------:|-----------------|
| Logical AND   | &&         | <TBD> |
| Logical OR    | \|\|       | <TBD> |
| Logical NOT   | !          | <TBD> |
| Bitwise AND   | &          | <TBD> |
| Bitwise OR    | \|         | <TBD> |
| Bitwise NOT   | ~          | <TBD> | 
| Bitwise XOR   | ^          | <TBD> | 
| Ternary       | ? :        | <TBD> | 

[[back to Contents]](https://github.com/Amulek1416/verilog-help-sheet/blob/main/README.md)
