`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:			Universidad autonoma de Guadalajara. 
// Engineer:		Electronica Biomedica.  
// 
// Create Date:    19:44:35 18/03/2021
// Design Name: 
// Module Name:    counter 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module counter(
input iClkC,
input iResetC,
input iClkEC,
input [7:0] ivData,
input [7:0] ivSwitches,
output [7:0] ovCuenta
    );

reg [7:0] rvCuenta_Q= 0;
reg [7:0] rvCuenta_D= 0;

assign ovCuenta= rvCuenta_Q;

always @ (posedge iClkC)
begin
	if (iResetC)
	begin
		rvCuenta_Q<=0;
	end
	else
	begin
		if (iClkEC)
		begin
			rvCuenta_Q<=rvCuenta_D;
		end
		else
		begin
			rvCuenta_Q<=rvCuenta_Q;
		end
	end
end

always @*
begin
	if (ivData == ivSwitches)
		begin
			rvCuenta_D= rvCuenta_Q + 1'd1;
		end
	else 
		begin
			rvCuenta_D=rvCuenta_Q;
		end
end
endmodule