{"vcs1":{"timestamp_begin":1700316561.993655828, "rt":9.74, "ut":8.70, "st":0.62}}
{"vcselab":{"timestamp_begin":1700316571.832646843, "rt":1.20, "ut":0.36, "st":0.18}}
{"link":{"timestamp_begin":1700316573.121343330, "rt":0.48, "ut":0.20, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700316561.268899145}
{"VCS_COMP_START_TIME": 1700316561.268899145}
{"VCS_COMP_END_TIME": 1700316576.152302441}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370216}}
{"stitch_vcselab": {"peak_mem": 240024}}
