#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f7da721c7b0 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -10;
v0x5f7da7252370_0 .var "A", 31 0;
v0x5f7da7252450_0 .var "ALUOp", 1 0;
v0x5f7da72524f0_0 .var "B", 31 0;
v0x5f7da7252590_0 .net "Less", 0 0, v0x5f7da7251c20_0;  1 drivers
v0x5f7da7252660_0 .net "Result", 31 0, v0x5f7da7251ce0_0;  1 drivers
v0x5f7da7252700_0 .net "Zero", 0 0, L_0x5f7da7262ab0;  1 drivers
v0x5f7da72527d0_0 .var "funct3", 2 0;
v0x5f7da72528a0_0 .var "funct7", 6 0;
v0x5f7da7252970_0 .var "shamt", 4 0;
S_0x5f7da71e7cf0 .scope module, "uut" "ALU" 2 15, 3 1 0, S_0x5f7da721c7b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 5 "shamt";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /OUTPUT 32 "Result";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 1 "Less";
v0x5f7da71e7fb0_0 .net "A", 31 0, v0x5f7da7252370_0;  1 drivers
v0x5f7da7251a80_0 .net "ALUOp", 1 0, v0x5f7da7252450_0;  1 drivers
v0x5f7da7251b60_0 .net "B", 31 0, v0x5f7da72524f0_0;  1 drivers
v0x5f7da7251c20_0 .var "Less", 0 0;
v0x5f7da7251ce0_0 .var "Result", 31 0;
v0x5f7da7251e10_0 .net "Zero", 0 0, L_0x5f7da7262ab0;  alias, 1 drivers
L_0x7ca3a406f018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f7da7251ed0_0 .net/2u *"_ivl_0", 31 0, L_0x7ca3a406f018;  1 drivers
v0x5f7da7251fb0_0 .net "funct3", 2 0, v0x5f7da72527d0_0;  1 drivers
v0x5f7da7252090_0 .net "funct7", 6 0, v0x5f7da72528a0_0;  1 drivers
v0x5f7da7252170_0 .net "shamt", 4 0, v0x5f7da7252970_0;  1 drivers
E_0x5f7da722e680/0 .event edge, v0x5f7da71e7fb0_0, v0x5f7da7251b60_0, v0x5f7da7251a80_0, v0x5f7da7252090_0;
E_0x5f7da722e680/1 .event edge, v0x5f7da7251fb0_0, v0x5f7da7252170_0;
E_0x5f7da722e680 .event/or E_0x5f7da722e680/0, E_0x5f7da722e680/1;
L_0x5f7da7262ab0 .cmp/eq 32, v0x5f7da7251ce0_0, L_0x7ca3a406f018;
    .scope S_0x5f7da71e7cf0;
T_0 ;
    %wait E_0x5f7da722e680;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x5f7da7251c20_0, 0, 1;
    %load/vec4 v0x5f7da7251a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5f7da7252090_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %sub;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %add;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
T_0.9 ;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5f7da7251fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %and;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %or;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %xor;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5f7da7251fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.18;
T_0.15 ;
    %load/vec4 v0x5f7da71e7fb0_0;
    %ix/getv 4, v0x5f7da7252170_0;
    %shiftl 4;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.18;
T_0.16 ;
    %load/vec4 v0x5f7da7252090_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.19, 4;
    %load/vec4 v0x5f7da71e7fb0_0;
    %ix/getv 4, v0x5f7da7252170_0;
    %shiftr/s 4;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x5f7da71e7fb0_0;
    %ix/getv 4, v0x5f7da7252170_0;
    %shiftr 4;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
T_0.20 ;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5f7da7251fb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.21, 4;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5f7da7251fb0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.25, 4;
    %load/vec4 v0x5f7da71e7fb0_0;
    %load/vec4 v0x5f7da7251b60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7da7251ce0_0, 0, 32;
T_0.26 ;
T_0.22 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5f7da721c7b0;
T_1 ;
    %vpi_call 2 29 "$dumpfile", "ALU_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f7da721c7b0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5f7da72528a0_0, 0, 7;
    %delay 100, 0;
    %vpi_call 2 34 "$display", "Add: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x5f7da72528a0_0, 0, 7;
    %delay 100, 0;
    %vpi_call 2 38 "$display", "Sub: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 42 "$display", "AND: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 46 "$display", "OR: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 50 "$display", "XOR: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f7da7252970_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 54 "$display", "SLL: A = %h, shamt = %d, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da7252970_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f7da7252970_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5f7da72528a0_0, 0, 7;
    %delay 100, 0;
    %vpi_call 2 58 "$display", "SRL: A = %h, shamt = %d, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da7252970_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 4294967264, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f7da7252970_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x5f7da72528a0_0, 0, 7;
    %delay 100, 0;
    %vpi_call 2 62 "$display", "SRA: A = %h, shamt = %d, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da7252970_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 66 "$display", "SLT: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f7da72527d0_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 70 "$display", "SLTU: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7da7252370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7da72524f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f7da7252450_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5f7da72528a0_0, 0, 7;
    %delay 100, 0;
    %vpi_call 2 74 "$display", "Zero Test: A = %h, B = %h, Result = %h, Zero = %b, Less = %b", v0x5f7da7252370_0, v0x5f7da72524f0_0, v0x5f7da7252660_0, v0x5f7da7252700_0, v0x5f7da7252590_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "alu.v";
