SUB.v,verilog,xil_defaultlib,../../../../AttentionCore.gen/sources_1/ip/SUB/sim/SUB.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
