{
  "module_name": "dcn31_clk_mgr.h",
  "hash_id": "60890209870ded868ad2249454796d15751cd1905957a1b9159fb5b375ab9ad8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/dcn31_clk_mgr.h",
  "human_readable_source": " \n\n#ifndef __DCN31_CLK_MGR_H__\n#define __DCN31_CLK_MGR_H__\n#include \"clk_mgr_internal.h\"\n\nstruct dcn31_watermarks;\n\nstruct dcn31_smu_watermark_set {\n\tstruct dcn31_watermarks *wm_set;\n\tunion large_integer mc_address;\n};\n\nstruct clk_mgr_dcn31 {\n\tstruct clk_mgr_internal base;\n\tstruct dcn31_smu_watermark_set smu_wm_set;\n};\n\nbool dcn31_are_clock_states_equal(struct dc_clocks *a,\n\t\tstruct dc_clocks *b);\nvoid dcn31_init_clocks(struct clk_mgr *clk_mgr);\nvoid dcn31_update_clocks(struct clk_mgr *clk_mgr_base,\n\t\t\tstruct dc_state *context,\n\t\t\tbool safe_to_lower);\n\nvoid dcn31_clk_mgr_construct(struct dc_context *ctx,\n\t\tstruct clk_mgr_dcn31 *clk_mgr,\n\t\tstruct pp_smu_funcs *pp_smu,\n\t\tstruct dccg *dccg);\n\nint dcn31_get_dtb_ref_freq_khz(struct clk_mgr *clk_mgr_base);\n\nvoid dcn31_clk_mgr_destroy(struct clk_mgr_internal *clk_mgr_int);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}