###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 02:16:13 2016
#  Command:           analyzeFloorplan -cong -timing -effort medium
###############################################################
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 2045400.500000
    Core Area(um^2)           : 1932586.500000
    Chip Density (Counting Std Cells and MACROs and IOs): 66.432%
    Core Density (Counting Std Cells and MACROs)        : 70.310%
    Average utilization       : 106.233%
    Number of instance(s)     : 22822
    Number of Macro(s)        : 0
    Number of IO Pin(s)       : 1264
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
    Total wire length.        : 1.5597e+06
    Congestion (H).           : 0.003%
    Congestion (V).           : 0.236%
    WNS reg2reg (ns).         : -2.4300e-02
    TNS reg2reg (ns).         : -1.0835e+00
**********************************************************************
