Metric,Value
design__lint_errors__count,0
design__lint_timing_constructs__count,0
design__lint_warnings__count,37
design__latch__count,0
design__instance__count,26843
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,23
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00045063815196044743
power__switching__total,0.0004807253135368228
power__leakage__total,1.6439533112588833e-07
power__total,0.0009315278148278594
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.248656
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.248656
timing__hold__ws__corner:nom_tt_025C_1v80,0.307266
timing__setup__ws__corner:nom_tt_025C_1v80,795.118042
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,207
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.168286
clock__skew__worst_setup,-0.168286
timing__hold__ws,0.090568
timing__setup__ws,790.325562
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 548.51 559.23
design__core__bbox,5.52 10.88 542.8 546.72
design__io,171
design__die__area,306743
design__core__area,287896
design__instance__area,164609
design__instance__count__stdcell,26843
design__instance__area__stdcell,164609
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.571766
design__instance__utilization__stdcell,0.571766
floorplan__design__io,169
design__io__hpwl,31412618
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,409382
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
antenna__count,1
route__net,22927
route__net__special,2
route__drc_errors__iter:1,12911
route__wirelength__iter:1,429182
route__drc_errors__iter:2,9689
route__wirelength__iter:2,424633
route__drc_errors__iter:3,9284
route__wirelength__iter:3,424060
route__drc_errors__iter:4,1956
route__wirelength__iter:4,424087
route__drc_errors__iter:5,382
route__wirelength__iter:5,424012
route__drc_errors__iter:6,170
route__wirelength__iter:6,424033
route__drc_errors__iter:7,53
route__wirelength__iter:7,424002
route__drc_errors__iter:8,20
route__wirelength__iter:8,423975
route__drc_errors__iter:9,10
route__wirelength__iter:9,423985
route__drc_errors__iter:10,0
route__wirelength__iter:10,423984
route__drc_errors,0
route__wirelength,423984
route__vias,136527
route__vias__singlecut,136527
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,683
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,23
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.427585
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.427585
timing__hold__ws__corner:nom_ss_100C_1v60,0.858681
timing__setup__ws__corner:nom_ss_100C_1v60,790.576843
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,23
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.173037
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.173037
timing__hold__ws__corner:nom_ff_n40C_1v95,0.092736
timing__setup__ws__corner:nom_ff_n40C_1v95,796.82074
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,23
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.241562
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.241562
timing__hold__ws__corner:min_tt_025C_1v80,0.304537
timing__setup__ws__corner:min_tt_025C_1v80,795.242859
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,23
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.416476
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.416476
timing__hold__ws__corner:min_ss_100C_1v60,0.854164
timing__setup__ws__corner:min_ss_100C_1v60,790.806274
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,23
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.168286
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.168286
timing__hold__ws__corner:min_ff_n40C_1v95,0.090568
timing__setup__ws__corner:min_ff_n40C_1v95,796.894653
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,23
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.256222
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.256222
timing__hold__ws__corner:max_tt_025C_1v80,0.310266
timing__setup__ws__corner:max_tt_025C_1v80,794.986023
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,23
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.439795
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.439795
timing__hold__ws__corner:max_ss_100C_1v60,0.863297
timing__setup__ws__corner:max_ss_100C_1v60,790.325562
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,23
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.17814
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.17814
timing__hold__ws__corner:max_ff_n40C_1v95,0.095322
timing__setup__ws__corner:max_ff_n40C_1v95,796.740234
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,0.00000921263
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000111493
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009209999999999999911455376977453823883479344658553600311279296875
ir__drop__worst,0.000111000000000000001118029280267052172348485328257083892822265625
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
