#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: QQX
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 20:20:00 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:20:01 2023
Action dev_map: Peak memory pool usage is 227 MB
