Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Sch1_lab401.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sch1_lab401.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sch1_lab401"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Sch1_lab401
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MUX16_4.v" in library work
Compiling verilog file "Gen_P.v" in library work
Module <MUX16_4> compiled
Compiling verilog file "Gen4an.v" in library work
Module <Gen_P> compiled
Compiling verilog file "Gen1ms.v" in library work
Module <Gen4an> compiled
Compiling verilog file "D7seg.v" in library work
Module <Gen1ms> compiled
Compiling verilog file "VCJmRE.v" in library work
Module <D7seg> compiled
Compiling verilog file "VCGrey4Re.v" in library work
Module <VCJmRE> compiled
Compiling verilog file "VCD4RE.v" in library work
Module <VCGrey4Re> compiled
Compiling verilog file "VCBDmSE.v" in library work
Module <VCD4RE> compiled
Compiling verilog file "Gen_Nms_1s.v" in library work
Module <VCBDmSE> compiled
Compiling verilog file "DISPLAY.v" in library work
Module <Gen_Nms_1s> compiled
Compiling verilog file "Sch1_lab401.vf" in library work
Module <DISPLAY> compiled
Module <OBUF8_MXILINX_Sch1_lab401> compiled
Module <Sch1_lab401> compiled
No errors in compilation
Analysis of file <"Sch1_lab401.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Sch1_lab401> in library <work>.

Analyzing hierarchy for module <VCGrey4Re> in library <work>.

Analyzing hierarchy for module <VCBDmSE> in library <work>.

Analyzing hierarchy for module <VCD4RE> in library <work>.

Analyzing hierarchy for module <VCJmRE> in library <work>.

Analyzing hierarchy for module <DISPLAY> in library <work>.

Analyzing hierarchy for module <Gen_Nms_1s> in library <work> with parameters.
	F1Hz = "00000000000000000000000000000001"
	F1kHz = "00000000000000000000001111101000"

Analyzing hierarchy for module <OBUF8_MXILINX_Sch1_lab401> in library <work>.

Analyzing hierarchy for module <Gen4an> in library <work>.

Analyzing hierarchy for module <MUX16_4> in library <work>.

Analyzing hierarchy for module <D7seg> in library <work>.

Analyzing hierarchy for module <Gen_P> in library <work>.

Analyzing hierarchy for module <Gen1ms> in library <work> with parameters.
	F1kHz = "00000000000000000000001111101000"
	Fclk = "00000010111110101111000010000000"

WARNING:Xst:2591 - "Sch1_lab401.vf" line 31: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 31: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 31: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 34: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 34: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 34: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 37: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 37: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 37: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 40: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 40: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 40: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 43: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 43: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 43: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 46: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 46: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 46: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 49: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 49: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 49: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 52: attribute on instance <DRIVE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 52: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Sch1_lab401.vf" line 52: attribute on instance <SLEW> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Sch1_lab401>.
Module <Sch1_lab401> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_8_0" for instance <XLXI_8> in unit <Sch1_lab401>.
Analyzing module <VCGrey4Re> in library <work>.
Module <VCGrey4Re> is correct for synthesis.
 
Analyzing module <VCBDmSE> in library <work>.
Module <VCBDmSE> is correct for synthesis.
 
Analyzing module <VCD4RE> in library <work>.
Module <VCD4RE> is correct for synthesis.
 
Analyzing module <VCJmRE> in library <work>.
Module <VCJmRE> is correct for synthesis.
 
Analyzing module <DISPLAY> in library <work>.
WARNING:Xst:863 - "DISPLAY.v" line 25: Name conflict (<AN> and <An>, renaming AN as an_rnm0).
Module <DISPLAY> is correct for synthesis.
 
Analyzing module <Gen4an> in library <work>.
Module <Gen4an> is correct for synthesis.
 
Analyzing module <MUX16_4> in library <work>.
Module <MUX16_4> is correct for synthesis.
 
Analyzing module <D7seg> in library <work>.
Module <D7seg> is correct for synthesis.
 
Analyzing module <Gen_P> in library <work>.
Module <Gen_P> is correct for synthesis.
 
Analyzing module <Gen1ms> in library <work>.
	F1kHz = 32'sb00000000000000000000001111101000
	Fclk = 32'sb00000010111110101111000010000000
Module <Gen1ms> is correct for synthesis.
 
Analyzing module <Gen_Nms_1s> in library <work>.
	F1Hz = 32'sb00000000000000000000000000000001
	F1kHz = 32'sb00000000000000000000001111101000
Module <Gen_Nms_1s> is correct for synthesis.
 
Analyzing module <OBUF8_MXILINX_Sch1_lab401> in library <work>.
Module <OBUF8_MXILINX_Sch1_lab401> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_30> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_30> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_30> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_31> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_31> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_31> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_32> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_32> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_32> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_33> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_33> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_33> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_34> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_34> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_34> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_35> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_35> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_35> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_36> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_36> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_36> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_37> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "DRIVE =  12" for instance <I_36_37> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <OBUF8_MXILINX_Sch1_lab401>.
    Set user-defined property "SLEW =  SLOW" for instance <I_36_37> in unit <OBUF8_MXILINX_Sch1_lab401>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VCGrey4Re>.
    Related source file is "VCGrey4Re.v".
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <VCGrey4Re> synthesized.


Synthesizing Unit <VCBDmSE>.
    Related source file is "VCBDmSE.v".
    Found 4-bit down counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <VCBDmSE> synthesized.


Synthesizing Unit <VCD4RE>.
    Related source file is "VCD4RE.v".
    Found 4-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <VCD4RE> synthesized.


Synthesizing Unit <VCJmRE>.
    Related source file is "VCJmRE.v".
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <VCJmRE> synthesized.


Synthesizing Unit <Gen_Nms_1s>.
    Related source file is "Gen_Nms_1s.v".
    Found 10-bit down counter for signal <cb_Nms>.
    Summary:
	inferred   1 Counter(s).
Unit <Gen_Nms_1s> synthesized.


Synthesizing Unit <Gen4an>.
    Related source file is "Gen4an.v".
    Found 1-of-4 decoder for signal <an>.
    Found 2-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <Gen4an> synthesized.


Synthesizing Unit <MUX16_4>.
    Related source file is "MUX16_4.v".
    Found 4-bit 4-to-1 multiplexer for signal <do>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <MUX16_4> synthesized.


Synthesizing Unit <D7seg>.
    Related source file is "D7seg.v".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <D7seg> synthesized.


Synthesizing Unit <Gen_P>.
    Related source file is "Gen_P.v".
    Found 2-bit comparator equal for signal <seg_P$cmp_eq0000> created at line 26.
    Summary:
	inferred   1 Comparator(s).
Unit <Gen_P> synthesized.


Synthesizing Unit <Gen1ms>.
    Related source file is "Gen1ms.v".
    Found 1-bit register for signal <ce1ms>.
    Found 16-bit down counter for signal <cb_ms>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Gen1ms> synthesized.


Synthesizing Unit <DISPLAY>.
    Related source file is "DISPLAY.v".
WARNING:Xst:1305 - Output <An> is never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <an_rnm0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <DISPLAY> synthesized.


Synthesizing Unit <OBUF8_MXILINX_Sch1_lab401>.
    Related source file is "Sch1_lab401.vf".
Unit <OBUF8_MXILINX_Sch1_lab401> synthesized.


Synthesizing Unit <Sch1_lab401>.
    Related source file is "Sch1_lab401.vf".
Unit <Sch1_lab401> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 5
 10-bit down counter                                   : 1
 16-bit down counter                                   : 1
 2-bit up counter                                      : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 6
 4-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 5
 10-bit down counter                                   : 1
 16-bit down counter                                   : 1
 2-bit up counter                                      : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sch1_lab401> ...

Optimizing unit <VCGrey4Re> ...

Optimizing unit <OBUF8_MXILINX_Sch1_lab401> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sch1_lab401, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sch1_lab401.ngr
Top Level Output File Name         : Sch1_lab401
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 151
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 2
#      LUT2                        : 8
#      LUT2_D                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT4                        : 27
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 24
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 46
#      FD                          : 1
#      FDE                         : 12
#      FDR                         : 10
#      FDRE                        : 13
#      FDS                         : 6
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 30
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       46  out of   4656     0%  
 Number of Slice Flip Flops:             46  out of   9312     0%  
 Number of 4 input LUTs:                 95  out of   9312     1%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F50MHz                             | IBUFG+BUFG             | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.494ns (Maximum Frequency: 182.007MHz)
   Minimum input arrival time before clock: 3.953ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: 5.776ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'F50MHz'
  Clock period: 5.494ns (frequency: 182.007MHz)
  Total number of paths / destination ports: 1088 / 100
-------------------------------------------------------------------------
Delay:               5.494ns (Levels of Logic = 3)
  Source:            XLXI_6/cb_Nms_6 (FF)
  Destination:       XLXI_1/q_4 (FF)
  Source Clock:      F50MHz rising
  Destination Clock: F50MHz rising

  Data Path: XLXI_6/cb_Nms_6 to XLXI_1/q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  XLXI_6/cb_Nms_6 (XLXI_6/cb_Nms_6)
     LUT4:I0->O            2   0.612   0.383  XLXI_6/CEO_cmp_eq000037 (XLXI_6/CEO_cmp_eq000037)
     LUT4:I3->O           17   0.612   0.896  XLXI_6/CEO_cmp_eq000039 (XLXI_6/CEO_cmp_eq0000)
     LUT4:I3->O            5   0.612   0.538  XLXI_1/q_0_or00002 (XLXI_1/q_0_or0000)
     FDRE:R                    0.795          XLXI_1/q_2
    ----------------------------------------
    Total                      5.494ns (3.145ns logic, 2.349ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F50MHz'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.953ns (Levels of Logic = 2)
  Source:            BTN0 (PAD)
  Destination:       XLXI_1/q_4 (FF)
  Destination Clock: F50MHz rising

  Data Path: BTN0 to XLXI_1/q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  BTN0_IBUF (BTN0_IBUF)
     LUT4:I0->O            5   0.612   0.538  XLXI_1/q_0_or00002 (XLXI_1/q_0_or0000)
     FDRE:R                    0.795          XLXI_1/q_2
    ----------------------------------------
    Total                      3.953ns (2.513ns logic, 1.440ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'F50MHz'
  Total number of paths / destination ports: 198 / 8
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 4)
  Source:            XLXI_5/DD1/q_0 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      F50MHz rising

  Data Path: XLXI_5/DD1/q_0 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.945  XLXI_5/DD1/q_0 (XLXI_5/DD1/q_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_5/DD2/Mmux_do_3 (XLXI_5/DD2/Mmux_do_3)
     MUXF5:I1->O           7   0.278   0.754  XLXI_5/DD2/Mmux_do_2_f5 (XLXI_5/Dig<0>)
     LUT4:I0->O            1   0.612   0.357  XLXI_5/DD3/Mrom_seg31 (SEG_3_OBUF)
     OBUF:I->O                 3.169          SEG_3_OBUF (SEG<3>)
    ----------------------------------------
    Total                      7.241ns (5.185ns logic, 2.056ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Delay:               5.776ns (Levels of Logic = 3)
  Source:            SW<4> (PAD)
  Destination:       SEG<7> (PAD)

  Data Path: SW<4> to SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  SW_4_IBUF (SW_4_IBUF)
     LUT4:I0->O            1   0.612   0.357  XLXI_5/DD4/seg_P1 (SEG_7_OBUF)
     OBUF:I->O                 3.169          SEG_7_OBUF (SEG<7>)
    ----------------------------------------
    Total                      5.776ns (4.887ns logic, 0.889ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.30 secs
 
--> 

Total memory usage is 340360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    0 (   0 filtered)

