//Verilog generated by VPR  from post-place-and-route implementation
module fabric_SBox (
    input \$clk_buf_$ibuf_clk ,
    input \$ibuf_addr[0] ,
    input \$ibuf_addr[1] ,
    input \$ibuf_addr[2] ,
    input \$ibuf_addr[3] ,
    input \$ibuf_addr[4] ,
    input \$ibuf_addr[5] ,
    input \$ibuf_addr[6] ,
    input \$ibuf_addr[7] ,
    input \$ibuf_reset ,
    input \$ibuf_valid_in ,
    output \$f2g_tx_out_$obuf_dout[0] ,
    output \$f2g_tx_out_$obuf_dout[1] ,
    output \$f2g_tx_out_$obuf_dout[2] ,
    output \$f2g_tx_out_$obuf_dout[3] ,
    output \$f2g_tx_out_$obuf_dout[4] ,
    output \$f2g_tx_out_$obuf_dout[5] ,
    output \$f2g_tx_out_$obuf_dout[6] ,
    output \$f2g_tx_out_$obuf_dout[7] ,
    output \$auto_1215 ,
    output \$auto_1216 ,
    output \$auto_1217 ,
    output \$auto_1218 ,
    output \$auto_1219 ,
    output \$auto_1220 ,
    output \$auto_1221 ,
    output \$auto_1222 ,
    output \$auto_1223 ,
    output \$auto_1224 ,
    output \$auto_1225 ,
    output \$auto_1226 ,
    output \$auto_1227 ,
    output \$auto_1228 ,
    output \$auto_1229 ,
    output \$auto_1230 ,
    output \$auto_1231 ,
    output \$auto_1232 ,
    output \$auto_1233 
);

    //Wires
    wire \$clk_buf_$ibuf_clk_output_0_0 ;
    wire \$ibuf_addr[0]_output_0_0 ;
    wire \$ibuf_addr[1]_output_0_0 ;
    wire \$ibuf_addr[2]_output_0_0 ;
    wire \$ibuf_addr[3]_output_0_0 ;
    wire \$ibuf_addr[4]_output_0_0 ;
    wire \$ibuf_addr[5]_output_0_0 ;
    wire \$ibuf_addr[6]_output_0_0 ;
    wire \$ibuf_addr[7]_output_0_0 ;
    wire \$ibuf_reset_output_0_0 ;
    wire \$ibuf_valid_in_output_0_0 ;
    wire \lut_$auto_1215_output_0_0 ;
    wire \lut_$auto_1216_output_0_0 ;
    wire \lut_$auto_1217_output_0_0 ;
    wire \lut_$auto_1218_output_0_0 ;
    wire \lut_$auto_1219_output_0_0 ;
    wire \lut_$auto_1220_output_0_0 ;
    wire \lut_$auto_1221_output_0_0 ;
    wire \lut_$auto_1222_output_0_0 ;
    wire \lut_$auto_1223_output_0_0 ;
    wire \lut_$auto_1224_output_0_0 ;
    wire \lut_$auto_1225_output_0_0 ;
    wire \lut_$auto_1226_output_0_0 ;
    wire \lut_$auto_1227_output_0_0 ;
    wire \lut_$auto_1228_output_0_0 ;
    wire \lut_$auto_1229_output_0_0 ;
    wire \lut_$auto_1230_output_0_0 ;
    wire \lut_$auto_1231_output_0_0 ;
    wire \lut_$auto_1232_output_0_0 ;
    wire \lut_$auto_1233_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[0]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[1]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[2]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[3]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[4]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[5]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[6]_output_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[7]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_$auto_26_output_0_0 ;
    wire \dffre_$abc$267$lo1_output_0_0 ;
    wire \dffre_emu_init_sel_33_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_1 ;
    wire \lut_$obuf_dout[1]_output_0_0 ;
    wire \dffre_$abc$267$lo0_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_0 ;
    wire \lut_$obuf_dout[0]_output_0_0 ;
    wire \dffre_$abc$267$lo7_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_7 ;
    wire \lut_$obuf_dout[7]_output_0_0 ;
    wire \dffre_$abc$267$lo6_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_6 ;
    wire \lut_$obuf_dout[6]_output_0_0 ;
    wire \dffre_$abc$267$lo5_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_5 ;
    wire \lut_$obuf_dout[5]_output_0_0 ;
    wire \dffre_$abc$267$lo4_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_4 ;
    wire \lut_$obuf_dout[4]_output_0_0 ;
    wire \dffre_$abc$267$lo3_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_3 ;
    wire \lut_$obuf_dout[3]_output_0_0 ;
    wire \dffre_$abc$267$lo2_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_output_0_2 ;
    wire \lut_$obuf_dout[2]_output_0_0 ;
    wire \lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_clock_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_clock_1_0 ;
    wire \RS_TDP36K_$delete_wire$1211_clock_2_0 ;
    wire \RS_TDP36K_$delete_wire$1211_clock_3_0 ;
    wire \dffre_emu_init_sel_33_clock_0_0 ;
    wire \dffre_$auto_26_clock_0_0 ;
    wire \dffre_$abc$267$lo2_clock_0_0 ;
    wire \dffre_$abc$267$lo3_clock_0_0 ;
    wire \dffre_$abc$267$lo1_clock_0_0 ;
    wire \dffre_$abc$267$lo7_clock_0_0 ;
    wire \dffre_$abc$267$lo6_clock_0_0 ;
    wire \dffre_$abc$267$lo4_clock_0_0 ;
    wire \dffre_$abc$267$lo5_clock_0_0 ;
    wire \dffre_$abc$267$lo0_clock_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_3 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_4 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_5 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_6 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_7 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_8 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_9 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_10 ;
    wire \dffre_emu_init_sel_33_input_1_0 ;
    wire \dffre_$abc$267$lo2_input_1_0 ;
    wire \dffre_$abc$267$lo3_input_1_0 ;
    wire \dffre_$abc$267$lo1_input_1_0 ;
    wire \dffre_$abc$267$lo7_input_1_0 ;
    wire \dffre_$abc$267$lo6_input_1_0 ;
    wire \dffre_$abc$267$lo4_input_1_0 ;
    wire \dffre_$abc$267$lo5_input_1_0 ;
    wire \dffre_$abc$267$lo0_input_1_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_4_0 ;
    wire \dffre_emu_init_sel_33_input_2_0 ;
    wire \dffre_$auto_26_input_0_0 ;
    wire \lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_input_0_2 ;
    wire \$auto_1215_input_0_0 ;
    wire \$auto_1216_input_0_0 ;
    wire \$auto_1217_input_0_0 ;
    wire \$auto_1218_input_0_0 ;
    wire \$auto_1219_input_0_0 ;
    wire \$auto_1220_input_0_0 ;
    wire \$auto_1221_input_0_0 ;
    wire \$auto_1222_input_0_0 ;
    wire \$auto_1223_input_0_0 ;
    wire \$auto_1224_input_0_0 ;
    wire \$auto_1225_input_0_0 ;
    wire \$auto_1226_input_0_0 ;
    wire \$auto_1227_input_0_0 ;
    wire \$auto_1228_input_0_0 ;
    wire \$auto_1229_input_0_0 ;
    wire \$auto_1230_input_0_0 ;
    wire \$auto_1231_input_0_0 ;
    wire \$auto_1232_input_0_0 ;
    wire \$auto_1233_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[0]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[1]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[2]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[3]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[4]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[5]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[6]_input_0_0 ;
    wire \$f2g_tx_out_$obuf_dout[7]_input_0_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_1 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_2 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_11 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_12 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_13 ;
    wire \RS_TDP36K_$delete_wire$1211_input_2_14 ;
    wire \RS_TDP36K_$delete_wire$1211_input_6_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_7_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_8_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_8_1 ;
    wire \RS_TDP36K_$delete_wire$1211_input_9_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_9_1 ;
    wire \RS_TDP36K_$delete_wire$1211_input_12_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_12_1 ;
    wire \RS_TDP36K_$delete_wire$1211_input_12_2 ;
    wire \RS_TDP36K_$delete_wire$1211_input_12_3 ;
    wire \RS_TDP36K_$delete_wire$1211_input_12_14 ;
    wire \RS_TDP36K_$delete_wire$1211_input_14_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_15_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_16_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_18_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_18_1 ;
    wire \RS_TDP36K_$delete_wire$1211_input_20_0 ;
    wire \RS_TDP36K_$delete_wire$1211_input_21_0 ;
    wire \dffre_emu_init_sel_33_input_0_0 ;
    wire \dffre_$auto_26_input_1_0 ;
    wire \dffre_$auto_26_input_2_0 ;
    wire \lut_$auto_1232_input_0_4 ;
    wire \lut_$auto_1230_input_0_4 ;
    wire \lut_$auto_1227_input_0_4 ;
    wire \lut_$auto_1215_input_0_2 ;
    wire \lut_$auto_1233_input_0_2 ;
    wire \lut_$auto_1217_input_0_0 ;
    wire \lut_$auto_1216_input_0_0 ;
    wire \lut_$auto_1228_input_0_0 ;
    wire \lut_$auto_1226_input_0_0 ;
    wire \lut_$auto_1224_input_0_2 ;
    wire \lut_$auto_1225_input_0_2 ;
    wire \lut_$auto_1222_input_0_2 ;
    wire \lut_$auto_1223_input_0_2 ;
    wire \lut_$auto_1229_input_0_4 ;
    wire \lut_$auto_1231_input_0_4 ;
    wire \lut_$auto_1221_input_0_4 ;
    wire \lut_$auto_1220_input_0_4 ;
    wire \lut_$auto_1218_input_0_2 ;
    wire \lut_$auto_1219_input_0_2 ;
    wire \lut_$obuf_dout[3]_input_0_2 ;
    wire \lut_$obuf_dout[5]_input_0_0 ;
    wire \lut_$obuf_dout[6]_input_0_4 ;
    wire \lut_$obuf_dout[4]_input_0_4 ;
    wire \lut_$obuf_dout[2]_input_0_0 ;
    wire \lut_$obuf_dout[1]_input_0_0 ;
    wire \lut_$obuf_dout[7]_input_0_4 ;
    wire \lut_$obuf_dout[0]_input_0_2 ;
    wire \lut_$obuf_dout[1]_input_0_2 ;
    wire \lut_$obuf_dout[3]_input_0_1 ;
    wire \lut_$obuf_dout[5]_input_0_3 ;
    wire \lut_$obuf_dout[6]_input_0_3 ;
    wire \lut_$obuf_dout[4]_input_0_1 ;
    wire \lut_$obuf_dout[2]_input_0_1 ;
    wire \lut_$obuf_dout[1]_input_0_3 ;
    wire \lut_$obuf_dout[7]_input_0_3 ;
    wire \lut_$obuf_dout[0]_input_0_0 ;
    wire \lut_$obuf_dout[1]_input_0_4 ;
    wire \lut_$f2g_tx_out_$obuf_dout[1]_input_0_2 ;
    wire \dffre_$abc$267$lo1_input_0_0 ;
    wire \lut_$obuf_dout[0]_input_0_3 ;
    wire \lut_$obuf_dout[0]_input_0_1 ;
    wire \lut_$f2g_tx_out_$obuf_dout[0]_input_0_4 ;
    wire \dffre_$abc$267$lo0_input_0_0 ;
    wire \lut_$obuf_dout[7]_input_0_0 ;
    wire \lut_$obuf_dout[7]_input_0_2 ;
    wire \dffre_$abc$267$lo7_input_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[7]_input_0_0 ;
    wire \lut_$obuf_dout[6]_input_0_2 ;
    wire \lut_$obuf_dout[6]_input_0_0 ;
    wire \dffre_$abc$267$lo6_input_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[6]_input_0_2 ;
    wire \lut_$obuf_dout[5]_input_0_2 ;
    wire \lut_$obuf_dout[5]_input_0_1 ;
    wire \lut_$f2g_tx_out_$obuf_dout[5]_input_0_1 ;
    wire \dffre_$abc$267$lo5_input_0_0 ;
    wire \lut_$obuf_dout[4]_input_0_3 ;
    wire \lut_$obuf_dout[4]_input_0_2 ;
    wire \lut_$f2g_tx_out_$obuf_dout[4]_input_0_4 ;
    wire \dffre_$abc$267$lo4_input_0_0 ;
    wire \lut_$obuf_dout[3]_input_0_3 ;
    wire \lut_$obuf_dout[3]_input_0_4 ;
    wire \lut_$f2g_tx_out_$obuf_dout[3]_input_0_0 ;
    wire \dffre_$abc$267$lo3_input_0_0 ;
    wire \lut_$obuf_dout[2]_input_0_3 ;
    wire \lut_$obuf_dout[2]_input_0_4 ;
    wire \dffre_$abc$267$lo2_input_0_0 ;
    wire \lut_$f2g_tx_out_$obuf_dout[2]_input_0_4 ;
    wire \dffre_$abc$267$lo2_input_2_0 ;
    wire \dffre_$abc$267$lo3_input_2_0 ;
    wire \dffre_$abc$267$lo1_input_2_0 ;
    wire \dffre_$abc$267$lo7_input_2_0 ;
    wire \dffre_$abc$267$lo6_input_2_0 ;
    wire \dffre_$abc$267$lo4_input_2_0 ;
    wire \dffre_$abc$267$lo5_input_2_0 ;
    wire \dffre_$abc$267$lo0_input_2_0 ;

    //IO assignments
    assign \$f2g_tx_out_$obuf_dout[0]  = \$f2g_tx_out_$obuf_dout[0]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[1]  = \$f2g_tx_out_$obuf_dout[1]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[2]  = \$f2g_tx_out_$obuf_dout[2]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[3]  = \$f2g_tx_out_$obuf_dout[3]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[4]  = \$f2g_tx_out_$obuf_dout[4]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[5]  = \$f2g_tx_out_$obuf_dout[5]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[6]  = \$f2g_tx_out_$obuf_dout[6]_input_0_0 ;
    assign \$f2g_tx_out_$obuf_dout[7]  = \$f2g_tx_out_$obuf_dout[7]_input_0_0 ;
    assign \$auto_1215  = \$auto_1215_input_0_0 ;
    assign \$auto_1216  = \$auto_1216_input_0_0 ;
    assign \$auto_1217  = \$auto_1217_input_0_0 ;
    assign \$auto_1218  = \$auto_1218_input_0_0 ;
    assign \$auto_1219  = \$auto_1219_input_0_0 ;
    assign \$auto_1220  = \$auto_1220_input_0_0 ;
    assign \$auto_1221  = \$auto_1221_input_0_0 ;
    assign \$auto_1222  = \$auto_1222_input_0_0 ;
    assign \$auto_1223  = \$auto_1223_input_0_0 ;
    assign \$auto_1224  = \$auto_1224_input_0_0 ;
    assign \$auto_1225  = \$auto_1225_input_0_0 ;
    assign \$auto_1226  = \$auto_1226_input_0_0 ;
    assign \$auto_1227  = \$auto_1227_input_0_0 ;
    assign \$auto_1228  = \$auto_1228_input_0_0 ;
    assign \$auto_1229  = \$auto_1229_input_0_0 ;
    assign \$auto_1230  = \$auto_1230_input_0_0 ;
    assign \$auto_1231  = \$auto_1231_input_0_0 ;
    assign \$auto_1232  = \$auto_1232_input_0_0 ;
    assign \$auto_1233  = \$auto_1233_input_0_0 ;
    assign \$clk_buf_$ibuf_clk_output_0_0  = \$clk_buf_$ibuf_clk ;
    assign \$ibuf_addr[0]_output_0_0  = \$ibuf_addr[0] ;
    assign \$ibuf_addr[1]_output_0_0  = \$ibuf_addr[1] ;
    assign \$ibuf_addr[2]_output_0_0  = \$ibuf_addr[2] ;
    assign \$ibuf_addr[3]_output_0_0  = \$ibuf_addr[3] ;
    assign \$ibuf_addr[4]_output_0_0  = \$ibuf_addr[4] ;
    assign \$ibuf_addr[5]_output_0_0  = \$ibuf_addr[5] ;
    assign \$ibuf_addr[6]_output_0_0  = \$ibuf_addr[6] ;
    assign \$ibuf_addr[7]_output_0_0  = \$ibuf_addr[7] ;
    assign \$ibuf_reset_output_0_0  = \$ibuf_reset ;
    assign \$ibuf_valid_in_output_0_0  = \$ibuf_valid_in ;

    //Interconnect
    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_RS_TDP36K_$delete_wire$1211_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_RS_TDP36K_$delete_wire$1211_clock_1_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_clock_1_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_RS_TDP36K_$delete_wire$1211_clock_2_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_clock_2_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_RS_TDP36K_$delete_wire$1211_clock_3_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_clock_3_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_emu_init_sel_33_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_emu_init_sel_33_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$auto_26_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$auto_26_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo2_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo2_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo3_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo3_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo1_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo1_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo7_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo7_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo6_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo6_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo4_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo4_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo5_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo5_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$abc$267$lo0_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$abc$267$lo0_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[0]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_3  (
        .datain(\$ibuf_addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_3 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[1]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_4  (
        .datain(\$ibuf_addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_4 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[2]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_5  (
        .datain(\$ibuf_addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_5 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[3]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_6  (
        .datain(\$ibuf_addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_6 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[4]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_7  (
        .datain(\$ibuf_addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_7 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[5]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_8  (
        .datain(\$ibuf_addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_8 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[6]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_9  (
        .datain(\$ibuf_addr[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_9 )
    );

    fpga_interconnect \routing_segment_$ibuf_addr[7]_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_10  (
        .datain(\$ibuf_addr[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_10 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_emu_init_sel_33_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_emu_init_sel_33_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo2_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo2_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo3_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo3_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo1_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo1_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo7_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo7_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo6_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo6_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo4_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo4_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo5_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo5_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_output_0_0_to_dffre_$abc$267$lo0_input_1_0  (
        .datain(\$ibuf_reset_output_0_0 ),
        .dataout(\dffre_$abc$267$lo0_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_valid_in_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_4_0  (
        .datain(\$ibuf_valid_in_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_4_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_valid_in_output_0_0_to_dffre_emu_init_sel_33_input_2_0  (
        .datain(\$ibuf_valid_in_output_0_0 ),
        .dataout(\dffre_emu_init_sel_33_input_2_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_valid_in_output_0_0_to_dffre_$auto_26_input_0_0  (
        .datain(\$ibuf_valid_in_output_0_0 ),
        .dataout(\dffre_$auto_26_input_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_valid_in_output_0_0_to_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_input_0_2  (
        .datain(\$ibuf_valid_in_output_0_0 ),
        .dataout(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1215_output_0_0_to_$auto_1215_input_0_0  (
        .datain(\lut_$auto_1215_output_0_0 ),
        .dataout(\$auto_1215_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1216_output_0_0_to_$auto_1216_input_0_0  (
        .datain(\lut_$auto_1216_output_0_0 ),
        .dataout(\$auto_1216_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1217_output_0_0_to_$auto_1217_input_0_0  (
        .datain(\lut_$auto_1217_output_0_0 ),
        .dataout(\$auto_1217_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1218_output_0_0_to_$auto_1218_input_0_0  (
        .datain(\lut_$auto_1218_output_0_0 ),
        .dataout(\$auto_1218_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1219_output_0_0_to_$auto_1219_input_0_0  (
        .datain(\lut_$auto_1219_output_0_0 ),
        .dataout(\$auto_1219_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1220_output_0_0_to_$auto_1220_input_0_0  (
        .datain(\lut_$auto_1220_output_0_0 ),
        .dataout(\$auto_1220_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1221_output_0_0_to_$auto_1221_input_0_0  (
        .datain(\lut_$auto_1221_output_0_0 ),
        .dataout(\$auto_1221_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1222_output_0_0_to_$auto_1222_input_0_0  (
        .datain(\lut_$auto_1222_output_0_0 ),
        .dataout(\$auto_1222_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1223_output_0_0_to_$auto_1223_input_0_0  (
        .datain(\lut_$auto_1223_output_0_0 ),
        .dataout(\$auto_1223_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1224_output_0_0_to_$auto_1224_input_0_0  (
        .datain(\lut_$auto_1224_output_0_0 ),
        .dataout(\$auto_1224_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1225_output_0_0_to_$auto_1225_input_0_0  (
        .datain(\lut_$auto_1225_output_0_0 ),
        .dataout(\$auto_1225_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1226_output_0_0_to_$auto_1226_input_0_0  (
        .datain(\lut_$auto_1226_output_0_0 ),
        .dataout(\$auto_1226_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1227_output_0_0_to_$auto_1227_input_0_0  (
        .datain(\lut_$auto_1227_output_0_0 ),
        .dataout(\$auto_1227_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1228_output_0_0_to_$auto_1228_input_0_0  (
        .datain(\lut_$auto_1228_output_0_0 ),
        .dataout(\$auto_1228_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1229_output_0_0_to_$auto_1229_input_0_0  (
        .datain(\lut_$auto_1229_output_0_0 ),
        .dataout(\$auto_1229_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1230_output_0_0_to_$auto_1230_input_0_0  (
        .datain(\lut_$auto_1230_output_0_0 ),
        .dataout(\$auto_1230_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1231_output_0_0_to_$auto_1231_input_0_0  (
        .datain(\lut_$auto_1231_output_0_0 ),
        .dataout(\$auto_1231_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1232_output_0_0_to_$auto_1232_input_0_0  (
        .datain(\lut_$auto_1232_output_0_0 ),
        .dataout(\$auto_1232_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_1233_output_0_0_to_$auto_1233_input_0_0  (
        .datain(\lut_$auto_1233_output_0_0 ),
        .dataout(\$auto_1233_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[0]_output_0_0_to_$f2g_tx_out_$obuf_dout[0]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[0]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[1]_output_0_0_to_$f2g_tx_out_$obuf_dout[1]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[1]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[2]_output_0_0_to_$f2g_tx_out_$obuf_dout[2]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[2]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[3]_output_0_0_to_$f2g_tx_out_$obuf_dout[3]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[3]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[4]_output_0_0_to_$f2g_tx_out_$obuf_dout[4]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[4]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[5]_output_0_0_to_$f2g_tx_out_$obuf_dout[5]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[5]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[6]_output_0_0_to_$f2g_tx_out_$obuf_dout[6]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[6]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$f2g_tx_out_$obuf_dout[7]_output_0_0_to_$f2g_tx_out_$obuf_dout[7]_input_0_0  (
        .datain(\lut_$f2g_tx_out_$obuf_dout[7]_output_0_0 ),
        .dataout(\$f2g_tx_out_$obuf_dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_2_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_2_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_8_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_12_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_12_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_14_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_16_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_16_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_18_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_18_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_18_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_18_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$delete_wire$1211_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$delete_wire$1211_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emu_init_sel_33_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emu_init_sel_33_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto_26_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto_26_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto_26_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto_26_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1232_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1232_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1230_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1230_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1227_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1227_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1215_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1215_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1233_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1233_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1217_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1217_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1216_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1216_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1228_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1228_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1226_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1226_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1224_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1224_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1225_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1225_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1222_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1222_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1223_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1223_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1229_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1229_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1231_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1231_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1221_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1221_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1220_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1220_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1218_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1218_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_1219_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_1219_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[3]_input_0_2  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[5]_input_0_0  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[6]_input_0_4  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[4]_input_0_4  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[2]_input_0_0  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[1]_input_0_0  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[7]_input_0_4  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto_26_output_0_0_to_lut_$obuf_dout[0]_input_0_2  (
        .datain(\dffre_$auto_26_output_0_0 ),
        .dataout(\lut_$obuf_dout[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo1_output_0_0_to_lut_$obuf_dout[1]_input_0_2  (
        .datain(\dffre_$abc$267$lo1_output_0_0 ),
        .dataout(\lut_$obuf_dout[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[3]_input_0_1  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[5]_input_0_3  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[6]_input_0_3  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[4]_input_0_1  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[2]_input_0_1  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[1]_input_0_3  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[7]_input_0_3  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emu_init_sel_33_output_0_0_to_lut_$obuf_dout[0]_input_0_0  (
        .datain(\dffre_emu_init_sel_33_output_0_0 ),
        .dataout(\lut_$obuf_dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_1_to_lut_$obuf_dout[1]_input_0_4  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_1 ),
        .dataout(\lut_$obuf_dout[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[1]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[1]_input_0_2  (
        .datain(\lut_$obuf_dout[1]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[1]_output_0_0_to_dffre_$abc$267$lo1_input_0_0  (
        .datain(\lut_$obuf_dout[1]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo0_output_0_0_to_lut_$obuf_dout[0]_input_0_3  (
        .datain(\dffre_$abc$267$lo0_output_0_0 ),
        .dataout(\lut_$obuf_dout[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_0_to_lut_$obuf_dout[0]_input_0_1  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_0 ),
        .dataout(\lut_$obuf_dout[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[0]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[0]_input_0_4  (
        .datain(\lut_$obuf_dout[0]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[0]_output_0_0_to_dffre_$abc$267$lo0_input_0_0  (
        .datain(\lut_$obuf_dout[0]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo0_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo7_output_0_0_to_lut_$obuf_dout[7]_input_0_0  (
        .datain(\dffre_$abc$267$lo7_output_0_0 ),
        .dataout(\lut_$obuf_dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_7_to_lut_$obuf_dout[7]_input_0_2  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_7 ),
        .dataout(\lut_$obuf_dout[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[7]_output_0_0_to_dffre_$abc$267$lo7_input_0_0  (
        .datain(\lut_$obuf_dout[7]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo7_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[7]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[7]_input_0_0  (
        .datain(\lut_$obuf_dout[7]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo6_output_0_0_to_lut_$obuf_dout[6]_input_0_2  (
        .datain(\dffre_$abc$267$lo6_output_0_0 ),
        .dataout(\lut_$obuf_dout[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_6_to_lut_$obuf_dout[6]_input_0_0  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_6 ),
        .dataout(\lut_$obuf_dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[6]_output_0_0_to_dffre_$abc$267$lo6_input_0_0  (
        .datain(\lut_$obuf_dout[6]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo6_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[6]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[6]_input_0_2  (
        .datain(\lut_$obuf_dout[6]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo5_output_0_0_to_lut_$obuf_dout[5]_input_0_2  (
        .datain(\dffre_$abc$267$lo5_output_0_0 ),
        .dataout(\lut_$obuf_dout[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_5_to_lut_$obuf_dout[5]_input_0_1  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_5 ),
        .dataout(\lut_$obuf_dout[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[5]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[5]_input_0_1  (
        .datain(\lut_$obuf_dout[5]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[5]_output_0_0_to_dffre_$abc$267$lo5_input_0_0  (
        .datain(\lut_$obuf_dout[5]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo4_output_0_0_to_lut_$obuf_dout[4]_input_0_3  (
        .datain(\dffre_$abc$267$lo4_output_0_0 ),
        .dataout(\lut_$obuf_dout[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_4_to_lut_$obuf_dout[4]_input_0_2  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_4 ),
        .dataout(\lut_$obuf_dout[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[4]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[4]_input_0_4  (
        .datain(\lut_$obuf_dout[4]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[4]_output_0_0_to_dffre_$abc$267$lo4_input_0_0  (
        .datain(\lut_$obuf_dout[4]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo3_output_0_0_to_lut_$obuf_dout[3]_input_0_3  (
        .datain(\dffre_$abc$267$lo3_output_0_0 ),
        .dataout(\lut_$obuf_dout[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_3_to_lut_$obuf_dout[3]_input_0_4  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_3 ),
        .dataout(\lut_$obuf_dout[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[3]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[3]_input_0_0  (
        .datain(\lut_$obuf_dout[3]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[3]_output_0_0_to_dffre_$abc$267$lo3_input_0_0  (
        .datain(\lut_$obuf_dout[3]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$267$lo2_output_0_0_to_lut_$obuf_dout[2]_input_0_3  (
        .datain(\dffre_$abc$267$lo2_output_0_0 ),
        .dataout(\lut_$obuf_dout[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$delete_wire$1211_output_0_2_to_lut_$obuf_dout[2]_input_0_4  (
        .datain(\RS_TDP36K_$delete_wire$1211_output_0_2 ),
        .dataout(\lut_$obuf_dout[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[2]_output_0_0_to_dffre_$abc$267$lo2_input_0_0  (
        .datain(\lut_$obuf_dout[2]_output_0_0 ),
        .dataout(\dffre_$abc$267$lo2_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$obuf_dout[2]_output_0_0_to_lut_$f2g_tx_out_$obuf_dout[2]_input_0_4  (
        .datain(\lut_$obuf_dout[2]_output_0_0 ),
        .dataout(\lut_$f2g_tx_out_$obuf_dout[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo2_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo2_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo3_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo3_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo1_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo1_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo7_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo7_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo6_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo6_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo4_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo4_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo5_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo5_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0_to_dffre_$abc$267$lo0_input_2_0  (
        .datain(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 ),
        .dataout(\dffre_$abc$267$lo0_input_2_0 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;

    //Cell instances
    RS_TDP36K #(
        .INIT_i(36864'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005AEC54B003CB499411A108E6BF03624A18C37CA055CE3A61C1E9B25238D96904660F8E127874C1862E55C356103BD8034819AD43E7022A2CBD4B07DD0DDE831AD0A61C0B89478BA022B87A653ABD0566C2A538D58D1B4DCC8E71E790959118AB0D3C2170900649028E832E036C2C5EDE052E0EE46222402A223713C81601CC645D640F5F8A7C405D10975F3B04C0CCD34BCCFF1008768B6BC3D4E09D9223D00A3512A27C3C501FC08F945214CC4D433EEA8EFD033D604C4A0E6F8CB6A16EC4FC203B400D153210BCE3292CF583B52281686E1B068B083091D6C827EB38A00120726814961830C8CC704054C4D8713C794A534333DC3F3609A4CFDB7301C8A49C2BE88D4AD3C11C59FA1F72482CA1DAACD7FE0AD9C0130315BC6BF21EDDC7C63),
        .MODE_BITS(81'b010001001001000000000000000000000000000000101101101101000000000000000000000000001)
    ) \RS_TDP36K_$delete_wire$1211  (
        .ADDR_A1({
            \RS_TDP36K_$delete_wire$1211_input_2_14 ,
            \RS_TDP36K_$delete_wire$1211_input_2_13 ,
            \RS_TDP36K_$delete_wire$1211_input_2_12 ,
            \RS_TDP36K_$delete_wire$1211_input_2_11 ,
            \RS_TDP36K_$delete_wire$1211_input_2_10 ,
            \RS_TDP36K_$delete_wire$1211_input_2_9 ,
            \RS_TDP36K_$delete_wire$1211_input_2_8 ,
            \RS_TDP36K_$delete_wire$1211_input_2_7 ,
            \RS_TDP36K_$delete_wire$1211_input_2_6 ,
            \RS_TDP36K_$delete_wire$1211_input_2_5 ,
            \RS_TDP36K_$delete_wire$1211_input_2_4 ,
            \RS_TDP36K_$delete_wire$1211_input_2_3 ,
            \RS_TDP36K_$delete_wire$1211_input_2_2 ,
            \RS_TDP36K_$delete_wire$1211_input_2_1 ,
            \RS_TDP36K_$delete_wire$1211_input_2_0 
         }),
        .ADDR_A2({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .ADDR_B1({
            \RS_TDP36K_$delete_wire$1211_input_12_14 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \RS_TDP36K_$delete_wire$1211_input_12_3 ,
            \RS_TDP36K_$delete_wire$1211_input_12_2 ,
            \RS_TDP36K_$delete_wire$1211_input_12_1 ,
            \RS_TDP36K_$delete_wire$1211_input_12_0 
         }),
        .ADDR_B2({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .BE_A1({
            \RS_TDP36K_$delete_wire$1211_input_8_1 ,
            \RS_TDP36K_$delete_wire$1211_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$delete_wire$1211_input_9_1 ,
            \RS_TDP36K_$delete_wire$1211_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$delete_wire$1211_input_18_1 ,
            \RS_TDP36K_$delete_wire$1211_input_18_0 
         }),
        .BE_B2({
            1'b0,
            1'b0
         }),
        .CLK_A1(\RS_TDP36K_$delete_wire$1211_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$delete_wire$1211_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$delete_wire$1211_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$delete_wire$1211_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$delete_wire$1211_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$delete_wire$1211_input_21_0 ),
        .REN_A1(\RS_TDP36K_$delete_wire$1211_input_4_0 ),
        .REN_A2(1'b0),
        .REN_B1(\RS_TDP36K_$delete_wire$1211_input_14_0 ),
        .REN_B2(\RS_TDP36K_$delete_wire$1211_input_15_0 ),
        .WDATA_A1({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .WDATA_A2({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .WDATA_B1({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .WDATA_B2({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .WEN_A1(\RS_TDP36K_$delete_wire$1211_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$delete_wire$1211_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$delete_wire$1211_input_16_0 ),
        .WEN_B2(1'b0),
        .RDATA_A1({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            \RS_TDP36K_$delete_wire$1211_output_0_7 ,
            \RS_TDP36K_$delete_wire$1211_output_0_6 ,
            \RS_TDP36K_$delete_wire$1211_output_0_5 ,
            \RS_TDP36K_$delete_wire$1211_output_0_4 ,
            \RS_TDP36K_$delete_wire$1211_output_0_3 ,
            \RS_TDP36K_$delete_wire$1211_output_0_2 ,
            \RS_TDP36K_$delete_wire$1211_output_0_1 ,
            \RS_TDP36K_$delete_wire$1211_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1(),
        .RDATA_B2()
    );

    DFFRE #(
    ) \dffre_emu_init_sel_33  (
        .C(\dffre_emu_init_sel_33_clock_0_0 ),
        .D(\dffre_emu_init_sel_33_input_0_0 ),
        .E(\dffre_emu_init_sel_33_input_2_0 ),
        .R(\dffre_emu_init_sel_33_input_1_0 ),
        .Q(\dffre_emu_init_sel_33_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto_26  (
        .C(\dffre_$auto_26_clock_0_0 ),
        .D(\dffre_$auto_26_input_0_0 ),
        .E(\dffre_$auto_26_input_2_0 ),
        .R(\dffre_$auto_26_input_1_0 ),
        .Q(\dffre_$auto_26_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000101010000000000010100000000)
    ) \lut_$obuf_dout[3]  (
        .in({
            \lut_$obuf_dout[3]_input_0_4 ,
            \lut_$obuf_dout[3]_input_0_3 ,
            \lut_$obuf_dout[3]_input_0_2 ,
            \lut_$obuf_dout[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$obuf_dout[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$f2g_tx_out_$obuf_dout[3]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$f2g_tx_out_$obuf_dout[3]_input_0_0 
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$f2g_tx_out_$obuf_dout[4]  (
        .in({
            \lut_$f2g_tx_out_$obuf_dout[4]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001101100001010000)
    ) \lut_$obuf_dout[5]  (
        .in({
            1'b0,
            \lut_$obuf_dout[5]_input_0_3 ,
            \lut_$obuf_dout[5]_input_0_2 ,
            \lut_$obuf_dout[5]_input_0_1 ,
            \lut_$obuf_dout[5]_input_0_0 
         }),
        .out(\lut_$obuf_dout[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$f2g_tx_out_$obuf_dout[5]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$f2g_tx_out_$obuf_dout[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100010000000000011000000110000)
    ) \lut_$obuf_dout[6]  (
        .in({
            \lut_$obuf_dout[6]_input_0_4 ,
            \lut_$obuf_dout[6]_input_0_3 ,
            \lut_$obuf_dout[6]_input_0_2 ,
            1'b0,
            \lut_$obuf_dout[6]_input_0_0 
         }),
        .out(\lut_$obuf_dout[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo2  (
        .C(\dffre_$abc$267$lo2_clock_0_0 ),
        .D(\dffre_$abc$267$lo2_input_0_0 ),
        .E(\dffre_$abc$267$lo2_input_2_0 ),
        .R(\dffre_$abc$267$lo2_input_1_0 ),
        .Q(\dffre_$abc$267$lo2_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$f2g_tx_out_$obuf_dout[2]  (
        .in({
            \lut_$f2g_tx_out_$obuf_dout[2]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo3  (
        .C(\dffre_$abc$267$lo3_clock_0_0 ),
        .D(\dffre_$abc$267$lo3_input_0_0 ),
        .E(\dffre_$abc$267$lo3_input_2_0 ),
        .R(\dffre_$abc$267$lo3_input_1_0 ),
        .Q(\dffre_$abc$267$lo3_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000010000000101010100000000)
    ) \lut_$obuf_dout[4]  (
        .in({
            \lut_$obuf_dout[4]_input_0_4 ,
            \lut_$obuf_dout[4]_input_0_3 ,
            \lut_$obuf_dout[4]_input_0_2 ,
            \lut_$obuf_dout[4]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$obuf_dout[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001101000010000000010100000000)
    ) \lut_$obuf_dout[2]  (
        .in({
            \lut_$obuf_dout[2]_input_0_4 ,
            \lut_$obuf_dout[2]_input_0_3 ,
            1'b0,
            \lut_$obuf_dout[2]_input_0_1 ,
            \lut_$obuf_dout[2]_input_0_0 
         }),
        .out(\lut_$obuf_dout[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$f2g_tx_out_$obuf_dout[1]  (
        .in({
            1'b0,
            1'b0,
            \lut_$f2g_tx_out_$obuf_dout[1]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo1  (
        .C(\dffre_$abc$267$lo1_clock_0_0 ),
        .D(\dffre_$abc$267$lo1_input_0_0 ),
        .E(\dffre_$abc$267$lo1_input_2_0 ),
        .R(\dffre_$abc$267$lo1_input_1_0 ),
        .Q(\dffre_$abc$267$lo1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110010000100000001000000010000)
    ) \lut_$obuf_dout[1]  (
        .in({
            \lut_$obuf_dout[1]_input_0_4 ,
            \lut_$obuf_dout[1]_input_0_3 ,
            \lut_$obuf_dout[1]_input_0_2 ,
            1'b0,
            \lut_$obuf_dout[1]_input_0_0 
         }),
        .out(\lut_$obuf_dout[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo7  (
        .C(\dffre_$abc$267$lo7_clock_0_0 ),
        .D(\dffre_$abc$267$lo7_input_0_0 ),
        .E(\dffre_$abc$267$lo7_input_2_0 ),
        .R(\dffre_$abc$267$lo7_input_1_0 ),
        .Q(\dffre_$abc$267$lo7_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000000000000010001000100010)
    ) \lut_$obuf_dout[7]  (
        .in({
            \lut_$obuf_dout[7]_input_0_4 ,
            \lut_$obuf_dout[7]_input_0_3 ,
            \lut_$obuf_dout[7]_input_0_2 ,
            1'b0,
            \lut_$obuf_dout[7]_input_0_0 
         }),
        .out(\lut_$obuf_dout[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1113$techmap$techmap1019$abc$292$auto_300.$logic_not$/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/ffs_map.v:107$818_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$f2g_tx_out_$obuf_dout[0]  (
        .in({
            \lut_$f2g_tx_out_$obuf_dout[0]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo6  (
        .C(\dffre_$abc$267$lo6_clock_0_0 ),
        .D(\dffre_$abc$267$lo6_input_0_0 ),
        .E(\dffre_$abc$267$lo6_input_2_0 ),
        .R(\dffre_$abc$267$lo6_input_1_0 ),
        .Q(\dffre_$abc$267$lo6_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$f2g_tx_out_$obuf_dout[7]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$f2g_tx_out_$obuf_dout[7]_input_0_0 
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo4  (
        .C(\dffre_$abc$267$lo4_clock_0_0 ),
        .D(\dffre_$abc$267$lo4_input_0_0 ),
        .E(\dffre_$abc$267$lo4_input_2_0 ),
        .R(\dffre_$abc$267$lo4_input_1_0 ),
        .Q(\dffre_$abc$267$lo4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo5  (
        .C(\dffre_$abc$267$lo5_clock_0_0 ),
        .D(\dffre_$abc$267$lo5_input_0_0 ),
        .E(\dffre_$abc$267$lo5_input_2_0 ),
        .R(\dffre_$abc$267$lo5_input_1_0 ),
        .Q(\dffre_$abc$267$lo5_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1232  (
        .in({
            \lut_$auto_1232_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1232_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1230  (
        .in({
            \lut_$auto_1230_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1230_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$267$lo0  (
        .C(\dffre_$abc$267$lo0_clock_0_0 ),
        .D(\dffre_$abc$267$lo0_input_0_0 ),
        .E(\dffre_$abc$267$lo0_input_2_0 ),
        .R(\dffre_$abc$267$lo0_input_1_0 ),
        .Q(\dffre_$abc$267$lo0_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000111110000000)
    ) \lut_$obuf_dout[0]  (
        .in({
            1'b0,
            \lut_$obuf_dout[0]_input_0_3 ,
            \lut_$obuf_dout[0]_input_0_2 ,
            \lut_$obuf_dout[0]_input_0_1 ,
            \lut_$obuf_dout[0]_input_0_0 
         }),
        .out(\lut_$obuf_dout[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1227  (
        .in({
            \lut_$auto_1227_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1227_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$f2g_tx_out_$obuf_dout[6]  (
        .in({
            1'b0,
            1'b0,
            \lut_$f2g_tx_out_$obuf_dout[6]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$f2g_tx_out_$obuf_dout[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1215  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1215_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1215_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1233  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1233_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1233_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_1217  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_1217_input_0_0 
         }),
        .out(\lut_$auto_1217_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_1216  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_1216_input_0_0 
         }),
        .out(\lut_$auto_1216_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_1228  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_1228_input_0_0 
         }),
        .out(\lut_$auto_1228_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_1226  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_1226_input_0_0 
         }),
        .out(\lut_$auto_1226_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1224  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1224_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1224_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1225  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1225_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1225_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1222  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1222_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1222_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1223  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1223_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1223_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1229  (
        .in({
            \lut_$auto_1229_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1229_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1231  (
        .in({
            \lut_$auto_1231_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1231_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1221  (
        .in({
            \lut_$auto_1221_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1221_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_1220  (
        .in({
            \lut_$auto_1220_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1220_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1218  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1218_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1218_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_1219  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_1219_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_1219_output_0_0 )
    );


endmodule
