// Seed: 3264015299
module module_0 (
    input logic id_0,
    input tri0 id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  assign id_6[1'h0] = id_3;
  reg   id_7;
  logic id_8;
  initial begin
    if (1)
      if (id_1[1'd0 : 1'h0]) id_4[1 : 1'd0] <= 1;
      else begin
        id_4[1] <= id_7;
      end
  end
endmodule
