/*
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *
 * Author: Youngmin Nam <youngmin.nam@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for Exynos9630 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_9630_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_9630_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define INTREQ__ALIVE_CP_ACTIVE		0
#define INTREQ__ALIVE_EINT0		1
#define INTREQ__ALIVE_EINT1		2
#define INTREQ__ALIVE_EINT2		3
#define INTREQ__ALIVE_EINT3		4
#define INTREQ__ALIVE_EINT4		5
#define INTREQ__ALIVE_EINT5		6
#define INTREQ__ALIVE_EINT6		7
#define INTREQ__ALIVE_EINT7		8
#define INTREQ__ALIVE_EINT8		9
#define INTREQ__ALIVE_EINT9		10
#define INTREQ__ALIVE_EINT10		11
#define INTREQ__ALIVE_EINT11		12
#define INTREQ__ALIVE_GNSS_ACTIVE		13
#define INTREQ__ALIVE_WLBT_ACTIVE		14
#define INTREQ_COMB_NONSECURE_SYSREG_VGPIO2AP		15
#define INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_APM		16
#define INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_APM		17
#define INTREQ__DBGCORE_UART		18
#define INTREQ__MAILBOX_APM2AP		19
#define INTREQ__MAILBOX_CP2AP		20
#define INTREQ__MAILBOX_DBGCORE2AP		21
#define INTREQ__MAILBOX_GNSS2AP		22
#define INTREQ__MAILBOX_WLBT2ABOX		23
#define INTREQ__MAILBOX_WLBT2AP		24
#define INTREQ__NOTIFY		25
#define INTREQ__RFMSPEEDY_APM		26
#define INTREQ__RTC_ALARM_INT		27
#define INTREQ__RTC_TIC_INT_0		28
#define INTREQ__S_MAILBOX_CP2AP		29
#define INTREQ__TOP_RTC_ALARM_INT		30
#define INTREQ__TOP_RTC_TIC_INT_0		31
#define INTREQ__AUD_ABOX_GIC400_MCPU		32
#define INTREQ__AUD_WDT		33
#define INTREQ__SYSMMU_ABOX_S1_NS		34
#define INTREQ__SYSMMU_ABOX_S1_S		35
#define INTREQ__SYSMMU_ABOX_S2		36
#define INTREQ__PDMA0		37
#define INTREQ__SPDMA0		38
#define INTREQ__SYSMMU_AXI_D_BUSC_O_INTERRUPT_S2		39
#define INTREQ__TREX_D_BUSC_debugInterrupt		40
#define INTREQ__TREX_D_BUSC_ppcInterrupt_CORE0		41
#define INTREQ__EXT_INTH0_0		42
#define INTREQ__EXT_INTH0_1		43
#define INTREQ__EXT_INTH0_2		44
#define INTREQ__EXT_INTH0_3		45
#define INTREQ__EXT_INTH0_4		46
#define INTREQ__EXT_INTH0_5		47
#define INTREQ__EXT_INTH0_6		48
#define INTREQ__EXT_INTH0_7		49
#define INTREQ__EXT_INTH1_0		50
#define INTREQ__EXT_INTH1_1		51
#define INTREQ__EXT_INTH1_2		52
#define INTREQ__EXT_INTH1_3		53
#define INTREQ__EXT_INTH2_0		54
#define INTREQ__EXT_INTH2_1		55
#define INTREQ__EXT_INTH2_2		56
#define INTREQ__EXT_INTH2_3		57
#define INTREQ__EXT_INTH2_4		58
#define INTREQ__EXT_INTH2_5		59
#define INTREQ__I2C_CHUB0		60
#define INTREQ__I2C_CHUB1		61
#define INTREQ__I2C_CHUB2		62
#define INTREQ__PDMA_CHUB		63
#define INTREQ__TIMER_CHUB		64
#define INTREQ__USI_CHUB0		65
#define INTREQ__USI_CHUB1		66
#define INTREQ__USI_CHUB2		67
#define INTREQ__WDT_CHUB		68
#define INTRQ_PWM_CHUB_0		69
#define INTRQ_PWM_CHUB_1		70
#define INTRQ_PWM_CHUB_2		71
#define INTRQ_PWM_CHUB_3		72
#define INTREQ__ADC_CMGP2AP		73
#define INTREQ__ADC_CMGP2AP2		74
#define INTREQ__EXT_INTM00		75
#define INTREQ__EXT_INTM01		76
#define INTREQ__EXT_INTM02		77
#define INTREQ__EXT_INTM03		78
#define INTREQ__EXT_INTM04		79
#define INTREQ__EXT_INTM05		80
#define INTREQ__EXT_INTM06		81
#define INTREQ__EXT_INTM07		82
#define INTREQ__EXT_INTM08		83
#define INTREQ__EXT_INTM09		84
#define INTREQ__EXT_INTM10		85
#define INTREQ__EXT_INTM11		86
#define INTREQ__EXT_INTM12		87
#define INTREQ__EXT_INTM13		88
#define INTREQ__EXT_INTM14		89
#define INTREQ__EXT_INTM15		90
#define INTREQ__I2C_CMGP0		91
#define INTREQ__I2C_CMGP1		92
#define INTREQ__I2C_CMGP2		93
#define INTREQ__I2C_CMGP3		94
#define INTREQ__I3C_CMGP		95
#define INTREQ__USI_CMGP0		96
#define INTREQ__USI_CMGP1		97
#define INTREQ__USI_CMGP2		98
#define INTREQ__USI_CMGP3		99
#define INTREQ__CPUCL0_CLUSTERPMUIRQ		100
#define INTREQ__CPUCL0_COMMIRQ_0		101
#define INTREQ__CPUCL0_COMMIRQ_1		102
#define INTREQ__CPUCL0_COMMIRQ_2		103
#define INTREQ__CPUCL0_COMMIRQ_3		104
#define INTREQ__CPUCL0_COMMIRQ_4		105
#define INTREQ__CPUCL0_COMMIRQ_5		106
#define INTREQ__CPUCL0_COMMIRQ_6		107
#define INTREQ__CPUCL0_COMMIRQ_7		108
#define INTREQ__CPUCL0_CTIIRQ_0		109
#define INTREQ__CPUCL0_CTIIRQ_1		110
#define INTREQ__CPUCL0_CTIIRQ_2		111
#define INTREQ__CPUCL0_CTIIRQ_3		112
#define INTREQ__CPUCL0_CTIIRQ_4		113
#define INTREQ__CPUCL0_CTIIRQ_5		114
#define INTREQ__CPUCL0_CTIIRQ_6		115
#define INTREQ__CPUCL0_CTIIRQ_7		116
#define INTREQ__CPUCL0_ERRIRQ_0		117
#define INTREQ__CPUCL0_ERRIRQ_1		118
#define INTREQ__CPUCL0_ERRIRQ_2		119
#define INTREQ__CPUCL0_ERRIRQ_3		120
#define INTREQ__CPUCL0_ERRIRQ_4		121
#define INTREQ__CPUCL0_ERRIRQ_5		122
#define INTREQ__CPUCL0_ERRIRQ_6		123
#define INTREQ__CPUCL0_ERRIRQ_7		124
#define INTREQ__CPUCL0_ERRIRQ_8		125
#define INTREQ__CPUCL0_FAULTIRQ_0		126
#define INTREQ__CPUCL0_FAULTIRQ_1		127
#define INTREQ__CPUCL0_FAULTIRQ_2		128
#define INTREQ__CPUCL0_FAULTIRQ_3		129
#define INTREQ__CPUCL0_FAULTIRQ_4		130
#define INTREQ__CPUCL0_FAULTIRQ_5		131
#define INTREQ__CPUCL0_FAULTIRQ_6		132
#define INTREQ__CPUCL0_FAULTIRQ_7		133
#define INTREQ__CPUCL0_FAULTIRQ_8		134
#define INTREQ__CPUCL0_PMUIRQ_0		135
#define INTREQ__CPUCL0_PMUIRQ_1		136
#define INTREQ__CPUCL0_PMUIRQ_2		137
#define INTREQ__CPUCL0_PMUIRQ_3		138
#define INTREQ__CPUCL0_PMUIRQ_4		139
#define INTREQ__CPUCL0_PMUIRQ_5		140
#define INTREQ__CPUCL0_PMUIRQ_6		141
#define INTREQ__CPUCL0_PMUIRQ_7		142
#define INTREQ__HPM_CPUCL0		143
#define INTREQ__CSIS0		144
#define INTREQ__CSIS1		145
#define INTREQ__CSIS2		146
#define INTREQ__CSIS3		147
#define INTREQ__CSIS4		148
#define INTREQ__CSIS_DMA0		149
#define INTREQ__CSIS_DMA1		150
#define INTREQ__CSIS_DMA2		151
#define INTREQ__CSIS_DMA3		152
#define INTREQ__CSIS_DMA4		153
#define INTREQ__OIS_MCU_CSIS		154
#define INTREQ__PDP_TOP0		155
#define INTREQ__PDP_TOP1		156
#define INTREQ__PDP_TOP2		157
#define INTREQ__PDP_TOP3		158
#define INTREQ__PDP_TOP4		159
#define INTREQ__PDP_TOP5		160
#define INTREQ__STRP_DMA0		161
#define INTREQ__STRP_DMA1		162
#define INTREQ__STRP_DMA2		163
#define INTREQ__SYSMMU_D0_CSIS_S1_NS		164
#define INTREQ__SYSMMU_D0_CSIS_S1_S		165
#define INTREQ__SYSMMU_D0_CSIS_S2		166
#define INTREQ__SYSMMU_D1_CSIS_S1_NS		167
#define INTREQ__SYSMMU_D1_CSIS_S1_S		168
#define INTREQ__SYSMMU_D1_CSIS_S2		169
#define INTREQ__ZSL_DMA0		170
#define INTREQ__ZSL_DMA1		171
#define INTREQ__ZSL_DMA2		172
#define INTREQ__DSPC_0		173
#define INTREQ__DSPC_1		174
#define INTREQ__DSPC_2		175
#define INTREQ__DSPC_3		176
#define INTREQ__DSPC_4		177
#define INTREQ__HPM		178
#define INTREQ__NPUC0_0		179
#define INTREQ__NPUC0_1		180
#define INTREQ__NPUC0_2		181
#define INTREQ__NPUC0_3		182
#define INTREQ__SYSMMU_DNC0_interrupt_s1_ns		183
#define INTREQ__SYSMMU_DNC0_interrupt_s1_s		184
#define INTREQ__SYSMMU_DNC0_interrupt_s2		185
#define INTREQ__SYSMMU_DNC1_interrupt_s1_ns		186
#define INTREQ__SYSMMU_DNC1_interrupt_s1_s		187
#define INTREQ__SYSMMU_DNC1_interrupt_s2		188
#define INTREQ__SYSMMU_DNC2_interrupt_s1_ns		189
#define INTREQ__SYSMMU_DNC2_interrupt_s1_s		190
#define INTREQ__SYSMMU_DNC2_interrupt_s2		191
#define INTREQ__DNS0_0		192
#define INTREQ__DNS0_1		193
#define INTREQ__SYSMMU_DNS_S1_NS		194
#define INTREQ__SYSMMU_DNS_S1_S		195
#define INTREQ__SYSMMU_DNS_S2		196
#define INTREQ__DPU_DECON0_DQE_DIMMING_END		197
#define INTREQ__DPU_DECON0_DQE_DIMMING_START		198
#define INTREQ__DPU_DECON0_EXTRA		199
#define INTREQ__DPU_DECON0_FRAME_DONE		200
#define INTREQ__DPU_DECON0_FRAME_START		201
#define INTREQ__DPU_DECON1_EXTRA		202
#define INTREQ__DPU_DECON1_FRAME_DONE		203
#define INTREQ__DPU_DECON1_FRAME_START		204
#define INTREQ__DPU_DECON2_EXTRA		205
#define INTREQ__DPU_DECON2_FRAME_DONE		206
#define INTREQ__DPU_DECON2_FRAME_START		207
#define INTREQ__DPU_DMA_L0		208
#define INTREQ__DPU_DMA_L1		209
#define INTREQ__DPU_DMA_L2		210
#define INTREQ__DPU_DMA_L3		211
#define INTREQ__DPU_DPP_L0		212
#define INTREQ__DPU_DPP_L1		213
#define INTREQ__DPU_DPP_L2		214
#define INTREQ__DPU_DPP_L3		215
#define INTREQ__DPU_DSIM0		216
#define INTREQ__DPU_DSIM1		217
#define INTREQ__SMMU_DPU_S1_NS		218
#define INTREQ__SMMU_DPU_S1_S		219
#define INTREQ__SMMU_DPU_S2		220
#define INTREQ__G2D		221

#define INTREQ__HDCP	222
#define INTREQ__TBASE	223
#define INTREQ__SECURE_LOG      224
#define INTREQ__RPMB	225

#define INTREQ__JPEG		226
#define INTREQ__M2M		227
#define INTREQ__PPMU_D0_G2D_interrupt_upper_or_normal		228
#define INTREQ__PPMU_D1_G2D_interrupt_upper_or_normal		229
#define INTREQ__SYSMMU_D0_G2D_N		230
#define INTREQ__SYSMMU_D0_G2D_S		231
#define INTREQ__SYSMMU_D0_G2D_S2		232
#define INTREQ__SYSMMU_D1_G2D_N		233
#define INTREQ__SYSMMU_D1_G2D_S		234
#define INTREQ__SYSMMU_D1_G2D_S2		235
#define INTREQ__G3D_IRQEVENT		236
#define INTREQ__G3D_IRQGPU		237
#define INTREQ__G3D_IRQJOB		238
#define INTREQ__G3D_IRQMMU		239
#define INTREQ__HPM_IRQ_G3D		240
#define INTREQ__GNSS_SW_INT		241
#define INTREQ__GNSS_WAKEUP_INT		242
#define INTREQ__GNSS_WDOG_RESET		243
#define INTREQ__GPIO_HSI		244
#define INTREQ__MMC_EMBD		245
#define INTREQ__PPMU_HSI_UPPER		246
#define INTREQ__S2MPU_D_HSI		247
#define INTREQ__UFS_EMBD		248
#define INTREQ__IPP_CH0_0		249
#define INTREQ__IPP_CH0_1		250
#define INTREQ__IPP_CH1_0		251
#define INTREQ__IPP_CH1_1		252
#define INTREQ__IPP_CH2_0		253
#define INTREQ__IPP_CH2_1		254
#define INTREQ__SYSMMU_D_IPP_S1_S		255
#define INTREQ__SYSMMU_IPP_S1_NS		256
#define INTREQ__SYSMMU_IPP_S2		257
#define INTREQ__GDC_IRQ		258
#define INTREQ__MCSC_OTF0		259
#define INTREQ__SYSMMU_D0_MCSC_S1_NS		260
#define INTREQ__SYSMMU_D0_MCSC_S1_S		261
#define INTREQ__SYSMMU_D0_MCSC_S2		262
#define INTREQ__SYSMMU_D1_MCSC_S1_NS		263
#define INTREQ__SYSMMU_D1_MCSC_S1_S		264
#define INTREQ__SYSMMU_D1_MCSC_S2		265
#define INTREQ__MFC		266
#define INTREQ__SYSMMU_MFCD0_interrupt_s1_ns		267
#define INTREQ__SYSMMU_MFCD0_interrupt_s1_s		268
#define INTREQ__SYSMMU_MFCD0_interrupt_s2		269
#define INTREQ__SYSMMU_MFCD1_interrupt_s1_ns		270
#define INTREQ__SYSMMU_MFCD1_interrupt_s1_s		271
#define INTREQ__SYSMMU_MFCD1_interrupt_s2		272
#define INTREQ__WFD		273
#define INTREQ__DERATE_INTR_MIF0		274
#define INTREQ__DMC_INTR_MIF0		275
#define INTREQ__DMC_PEREV_INTR_MIF0		276
#define INTREQ__HIGHTEMP_INTR_MIF0		277
#define INTREQ__NORMTEMP_INTR_MIF0		278
#define INTREQ__PPMU_UPPER_OR_NORMAL_MIF0		279
#define INTREQ__TEMPERR_INTR_MIF0		280
#define INTREQ__DERATE_INTR_MIF1		281
#define INTREQ__DMC_INTR_MIF1		282
#define INTREQ__DMC_PEREV_INTR_MIF1		283
#define INTREQ__HIGHTEMP_INTR_MIF1		284
#define INTREQ__NORMTEMP_INTR_MIF1		285
#define INTREQ__PPMU_UPPER_OR_NORMAL_MIF1		286
#define INTREQ__TEMPERR_INTR_MIF1		287
#define INTREQ_RESET_REQ		288
#define SFR_BUS_RDY		289
#define INTREQ__NPU_0		290
#define INTREQ__NPU_1		291
#define INTREQ__BC_EMUL		292
#define INTREQ__GPIO_MMCCARD		293
#define INTREQ__GPIO_PERI		294
#define INTREQ__I2C_OIS		295
#define INTREQ__MCT_G0		296
#define INTREQ__MCT_G1		297
#define INTREQ__MCT_G2		298
#define INTREQ__MCT_G3		299
#define INTREQ__MCT_L0		300
#define INTREQ__MCT_L1		301
#define INTREQ__MCT_L2		302
#define INTREQ__MCT_L3		303
#define INTREQ__MCT_L4		304
#define INTREQ__MCT_L5		305
#define INTREQ__MCT_L6		306
#define INTREQ__MCT_L7		307
#define INTREQ__MMC_CARD		308
#define INTREQ__OTP_CON_BIRA		309
#define INTREQ__OTP_CON_TOP		310
#define INTREQ__PPMU_PERI		311
#define INTREQ__PWM0		312
#define INTREQ__PWM1		313
#define INTREQ__PWM2		314
#define INTREQ__PWM3		315
#define INTREQ__PWM4		316
#define INTREQ__S2MPU_D_PERI		317
#define INTREQ__SPI_OIS		318
#define INTREQ__TMU		319
#define INTREQ__UART_DBG		320
#define INTREQ__USI00_I2C		321
#define INTREQ__USI00_USI		322
#define INTREQ__USI01_I2C		323
#define INTREQ__USI01_USI		324
#define INTREQ__USI02_I2C		325
#define INTREQ__USI02_USI		326
#define INTREQ__USI03_I2C		327
#define INTREQ__USI03_USI		328
#define INTREQ__USI04_I2C		329
#define INTREQ__USI04_USI		330
#define INTREQ__USI05_I2C		331
#define INTREQ__USI05_USI		332
#define INTREQ__WDT0		333
#define INTREQ__WDT1		334
#define INTREQ__SSPCORE_0		335
#define INTREQ__SSPCORE_1		336
#define INTREQ__SSPCORE_2		337
#define INTREQ__SSPCORE_3		338
#define INTREQ__SSPCORE_NS		339
#define INTREQ__SSPCORE_S		340
#define INTREQ__ORBMCH		341
#define INTREQ__SYSMMU_D0_TNR_S1_NS		342
#define INTREQ__SYSMMU_D0_TNR_S1_S		343
#define INTREQ__SYSMMU_D0_TNR_S2		344
#define INTREQ__SYSMMU_D1_TNR_S1_NS		345
#define INTREQ__SYSMMU_D1_TNR_S1_S		346
#define INTREQ__SYSMMU_D1_TNR_S2		347
#define INTREQ__TNR		348
#define INTREQ__DP_LINK		349
#define INTREQ__PPMU_D0_or_D1_G3D_interrupt_upper_or_normal		350
#define INTREQ__PPMU_USB_UPPER		351
#define INTREQ__S2MPU_D_USB		352
#define INTREQ__USB2_REMOTE_CONNECT_GIC		353
#define INTREQ__USB2_REMOTE_TIMER_GIC		354
#define INTREQ__USB2_REMOTE_WAKEUP_GIC		355
#define INTREQ__USB20_PHY_FSVMINUS_GIC		356
#define INTREQ__USB20_PHY_FSVPLUS_GIC		357
#define INTREQ__PPCFW_G3D_interrupt_upper_or_normal		358
#define INTREQ__SYSMMU_D0_G3D		359
#define INTREQ__CLAHE		360
#define INTREQ__SYSMMU_VRA_S1_NS		361
#define INTREQ__SYSMMU_VRA_S1_S		362
#define INTREQ__SYSMMU_VRA_S2		363
#define INTREQ__VRA		364
#define INTREQ__MAILBOX_AP_VTS		365
#define INTREQ__WDT_VTS		366
#define WB2AP_CFG_REQ		367
#define WB2AP_WDOG_RESET_REQ_IRQ		368
#define INTREQ__SYSMMU_D1_G3D		369
#define INTREQ__USB31DRD_GIC_0		370
#define INTREQ__USB31DRD_GIC_1		371
#define O_USER_DEFINED_OUT_ALIVE_3		372
#define INTREQ__USB31DRD_REWA_WAKEUP		373
#define O_USER_DEFINED_OUT_ALIVE_5		374
/*
#define -		375
#define -		376
#define -		377
#define -		378
#define -		379
#define -		380
#define -		381
#define -		382
#define -		383
#define -		384
#define -		385
#define -		386
#define -		387
#define -		388
#define -		389
#define -		390
#define -		391
#define -		392
#define -		393
#define -		394
#define -		395
#define -		396
#define -		397
#define -		398
#define -		399
#define -		400
#define -		401
#define -		402
#define -		403
#define -		404
#define -		405
#define -		406
#define -		407
#define -		408
#define -		409
#define -		410
#define -		411
#define -		412
#define -		413
#define -		414
#define -		415
#define -		416
#define -		417
#define -		418
#define -		419
#define -		420
#define -		421
#define -		422
#define -		423
#define -		424
#define -		425
#define -		426
#define -		427
#define -		428
#define -		429
#define -		430
*/
#define INTREQ__SYSMMU_AXI_D_CORE1_O_INTERRUPT_S2		431
#define INTREQ__SYSMMU_ACEL_D_DIT_O_INTERRUPT_S2		432
#define INTREQ__PUF_UNCORRECT_INT		433
#define INTREQ__PUF_SEC_INT		434
#define INTREQ__PPMU_ACE_CPUCL1_INTERRUPT		435
#define INTREQ__PPMU_ACE_CPUCL0_INTERRUPT		436
#define INTREQ__CORE_CON_ALIVE_INTERRUPT		437
#define INTREQ__RTIC		438
#define INTREQ__SSS_SWDT1		439
#define INTREQ__SSS_SWDT2		440
#define INTREQ__SSS		441
#define INTREQ__SSS_NS_MB		442
#define INTREQ__SSS_S_MB		443
#define INTREQ__SSS_DMA		444
#define INTREQ__SSS_KM		445
#define INTREQ__TREX_D_CORE_S_CCI1		446
#define INTREQ__TREX_D_CORE_DIT		447
#define INTREQ__TREX_D_CORE_MODEM1		448
#define INTREQ__TREX_D_NRT_PPMU_SIREX		449
#define INTREQ__TREX_D_NRT_DEBUG_INT		450
#define INTREQ__TREX_P_CORE_DEBUG_INT		451
#define INTREQ__TREX_D_CORE_DEBUG_INT		452
#define INTREQ__TREX_D_CORE_PPMU_CP_MEM1		453
#define INTREQ__TREX_D_CORE_PPMU_CP_MEM0		454
#define INTREQ__TREX_D_CORE_PPMU_RT_MEM1		455
#define INTREQ__TREX_D_CORE_PPMU_RT_MEM0		456
#define INTREQ__TREX_D_NRT_PPMU_NRT_MEM1		457
#define INTREQ__TREX_D_NRT_PPMU_NRT_MEM0		458
#define INTREQ__TREX_D_CORE_PPMU_WLBT		459
#define INTREQ__TREX_D_CORE_PPMU_MODEM		460
#define INTREQ__TREX_D_CORE_PPMU_GNSS 		461
#define INTREQ__TREX_D_CORE_PPMU_G3D		462
#define INTREQ__CCI_nEVENTCNTOF7		463
#define INTREQ__CCI_nEVENTCNTOF6		464
#define INTREQ__CCI_nEVENTCNTOF5		465
#define INTREQ__CCI_nEVENTCNTOF4		466
#define INTREQ__CCI_nEVENTCNTOF3		467
#define INTREQ__CCI_nEVENTCNTOF2		468
#define INTREQ__CCI_nEVENTCNTOF1		469
#define INTREQ__CCI_nEVENTCNTOF0		470
#define INTREQ__PPMU_ACE_CPUCL1_UPN		471
#define INTREQ__PPMU_ACE_CPUCL0_UPN		472
#define INTREQ__CCI_NERR		473
#define INTREQ__TREX_D_CORE_S_CCI0		474
#define INTREQ__DIT_RX2_END		475
#define INTREQ__DIT_RX1_END		476
#define INTREQ__DIT_RX0_END		477
#define INTREQ__DIT_TX_END		478
#define INTREQ__DIT_BUS_ERR		479

#endif	/* _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_9630_H */
