Analysis & Synthesis report for top_module
Fri Apr 11 00:41:48 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_module|uart_tx:UART_TX|state
 11. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state
 12. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state
 13. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state
 14. State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state
 15. State Machine - |top_module|uart_rx:UART_RX|state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated
 23. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_9pd1:auto_generated
 24. Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0|altsyncram_tk81:auto_generated
 25. Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 27. Parameter Settings for User Entity Instance: uart_rx:UART_RX
 28. Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR
 29. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT
 30. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit
 31. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register
 32. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register2
 33. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst
 34. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator
 35. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst
 36. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst
 37. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store
 38. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst
 39. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1
 40. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2
 41. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst
 42. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2
 43. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3
 44. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4
 45. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5
 46. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6
 47. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7
 48. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst
 49. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|sub_M_RADIX2:modify_radix2_inst
 50. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst
 51. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst
 52. Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA
 53. Parameter Settings for User Entity Instance: uart_tx:UART_TX
 54. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
 55. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
 56. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0
 57. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0
 58. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2
 59. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult3
 60. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult1
 62. altsyncram Parameter Settings by Entity Instance
 63. lpm_mult Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst"
 65. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2"
 66. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"
 67. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 11 00:41:48 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,034                                       ;
;     Total combinational functions  ; 726                                         ;
;     Dedicated logic registers      ; 552                                         ;
; Total registers                    ; 552                                         ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,104                                      ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C6        ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; ../sub_M_RADIX2.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/sub_M_RADIX2.v                                            ;         ;
; ../TWIDLE_14_bit_final_STAGE_2.v                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v                             ;         ;
; ../TWIDLE_14_bit_final_STAGE_1.v                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v                             ;         ;
; ../new_adress_genarator.v                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/new_adress_genarator.v                                    ;         ;
; ../INVERT.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/INVERT.v                                                  ;         ;
; ../out_addres_generator.v                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/out_addres_generator.v                                    ;         ;
; ../CONTROL2.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v                                                ;         ;
; ../multiplexor.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/multiplexor.v                                             ;         ;
; ../demultiplexor.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/demultiplexor.v                                           ;         ;
; ../shift_register.v                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/shift_register.v                                          ;         ;
; ../TWIDLE_14_bit.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v                                           ;         ;
; ../MODIFY_RADIX2.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v                                           ;         ;
; ../uart_rx.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_rx.v                                                 ;         ;
; ../MODIFY_FFT.v                                   ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v                                              ;         ;
; ../uart_tx.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_tx.v                                                 ;         ;
; ../PROCESS_O_DATA.v                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/PROCESS_O_DATA.v                                          ;         ;
; ../top_module.v                                   ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v                                              ;         ;
; ../RAM.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/RAM.v                                                     ;         ;
; ../RADIX2.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v                                                  ;         ;
; ../INVERT_ADDR.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/INVERT_ADDR.v                                             ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; aglobal191.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                 ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_9pd1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/altsyncram_9pd1.tdf                            ;         ;
; db/altsyncram_tk81.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/altsyncram_tk81.tdf                            ;         ;
; db/top_module.ram0_twidle_14_bit_e0be1f72.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/top_module.ram0_twidle_14_bit_e0be1f72.hdl.mif ;         ;
; db/altsyncram_uk81.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/altsyncram_uk81.tdf                            ;         ;
; db/top_module.ram1_twidle_14_bit_e0be1f72.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/top_module.ram1_twidle_14_bit_e0be1f72.hdl.mif ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                   ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;         ;
; multcore.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                                   ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                   ;         ;
; altshift.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                   ;         ;
; db/mult_v6t.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/mult_v6t.tdf                                   ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,034     ;
;                                             ;           ;
; Total combinational functions               ; 726       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 138       ;
;     -- 3 input functions                    ; 451       ;
;     -- <=2 input functions                  ; 137       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 440       ;
;     -- arithmetic mode                      ; 286       ;
;                                             ;           ;
; Total registers                             ; 552       ;
;     -- Dedicated logic registers            ; 552       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 24        ;
; Total memory bits                           ; 15104     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 628       ;
; Total fan-out                               ; 4877      ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name          ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_module                                               ; 726 (1)             ; 552 (0)                   ; 15104       ; 16           ; 0       ; 8         ; 24   ; 0            ; |top_module                                                                                                                  ; top_module           ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                              ; 7 (7)               ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                          ; INVERT_ADDR          ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                                ; 578 (0)             ; 348 (0)                   ; 15104       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                            ; MODIFY_FFT           ; work         ;
;       |MODIFY_CONTROL:control_unit|                       ; 111 (19)            ; 68 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit                                                                ; MODIFY_CONTROL       ; work         ;
;          |INVERT:invert_inst|                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst                                             ; INVERT               ; work         ;
;          |new_adress_genarator:new_adress_genarator_inst| ; 67 (67)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst                 ; new_adress_genarator ; work         ;
;          |out_addres_generator:out_addres_generator|      ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator                      ; out_addres_generator ; work         ;
;          |shift_register:shift_reg_inst|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst                                  ; shift_register       ; work         ;
;       |MODIFY_RADIX2:modify_radix2_inst|                  ; 358 (96)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst                                                           ; MODIFY_RADIX2        ; work         ;
;          |RADIX2:radix2_inst|                             ; 262 (170)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst                                        ; RADIX2               ; work         ;
;             |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult0                         ; lpm_mult             ; work         ;
;                |mult_v6t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult0|mult_v6t:auto_generated ; mult_v6t             ; work         ;
;             |lpm_mult:Mult1|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult1                         ; lpm_mult             ; work         ;
;                |mult_v6t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult1|mult_v6t:auto_generated ; mult_v6t             ; work         ;
;             |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2                         ; lpm_mult             ; work         ;
;                |mult_v6t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2|mult_v6t:auto_generated ; mult_v6t             ; work         ;
;             |lpm_mult:Mult3|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult3                         ; lpm_mult             ; work         ;
;                |mult_v6t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult3|mult_v6t:auto_generated ; mult_v6t             ; work         ;
;       |RAM:ram_data_store|                                ; 55 (55)             ; 55 (55)                   ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store                                                                         ; RAM                  ; work         ;
;          |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                 ; altsyncram           ; work         ;
;             |altsyncram_9pd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated                  ; altsyncram_9pd1      ; work         ;
;          |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                 ; altsyncram           ; work         ;
;             |altsyncram_9pd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_9pd1:auto_generated                  ; altsyncram_9pd1      ; work         ;
;       |TWIDLE_14_bit:TWIDLE_14_bit_inst|                  ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst                                                           ; TWIDLE_14_bit        ; work         ;
;          |altsyncram:cos_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0                                      ; altsyncram           ; work         ;
;             |altsyncram_uk81:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated       ; altsyncram_uk81      ; work         ;
;          |altsyncram:sin_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0                                      ; altsyncram           ; work         ;
;             |altsyncram_tk81:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0|altsyncram_tk81:auto_generated       ; altsyncram_tk81      ; work         ;
;       |demultiplexor:demux_inst|                          ; 3 (3)               ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst                                                                   ; demultiplexor        ; work         ;
;       |multiplexor:mux_inst|                              ; 51 (51)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst                                                                       ; multiplexor          ; work         ;
;       |shift_register:shift_reg_inst2|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2                                                             ; shift_register       ; work         ;
;       |shift_register:shift_reg_inst3|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3                                                             ; shift_register       ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                        ; 30 (30)             ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                    ; PROCESS_O_DATA       ; work         ;
;    |uart_rx:UART_RX|                                      ; 62 (62)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_rx:UART_RX                                                                                                  ; uart_rx              ; work         ;
;    |uart_tx:UART_TX|                                      ; 48 (48)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_tx:UART_TX                                                                                                  ; uart_tx              ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                               ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384  ; None                                              ;
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_9pd1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384  ; None                                              ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram1_TWIDLE_14_bit_e0be1f72.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0|altsyncram_tk81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram0_TWIDLE_14_bit_e0be1f72.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|uart_tx:UART_TX|state                                                          ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; state.s_done ; state.s_stop ; state.s_wr ; state.s_start2 ; state.s_start1 ; state.s_idle ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; state.s_idle   ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; state.s_start1 ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; state.s_start2 ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; state.s_wr     ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; state.s_stop   ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; state.s_done   ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state                                   ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; Name            ; cur_state.WAIT ; cur_state.WRITE ; cur_state.IDLE ; cur_state.DONE ; cur_state.READ ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; cur_state.IDLE  ; 0              ; 0               ; 0              ; 0              ; 0              ;
; cur_state.WRITE ; 0              ; 1               ; 1              ; 0              ; 0              ;
; cur_state.WAIT  ; 1              ; 0               ; 1              ; 0              ; 0              ;
; cur_state.READ  ; 0              ; 0               ; 1              ; 0              ; 1              ;
; cur_state.DONE  ; 0              ; 0               ; 1              ; 1              ; 0              ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state ;
+------------------+------------------+----------------+------------------+------------------+--------------------------------------+
; Name             ; cur_state.WAIT_1 ; cur_state.DONE ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE                       ;
+------------------+------------------+----------------+------------------+------------------+--------------------------------------+
; cur_state.IDLE   ; 0                ; 0              ; 0                ; 0                ; 0                                    ;
; cur_state.READ_1 ; 0                ; 0              ; 0                ; 1                ; 1                                    ;
; cur_state.READ_2 ; 0                ; 0              ; 1                ; 0                ; 1                                    ;
; cur_state.DONE   ; 0                ; 1              ; 0                ; 0                ; 1                                    ;
; cur_state.WAIT_1 ; 1                ; 0              ; 0                ; 0                ; 1                                    ;
+------------------+------------------+----------------+------------------+------------------+--------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state ;
+-----------------+----------------+-----------------+----------------+------------------------------------------------------------------+
; Name            ; cur_state.DONE ; cur_state.READ1 ; cur_state.READ ; cur_state.IDLE                                                   ;
+-----------------+----------------+-----------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE  ; 0              ; 0               ; 0              ; 0                                                                ;
; cur_state.READ  ; 0              ; 0               ; 1              ; 1                                                                ;
; cur_state.READ1 ; 0              ; 1               ; 0              ; 1                                                                ;
; cur_state.DONE  ; 1              ; 0               ; 0              ; 1                                                                ;
+-----------------+----------------+-----------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state                               ;
+-------------------+----------------+-------------------+-------------------+----------------+
; Name              ; cur_state.READ ; cur_state.WRITE_2 ; cur_state.WRITE_1 ; cur_state.IDLE ;
+-------------------+----------------+-------------------+-------------------+----------------+
; cur_state.IDLE    ; 0              ; 0                 ; 0                 ; 0              ;
; cur_state.WRITE_1 ; 0              ; 0                 ; 1                 ; 1              ;
; cur_state.WRITE_2 ; 0              ; 1                 ; 0                 ; 1              ;
; cur_state.READ    ; 1              ; 0                 ; 0                 ; 1              ;
+-------------------+----------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_module|uart_rx:UART_RX|state                        ;
+---------------+--------------+------------+---------------+--------------+
; Name          ; state.s_done ; state.s_rd ; state.s_start ; state.s_idle ;
+---------------+--------------+------------+---------------+--------------+
; state.s_idle  ; 0            ; 0          ; 0             ; 0            ;
; state.s_start ; 0            ; 0          ; 1             ; 1            ;
; state.s_rd    ; 0            ; 1          ; 0             ; 1            ;
; state.s_done  ; 1            ; 0          ; 0             ; 1            ;
+---------------+--------------+------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                  ;
+------------------------------------------------------------------+----------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                      ; Free of Timing Hazards ;
+------------------------------------------------------------------+----------------------------------------------------------+------------------------+
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[10] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[18] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[9]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[17] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[8]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[16] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[11] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[19] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[13] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[21] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[14] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[22] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[12] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[20] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[15] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[23] ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[4]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[4]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[3]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[3]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[2]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[2]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[1]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[1]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o1[0]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Im_o2[0]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[7]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[6]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[5]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[4]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[4]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[3]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[3]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[2]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[2]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[1]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[1]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[0]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o2[0]  ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ; yes                    ;
; Number of user-specified and inferred latches = 96               ;                                                          ;                        ;
+------------------------------------------------------------------+----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][13]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[13]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][12]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[12]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][11]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[11]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][10]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[10]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][9]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[9]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][8]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[8]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][7]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[7]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][6]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[6]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][5]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[5]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][4]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[4]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][3]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[3]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][2]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[2]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][1]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[1]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][0]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[0]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][13]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[13]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][12]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[12]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][11]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[11]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][10]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[10]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][9]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[9]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][8]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[8]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][7]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[7]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][6]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[6]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][5]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[5]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][4]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[4]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][3]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[3]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][2]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[2]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][1]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[1]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][0]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[0]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][13]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[13]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][12]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[12]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][11]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[11]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][10]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[10]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][9]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[9]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][8]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[8]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][7]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[7]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][6]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[6]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][5]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[5]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][4]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[4]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][3]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[3]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][2]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[2]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][1]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[1]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][0]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[0]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][13]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[13]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][12]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[12]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][11]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[11]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][10]                                                           ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[10]                                 ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][9]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[9]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][8]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[8]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][7]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[7]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][6]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[6]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][5]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[5]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][4]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[4]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][3]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[3]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][2]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[2]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][1]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[1]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][0]                                                            ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[0]                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle_final[0..10] ; Lost fanout                                                                                                       ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o[0..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o[0..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                            ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[0]                      ; Merged with MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[0] ;
; INVERT_ADDR:INVERT_ADDR|Im_o[16..23]                                                                                       ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o[16..23]                                                                                       ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[16..23]                                                                                  ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                 ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[16..23]                                                                                  ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                                 ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[0]                      ; Stuck at GND due to stuck port data_in                                                                            ;
; uart_tx:UART_TX|state~5                                                                                                    ; Lost fanout                                                                                                       ;
; uart_tx:UART_TX|state~6                                                                                                    ; Lost fanout                                                                                                       ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~4                                                                                  ; Lost fanout                                                                                                       ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~5                                                                                  ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state~4                    ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state~5                    ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state~6                    ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state~7               ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state~8               ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state~9               ; Lost fanout                                                                                                       ;
; INVERT_ADDR:INVERT_ADDR|cur_state~8                                                                                        ; Lost fanout                                                                                                       ;
; INVERT_ADDR:INVERT_ADDR|cur_state~9                                                                                        ; Lost fanout                                                                                                       ;
; uart_rx:UART_RX|state~11                                                                                                   ; Lost fanout                                                                                                       ;
; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0..4]        ; Stuck at GND due to stuck port data_in                                                                            ;
; uart_tx:UART_TX|tx_bits[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                            ;
; Total Number of Removed Registers = 208                                                                                    ;                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                               ;
+------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                     ;
+------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][13] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[13] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][12] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][11] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[11] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][10] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[10] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][9]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[9]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][8]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[8]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][7]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[7]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][6]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][5]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][4]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][3]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[3]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][2]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[2]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][1]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[1]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5|data[0][0]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|sin_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][13] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[13] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][12] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[12] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][11] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[11] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][10] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[10] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][9]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[9]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][8]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[8]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][7]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[7]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][6]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][5]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][4]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][3]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[3]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][2]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[2]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][1]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[1]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4|data[0][0]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1|cos_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][13] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[13] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][12] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][11] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[11] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][10] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[10] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][9]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[9]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][8]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[8]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][7]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[7]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][6]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][5]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][4]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][3]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[3]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][2]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[2]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][1]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[1]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7|data[0][0]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|sin_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][13] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[13] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][12] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[12] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][11] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[11] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][10] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[10] ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][9]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[9]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][8]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[8]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][7]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[7]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][6]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][5]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][4]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][3]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[3]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][2]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[2]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][1]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[1]  ;
; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6|data[0][0]  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2|cos_data[0]  ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[7]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[7]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[6]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[6]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[5]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[5]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[4]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[4]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[3]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[3]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[2]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[2]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[1]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[1]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[0]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[7]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[7]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[6]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[6]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[5]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[5]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[4]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[4]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[3]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[3]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[2]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[2]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[1]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[1]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0]                             ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[0]                                                            ;
;                                                                  ; due to stuck port data_in ;                                                                                            ;
+------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 552   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 163   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 390   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                     ;
+------------------------------------------------------------------------+------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                     ; Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------+------+
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|Im_o[0..23]                   ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Im_rtl_0            ; RAM  ;
; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|Re_o[0..23]                   ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Re_rtl_0            ; RAM  ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|sin_data[0..13] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|sin_rtl_0 ; RAM  ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|cos_data[0..13] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|cos_rtl_0 ; RAM  ;
+------------------------------------------------------------------------+------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_out[1]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[6]                                                             ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[23]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|ShiftLeft1      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|ShiftLeft1      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|ShiftLeft0      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|ShiftLeft2      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|ShiftLeft2      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_9pd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0|altsyncram_tk81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; word_length_tw ; 14    ; Signed Integer                                    ;
; stagger        ; 25    ; Signed Integer                                    ;
; N              ; 16    ; Signed Integer                                    ;
; bit_width      ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; bit_width      ; 8                ; Signed Integer           ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary          ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR ;
+----------------+------------------+----------------------------------+
; Parameter Name ; Value            ; Type                             ;
+----------------+------------------+----------------------------------+
; bit_width      ; 24               ; Signed Integer                   ;
; N              ; 16               ; Signed Integer                   ;
; SIZE           ; 4                ; Signed Integer                   ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                  ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary                  ;
+----------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT ;
+----------------+------------------+--------------------------------+
; Parameter Name ; Value            ; Type                           ;
+----------------+------------------+--------------------------------+
; word_length_tw ; 14               ; Signed Integer                 ;
; stagger        ; 25               ; Signed Integer                 ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                ;
; bit_width      ; 24               ; Signed Integer                 ;
; N              ; 16               ; Signed Integer                 ;
; SIZE           ; 4                ; Signed Integer                 ;
+----------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit ;
+----------------+------------------+------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                       ;
+----------------+------------------+------------------------------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                            ;
; bit_width      ; 24               ; Signed Integer                                             ;
; N              ; 16               ; Signed Integer                                             ;
; SIZE           ; 4                ; Signed Integer                                             ;
+----------------+------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                       ;
; SIZE           ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator ;
+----------------+------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                 ;
+----------------+------------------+------------------------------------------------------------------------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                                                      ;
; N              ; 16               ; Signed Integer                                                                                       ;
; SIZE           ; 4                ; Signed Integer                                                                                       ;
+----------------+------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
; SIZE           ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                      ;
; depth          ; 4     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                               ;
; N              ; 16    ; Signed Integer                                               ;
; SIZE           ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; SIZE           ; 10    ; Signed Integer                                                             ;
; word_length_tw ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                                                    ;
; SIZE           ; 10    ; Signed Integer                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                                                    ;
; SIZE           ; 10    ; Signed Integer                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                     ;
; word_length_tw ; 14    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                           ;
; depth          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                           ;
; depth          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst4 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                           ;
; depth          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst5 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                           ;
; depth          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst6 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                           ;
; depth          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst7 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                           ;
; depth          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                             ;
; word_length_tw ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|sub_M_RADIX2:modify_radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                             ;
; word_length_tw ; 14    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                ;
; word_length_tw ; 14    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA ;
+----------------+------------------+----------------------------------------+
; Parameter Name ; Value            ; Type                                   ;
+----------------+------------------+----------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                        ;
; bit_width      ; 24               ; Signed Integer                         ;
+----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 24                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 24                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_9pd1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 24                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 24                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_9pd1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0 ;
+------------------------------------+---------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                ;
+------------------------------------+---------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                             ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                             ;
; WIDTH_A                            ; 14                                                ; Untyped                             ;
; WIDTHAD_A                          ; 9                                                 ; Untyped                             ;
; NUMWORDS_A                         ; 512                                               ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                             ;
; WIDTH_B                            ; 1                                                 ; Untyped                             ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                             ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                             ;
; INIT_FILE                          ; db/top_module.ram0_TWIDLE_14_bit_e0be1f72.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_tk81                                   ; Untyped                             ;
+------------------------------------+---------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0 ;
+------------------------------------+---------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                ;
+------------------------------------+---------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                             ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                             ;
; WIDTH_A                            ; 14                                                ; Untyped                             ;
; WIDTHAD_A                          ; 9                                                 ; Untyped                             ;
; NUMWORDS_A                         ; 512                                               ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                             ;
; WIDTH_B                            ; 1                                                 ; Untyped                             ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                             ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                             ;
; INIT_FILE                          ; db/top_module.ram1_TWIDLE_14_bit_e0be1f72.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_uk81                                   ; Untyped                             ;
+------------------------------------+---------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_v6t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_v6t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_v6t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_v6t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 24                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 24                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 24                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 24                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 14                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 14                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                        ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 25                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 39                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 25                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 39                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 25                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 39                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 25                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 39                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst"                                                                                                                                    ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en_modify     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en_modify[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2"                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rd_ptr_angle ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; en_modify    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en_modify_tw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; finish_FFT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 552                         ;
;     CLR               ; 65                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 324                         ;
;     ENA CLR           ; 66                          ;
;     SCLR              ; 5                           ;
;     plain             ; 60                          ;
; cycloneiii_lcell_comb ; 726                         ;
;     arith             ; 286                         ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 226                         ;
;     normal            ; 440                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 225                         ;
;         4 data inputs ; 138                         ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 2.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Apr 11 00:41:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/sub_m_radix2.v
    Info (12023): Found entity 1: sub_M_RADIX2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/sub_M_RADIX2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit_final_stage_2.v
    Info (12023): Found entity 1: TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit_final_stage_1.v
    Info (12023): Found entity 1: TWIDLE_14_bit_final_STAGE_1 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/new_adress_genarator.v
    Info (12023): Found entity 1: new_adress_genarator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/new_adress_genarator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/invert.v
    Info (12023): Found entity 1: INVERT File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/INVERT.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/tw_factor_generator.v
    Info (12023): Found entity 1: tw_factor_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/tw_factor_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_16_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_15_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_14_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_13_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_12_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_11_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_10_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_9_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_8_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_7_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_25_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_20_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_20_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_20_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_15_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_10_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_5_v.v
    Info (12023): Found entity 1: M_TWIDLE_6_B_0_5_v File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_5_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/add_multiplier_generator.v
    Info (12023): Found entity 1: add_multiplier_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/add_multiplier_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_15_bit.v
    Info (12023): Found entity 1: TWIDLE_15_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_15_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_13_bit.v
    Info (12023): Found entity 1: TWIDLE_13_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_13_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_11_bit.v
    Info (12023): Found entity 1: TWIDLE_11_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_11_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_9_bit.v
    Info (12023): Found entity 1: TWIDLE_9_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_9_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_7_bit.v
    Info (12023): Found entity 1: TWIDLE_7_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_7_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_6_bit.v
    Info (12023): Found entity 1: TWIDLE_6_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_6_bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/class_tw_factor_generator.v
    Info (12023): Found entity 1: class_tw_factor_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/class_tw_factor_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/class_fft.v
    Info (12023): Found entity 1: CLASS_FFT File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CLASS_FFT.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/class_control.v
    Info (12023): Found entity 1: CLASS_CONTROL File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CLASS_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/shift_register_with_valid.v
    Info (12023): Found entity 1: shift_register_with_valid File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/shift_register_with_valid.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/out_addres_generator.v
    Info (12023): Found entity 1: out_addres_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/out_addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/final_addres_generator.v
    Info (12023): Found entity 1: final_addres_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/final_addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/addres_generator.v
    Info (12023): Found entity 1: addres_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/addres_1st_generator.v
    Info (12023): Found entity 1: addres_1st_generator File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/addres_1st_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/control2.v
    Info (12023): Found entity 1: MODIFY_CONTROL File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/multiplexor.v
    Info (12023): Found entity 1: multiplexor File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/multiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/demultiplexor.v
    Info (12023): Found entity 1: demultiplexor File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/demultiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/shift_register.v
    Info (12023): Found entity 1: shift_register File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_16_bit.v
    Info (12023): Found entity 1: TWIDLE_16_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_16_bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit.v
    Info (12023): Found entity 1: TWIDLE_14_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_12_bit.v
    Info (12023): Found entity 1: TWIDLE_12_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_12_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_10_bit.v
    Info (12023): Found entity 1: TWIDLE_10_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_10_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_8_bit.v
    Info (12023): Found entity 1: TWIDLE_8_bit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/modify_radix2.v
    Info (12023): Found entity 1: MODIFY_RADIX2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/radix.v
    Info (12023): Found entity 1: RADIX File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/modify_fft.v
    Info (12023): Found entity 1: MODIFY_FFT File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/process_o_data.v
    Info (12023): Found entity 1: PROCESS_O_DATA File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/PROCESS_O_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/modifying_adder.v
    Info (12023): Found entity 1: modifying_adder File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/modifying_adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/top_module.v
    Info (12023): Found entity 1: top_module File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 11
Warning (10090): Verilog HDL syntax warning at seg7_data2.v(124): extra block comment delimiter characters /* within block comment File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data2.v Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/seg7_data2.v
    Info (12023): Found entity 1: seg7_data2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data2.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/seg7_data.v
    Info (12023): Found entity 1: seg7_data File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/ram.v
    Info (12023): Found entity 1: RAM File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/radix2.v
    Info (12023): Found entity 1: RADIX2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/multiply.v
    Info (12023): Found entity 1: multiply File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/invert_addr.v
    Info (12023): Found entity 1: INVERT_ADDR File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/INVERT_ADDR.v Line: 16
Warning (12019): Can't analyze file -- file ../CONTROL.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/adder.v
    Info (12023): Found entity 1: adder File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/adder.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CONTROL2.v(73): created implicit net for "flag_start_FFT" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at MODIFY_FFT.v(68): created implicit net for "load_data" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 68
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Warning (10034): Output port "dig" at top_module.v(22) has no driver File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 22
Warning (10034): Output port "led" at top_module.v(23) has no driver File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 23
Warning (10034): Output port "seg" at top_module.v(25) has no driver File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 62
Info (12128): Elaborating entity "INVERT_ADDR" for hierarchy "INVERT_ADDR:INVERT_ADDR" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 83
Info (12128): Elaborating entity "MODIFY_FFT" for hierarchy "MODIFY_FFT:MODIFY_FFT" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 133
Info (12128): Elaborating entity "MODIFY_CONTROL" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 71
Info (10264): Verilog HDL Case Statement information at CONTROL2.v(111): all case item expressions in this case statement are onehot File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 111
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 60
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_register2" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 66
Info (12128): Elaborating entity "new_adress_genarator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 83
Warning (10230): Verilog HDL assignment warning at new_adress_genarator.v(24): truncated value with size 32 to match size of target (5) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/new_adress_genarator.v Line: 24
Warning (10230): Verilog HDL assignment warning at new_adress_genarator.v(135): truncated value with size 32 to match size of target (4) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/new_adress_genarator.v Line: 135
Info (10264): Verilog HDL Case Statement information at new_adress_genarator.v(160): all case item expressions in this case statement are onehot File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/new_adress_genarator.v Line: 160
Info (12128): Elaborating entity "out_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 94
Info (12128): Elaborating entity "INVERT" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 127
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v Line: 139
Info (12128): Elaborating entity "RAM" for hierarchy "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 104
Info (12128): Elaborating entity "TWIDLE_14_bit" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 118
Warning (10030): Net "cos.data_a" at TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 10
Warning (10030): Net "cos.waddr_a" at TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 10
Warning (10030): Net "sin.data_a" at TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 11
Warning (10030): Net "sin.waddr_a" at TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 11
Warning (10030): Net "cos.we_a" at TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 10
Warning (10030): Net "sin.we_a" at TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v Line: 11
Info (12128): Elaborating entity "TWIDLE_14_bit_final_STAGE_1" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_1:TWIDLE_14_bit_final_STAGE_1" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 127
Warning (10030): Net "cos.data_a" at TWIDLE_14_bit_final_STAGE_1.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 10
Warning (10030): Net "cos.waddr_a" at TWIDLE_14_bit_final_STAGE_1.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 10
Warning (10030): Net "sin.data_a" at TWIDLE_14_bit_final_STAGE_1.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 11
Warning (10030): Net "sin.waddr_a" at TWIDLE_14_bit_final_STAGE_1.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 11
Warning (10030): Net "cos.we_a" at TWIDLE_14_bit_final_STAGE_1.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 10
Warning (10030): Net "sin.we_a" at TWIDLE_14_bit_final_STAGE_1.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v Line: 11
Info (12128): Elaborating entity "TWIDLE_14_bit_final_STAGE_2" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_final_STAGE_2:TWIDLE_14_bit_final_STAGE_2" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 137
Warning (10030): Net "cos.data_a" at TWIDLE_14_bit_final_STAGE_2.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 10
Warning (10030): Net "cos.waddr_a" at TWIDLE_14_bit_final_STAGE_2.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 10
Warning (10030): Net "sin.data_a" at TWIDLE_14_bit_final_STAGE_2.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 11
Warning (10030): Net "sin.waddr_a" at TWIDLE_14_bit_final_STAGE_2.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 11
Warning (10030): Net "cos.we_a" at TWIDLE_14_bit_final_STAGE_2.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 10
Warning (10030): Net "sin.we_a" at TWIDLE_14_bit_final_STAGE_2.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v Line: 11
Info (12128): Elaborating entity "demultiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 157
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 164
Info (12128): Elaborating entity "MODIFY_RADIX2" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 222
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(83): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(83): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(83): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(83): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 83
Info (10041): Inferred latch for "Im_o2[0]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[1]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[2]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[3]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[4]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[5]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[6]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[7]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[8]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[9]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[10]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[11]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[12]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[13]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[14]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[15]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[16]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[17]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[18]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[19]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[20]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[21]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[22]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o2[23]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[0]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[1]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[2]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[3]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[4]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[5]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[6]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[7]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[8]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[9]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[10]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[11]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[12]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[13]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[14]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[15]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[16]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[17]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[18]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[19]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[20]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[21]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[22]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o2[23]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[0]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[1]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[2]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[3]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[4]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[5]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[6]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[7]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[8]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[9]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[10]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[11]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[12]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[13]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[14]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[15]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[16]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[17]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[18]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[19]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[20]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[21]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[22]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Im_o1[23]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[0]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[1]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[2]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[3]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[4]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[5]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[6]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[7]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[8]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[9]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[10]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[11]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[12]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[13]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[14]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[15]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[16]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[17]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[18]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[19]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[20]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[21]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[22]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (10041): Inferred latch for "Re_o1[23]" at MODIFY_RADIX2.v(97) File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 97
Info (12128): Elaborating entity "sub_M_RADIX2" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|sub_M_RADIX2:modify_radix2_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 61
Info (12128): Elaborating entity "RADIX2" for hierarchy "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v Line: 80
Info (12128): Elaborating entity "multiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v Line: 238
Info (12128): Elaborating entity "PROCESS_O_DATA" for hierarchy "PROCESS_O_DATA:PROCESS_O_DATA" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 152
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 165
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|sin_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram0_TWIDLE_14_bit_e0be1f72.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|cos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram1_TWIDLE_14_bit_e0be1f72.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|Mult2" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|Mult3" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|Mult0" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|Mult1" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 32
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9pd1.tdf
    Info (12023): Found entity 1: altsyncram_9pd1 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/altsyncram_9pd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:sin_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram0_TWIDLE_14_bit_e0be1f72.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tk81.tdf
    Info (12023): Found entity 1: altsyncram_tk81 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/altsyncram_tk81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram1_TWIDLE_14_bit_e0be1f72.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk81.tdf
    Info (12023): Found entity 1: altsyncram_uk81 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/altsyncram_uk81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 33
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|RADIX2:radix2_inst|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v Line: 33
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v6t.tdf
    Info (12023): Found entity 1: mult_v6t File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/db/mult_v6t.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 240 buffer(s)
    Info (13019): Ignored 240 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dig[0]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 22
    Warning (13410): Pin "dig[1]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 22
    Warning (13410): Pin "dig[2]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 22
    Warning (13410): Pin "dig[3]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 22
    Warning (13410): Pin "led[0]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 23
    Warning (13410): Pin "led[1]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 23
    Warning (13410): Pin "led[2]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 23
    Warning (13410): Pin "led[3]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 23
    Warning (13410): Pin "seg[0]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[1]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[2]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[3]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[4]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[5]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[6]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
    Warning (13410): Pin "seg[7]" is stuck at GND File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 136 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 20
    Warning (15610): No output dependent on input pin "key[1]" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 20
    Warning (15610): No output dependent on input pin "key[2]" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 20
    Warning (15610): No output dependent on input pin "key[3]" File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v Line: 20
Info (21057): Implemented 1161 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 1045 logic cells
    Info (21064): Implemented 76 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Fri Apr 11 00:41:48 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/output_files/top_module.map.smsg.


