#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18d7c20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18d7db0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18e2b50 .functor NOT 1, L_0x190d230, C4<0>, C4<0>, C4<0>;
L_0x190cf90 .functor XOR 1, L_0x190ce30, L_0x190cef0, C4<0>, C4<0>;
L_0x190d120 .functor XOR 1, L_0x190cf90, L_0x190d050, C4<0>, C4<0>;
v0x19093e0_0 .net *"_ivl_10", 0 0, L_0x190d050;  1 drivers
v0x19094e0_0 .net *"_ivl_12", 0 0, L_0x190d120;  1 drivers
v0x19095c0_0 .net *"_ivl_2", 0 0, L_0x190b3d0;  1 drivers
v0x1909680_0 .net *"_ivl_4", 0 0, L_0x190ce30;  1 drivers
v0x1909760_0 .net *"_ivl_6", 0 0, L_0x190cef0;  1 drivers
v0x1909890_0 .net *"_ivl_8", 0 0, L_0x190cf90;  1 drivers
v0x1909970_0 .net "a", 0 0, v0x1906380_0;  1 drivers
v0x1909a10_0 .net "b", 0 0, v0x1906420_0;  1 drivers
v0x1909ab0_0 .net "c", 0 0, v0x19064c0_0;  1 drivers
v0x1909b50_0 .var "clk", 0 0;
v0x1909bf0_0 .net "d", 0 0, v0x1906600_0;  1 drivers
v0x1909c90_0 .net "q_dut", 0 0, L_0x190cba0;  1 drivers
v0x1909d30_0 .net "q_ref", 0 0, L_0x18e2bc0;  1 drivers
v0x1909dd0_0 .var/2u "stats1", 159 0;
v0x1909e70_0 .var/2u "strobe", 0 0;
v0x1909f10_0 .net "tb_match", 0 0, L_0x190d230;  1 drivers
v0x1909fd0_0 .net "tb_mismatch", 0 0, L_0x18e2b50;  1 drivers
v0x190a090_0 .net "wavedrom_enable", 0 0, v0x19066f0_0;  1 drivers
v0x190a130_0 .net "wavedrom_title", 511 0, v0x1906790_0;  1 drivers
L_0x190b3d0 .concat [ 1 0 0 0], L_0x18e2bc0;
L_0x190ce30 .concat [ 1 0 0 0], L_0x18e2bc0;
L_0x190cef0 .concat [ 1 0 0 0], L_0x190cba0;
L_0x190d050 .concat [ 1 0 0 0], L_0x18e2bc0;
L_0x190d230 .cmp/eeq 1, L_0x190b3d0, L_0x190d120;
S_0x18d7f40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x18d7db0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18c3ea0 .functor OR 1, v0x1906380_0, v0x1906420_0, C4<0>, C4<0>;
L_0x18d86a0 .functor OR 1, v0x19064c0_0, v0x1906600_0, C4<0>, C4<0>;
L_0x18e2bc0 .functor AND 1, L_0x18c3ea0, L_0x18d86a0, C4<1>, C4<1>;
v0x18e2dc0_0 .net *"_ivl_0", 0 0, L_0x18c3ea0;  1 drivers
v0x18e2e60_0 .net *"_ivl_2", 0 0, L_0x18d86a0;  1 drivers
v0x18c3ff0_0 .net "a", 0 0, v0x1906380_0;  alias, 1 drivers
v0x18c4090_0 .net "b", 0 0, v0x1906420_0;  alias, 1 drivers
v0x1905800_0 .net "c", 0 0, v0x19064c0_0;  alias, 1 drivers
v0x1905910_0 .net "d", 0 0, v0x1906600_0;  alias, 1 drivers
v0x19059d0_0 .net "q", 0 0, L_0x18e2bc0;  alias, 1 drivers
S_0x1905b30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x18d7db0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1906380_0 .var "a", 0 0;
v0x1906420_0 .var "b", 0 0;
v0x19064c0_0 .var "c", 0 0;
v0x1906560_0 .net "clk", 0 0, v0x1909b50_0;  1 drivers
v0x1906600_0 .var "d", 0 0;
v0x19066f0_0 .var "wavedrom_enable", 0 0;
v0x1906790_0 .var "wavedrom_title", 511 0;
E_0x18d2b30/0 .event negedge, v0x1906560_0;
E_0x18d2b30/1 .event posedge, v0x1906560_0;
E_0x18d2b30 .event/or E_0x18d2b30/0, E_0x18d2b30/1;
E_0x18d2d80 .event posedge, v0x1906560_0;
E_0x18bc9f0 .event negedge, v0x1906560_0;
S_0x1905e80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1905b30;
 .timescale -12 -12;
v0x1906080_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1906180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1905b30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19068f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x18d7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x190a460 .functor NOT 1, v0x1906420_0, C4<0>, C4<0>, C4<0>;
L_0x190a4f0 .functor AND 1, v0x1906380_0, L_0x190a460, C4<1>, C4<1>;
L_0x190a580 .functor NOT 1, v0x19064c0_0, C4<0>, C4<0>, C4<0>;
L_0x190a5f0 .functor AND 1, L_0x190a4f0, L_0x190a580, C4<1>, C4<1>;
L_0x190a6e0 .functor AND 1, L_0x190a5f0, v0x1906600_0, C4<1>, C4<1>;
L_0x190a7a0 .functor NOT 1, v0x1906380_0, C4<0>, C4<0>, C4<0>;
L_0x190a850 .functor AND 1, L_0x190a7a0, v0x1906420_0, C4<1>, C4<1>;
L_0x190a910 .functor NOT 1, v0x19064c0_0, C4<0>, C4<0>, C4<0>;
L_0x190a9d0 .functor AND 1, L_0x190a850, L_0x190a910, C4<1>, C4<1>;
L_0x190aae0 .functor AND 1, L_0x190a9d0, v0x1906600_0, C4<1>, C4<1>;
L_0x190ac00 .functor OR 1, L_0x190a6e0, L_0x190aae0, C4<0>, C4<0>;
L_0x190acc0 .functor NOT 1, v0x1906380_0, C4<0>, C4<0>, C4<0>;
L_0x190ada0 .functor AND 1, L_0x190acc0, v0x1906420_0, C4<1>, C4<1>;
L_0x190ae60 .functor AND 1, L_0x190ada0, v0x19064c0_0, C4<1>, C4<1>;
L_0x190ad30 .functor NOT 1, v0x1906600_0, C4<0>, C4<0>, C4<0>;
L_0x190afa0 .functor AND 1, L_0x190ae60, L_0x190ad30, C4<1>, C4<1>;
L_0x190b140 .functor OR 1, L_0x190ac00, L_0x190afa0, C4<0>, C4<0>;
L_0x190b250 .functor NOT 1, v0x1906420_0, C4<0>, C4<0>, C4<0>;
L_0x190b470 .functor AND 1, v0x1906380_0, L_0x190b250, C4<1>, C4<1>;
L_0x190b640 .functor AND 1, L_0x190b470, v0x19064c0_0, C4<1>, C4<1>;
L_0x190b8c0 .functor AND 1, L_0x190b640, v0x1906600_0, C4<1>, C4<1>;
L_0x190ba90 .functor OR 1, L_0x190b140, L_0x190b8c0, C4<0>, C4<0>;
L_0x190bc60 .functor AND 1, v0x1906380_0, v0x1906420_0, C4<1>, C4<1>;
L_0x190bcd0 .functor NOT 1, v0x19064c0_0, C4<0>, C4<0>, C4<0>;
L_0x190be10 .functor AND 1, L_0x190bc60, L_0x190bcd0, C4<1>, C4<1>;
L_0x190bf20 .functor AND 1, L_0x190be10, v0x1906600_0, C4<1>, C4<1>;
L_0x190c0c0 .functor OR 1, L_0x190ba90, L_0x190bf20, C4<0>, C4<0>;
L_0x190c1d0 .functor AND 1, v0x1906380_0, v0x1906420_0, C4<1>, C4<1>;
L_0x190c330 .functor AND 1, L_0x190c1d0, v0x19064c0_0, C4<1>, C4<1>;
L_0x190c3f0 .functor NOT 1, v0x1906600_0, C4<0>, C4<0>, C4<0>;
L_0x190c560 .functor AND 1, L_0x190c330, L_0x190c3f0, C4<1>, C4<1>;
L_0x190c670 .functor OR 1, L_0x190c0c0, L_0x190c560, C4<0>, C4<0>;
L_0x190c890 .functor AND 1, v0x1906380_0, v0x1906420_0, C4<1>, C4<1>;
L_0x190c900 .functor AND 1, L_0x190c890, v0x19064c0_0, C4<1>, C4<1>;
L_0x190cae0 .functor AND 1, L_0x190c900, v0x1906600_0, C4<1>, C4<1>;
L_0x190cba0 .functor OR 1, L_0x190c670, L_0x190cae0, C4<0>, C4<0>;
v0x1906be0_0 .net *"_ivl_0", 0 0, L_0x190a460;  1 drivers
v0x1906cc0_0 .net *"_ivl_10", 0 0, L_0x190a7a0;  1 drivers
v0x1906da0_0 .net *"_ivl_12", 0 0, L_0x190a850;  1 drivers
v0x1906e90_0 .net *"_ivl_14", 0 0, L_0x190a910;  1 drivers
v0x1906f70_0 .net *"_ivl_16", 0 0, L_0x190a9d0;  1 drivers
v0x19070a0_0 .net *"_ivl_18", 0 0, L_0x190aae0;  1 drivers
v0x1907180_0 .net *"_ivl_2", 0 0, L_0x190a4f0;  1 drivers
v0x1907260_0 .net *"_ivl_20", 0 0, L_0x190ac00;  1 drivers
v0x1907340_0 .net *"_ivl_22", 0 0, L_0x190acc0;  1 drivers
v0x1907420_0 .net *"_ivl_24", 0 0, L_0x190ada0;  1 drivers
v0x1907500_0 .net *"_ivl_26", 0 0, L_0x190ae60;  1 drivers
v0x19075e0_0 .net *"_ivl_28", 0 0, L_0x190ad30;  1 drivers
v0x19076c0_0 .net *"_ivl_30", 0 0, L_0x190afa0;  1 drivers
v0x19077a0_0 .net *"_ivl_32", 0 0, L_0x190b140;  1 drivers
v0x1907880_0 .net *"_ivl_34", 0 0, L_0x190b250;  1 drivers
v0x1907960_0 .net *"_ivl_36", 0 0, L_0x190b470;  1 drivers
v0x1907a40_0 .net *"_ivl_38", 0 0, L_0x190b640;  1 drivers
v0x1907b20_0 .net *"_ivl_4", 0 0, L_0x190a580;  1 drivers
v0x1907c00_0 .net *"_ivl_40", 0 0, L_0x190b8c0;  1 drivers
v0x1907ce0_0 .net *"_ivl_42", 0 0, L_0x190ba90;  1 drivers
v0x1907dc0_0 .net *"_ivl_44", 0 0, L_0x190bc60;  1 drivers
v0x1907ea0_0 .net *"_ivl_46", 0 0, L_0x190bcd0;  1 drivers
v0x1907f80_0 .net *"_ivl_48", 0 0, L_0x190be10;  1 drivers
v0x1908060_0 .net *"_ivl_50", 0 0, L_0x190bf20;  1 drivers
v0x1908140_0 .net *"_ivl_52", 0 0, L_0x190c0c0;  1 drivers
v0x1908220_0 .net *"_ivl_54", 0 0, L_0x190c1d0;  1 drivers
v0x1908300_0 .net *"_ivl_56", 0 0, L_0x190c330;  1 drivers
v0x19083e0_0 .net *"_ivl_58", 0 0, L_0x190c3f0;  1 drivers
v0x19084c0_0 .net *"_ivl_6", 0 0, L_0x190a5f0;  1 drivers
v0x19085a0_0 .net *"_ivl_60", 0 0, L_0x190c560;  1 drivers
v0x1908680_0 .net *"_ivl_62", 0 0, L_0x190c670;  1 drivers
v0x1908760_0 .net *"_ivl_64", 0 0, L_0x190c890;  1 drivers
v0x1908840_0 .net *"_ivl_66", 0 0, L_0x190c900;  1 drivers
v0x1908b30_0 .net *"_ivl_68", 0 0, L_0x190cae0;  1 drivers
v0x1908c10_0 .net *"_ivl_8", 0 0, L_0x190a6e0;  1 drivers
v0x1908cf0_0 .net "a", 0 0, v0x1906380_0;  alias, 1 drivers
v0x1908d90_0 .net "b", 0 0, v0x1906420_0;  alias, 1 drivers
v0x1908e80_0 .net "c", 0 0, v0x19064c0_0;  alias, 1 drivers
v0x1908f70_0 .net "d", 0 0, v0x1906600_0;  alias, 1 drivers
v0x1909060_0 .net "q", 0 0, L_0x190cba0;  alias, 1 drivers
S_0x19091c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x18d7db0;
 .timescale -12 -12;
E_0x18d28d0 .event anyedge, v0x1909e70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1909e70_0;
    %nor/r;
    %assign/vec4 v0x1909e70_0, 0;
    %wait E_0x18d28d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1905b30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1906600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19064c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1906420_0, 0;
    %assign/vec4 v0x1906380_0, 0;
    %wait E_0x18bc9f0;
    %wait E_0x18d2d80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1906600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19064c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1906420_0, 0;
    %assign/vec4 v0x1906380_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18d2b30;
    %load/vec4 v0x1906380_0;
    %load/vec4 v0x1906420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19064c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1906600_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1906600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19064c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1906420_0, 0;
    %assign/vec4 v0x1906380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1906180;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18d2b30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1906600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19064c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1906420_0, 0;
    %assign/vec4 v0x1906380_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18d7db0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1909b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1909e70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18d7db0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1909b50_0;
    %inv;
    %store/vec4 v0x1909b50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18d7db0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1906560_0, v0x1909fd0_0, v0x1909970_0, v0x1909a10_0, v0x1909ab0_0, v0x1909bf0_0, v0x1909d30_0, v0x1909c90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18d7db0;
T_7 ;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18d7db0;
T_8 ;
    %wait E_0x18d2b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1909dd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1909dd0_0, 4, 32;
    %load/vec4 v0x1909f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1909dd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1909dd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1909dd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1909d30_0;
    %load/vec4 v0x1909d30_0;
    %load/vec4 v0x1909c90_0;
    %xor;
    %load/vec4 v0x1909d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1909dd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1909dd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1909dd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/circuit3/iter1/response3/top_module.sv";
