// Seed: 146384196
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(posedge 1) begin : id_2
    id_2 <= id_2;
    if (id_2) id_2 <= 1;
  end
  type_4 id_3 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0)
  );
endmodule
