Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 4f47e613acdf4cb386d7fef44a1318ff --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rx_control_ic_behav xil_defaultlib.rx_control_ic xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.brg_default
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.alu_ic
Compiling module xil_defaultlib.cycles
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.bip
Compiling module xil_defaultlib.rx_control_ic
Compiling module xil_defaultlib.glbl
Built simulation snapshot rx_control_ic_behav
