// Seed: 613745024
module module_0;
  wor id_1 = 1;
  assign module_2.type_17 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri1 id_4
    , id_13,
    input supply0 id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri id_8,
    output supply0 id_9,
    output supply0 id_10,
    output uwire id_11
);
  wire id_14;
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output wor id_10
);
  module_0 modCall_1 ();
  tri id_12 = id_7 - 1;
endmodule
