// Seed: 577038730
module module_0 ();
  reg id_1 = 1;
  bit id_2;
  always
    if (1) id_1 <= -1'b0;
    else if (1'd0) begin : LABEL_0
      id_1 <= id_2 * 1 - id_2;
      id_1 = #1 -1 != id_2;
    end
  always #1 begin : LABEL_0
    begin : LABEL_0
      if (-1 + id_2) id_1 <= id_1;
      if (id_1) id_1 = 1 + {1, -1'h0, id_2};
      else $display(1, 1, ~id_2, -1);
      $display;
    end
  end
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_3;
  id_6(
      .id_0(id_4), .id_1(-1'b0 == id_5), .id_2(1), .id_3(1), .id_4(-1'h0)
  );
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always assign id_6[1] = "";
endmodule
