{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665135635849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665135635854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 04:40:35 2022 " "Processing started: Fri Oct 07 04:40:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665135635854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135635854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab53 -c lab53 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab53 -c lab53" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135635854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665135636371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665135636371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Lab 5/Workspace/files/ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Lab 5/Workspace/files/testbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Lab 5/Workspace/files/test_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab 5/workspace/files/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Lab 5/Workspace/files/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642123 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Lab 5/Workspace/files/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642123 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Lab 5/Workspace/files/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/sr2mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/sr2mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR2MUX_ " "Found entity 1: SR2MUX_" {  } { { "Lab 5/Workspace/files/SR2MUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SR2MUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/sr1mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/sr1mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX_ " "Found entity 1: SR1MUX_" {  } { { "Lab 5/Workspace/files/SR1MUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SR1MUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file lab 5/workspace/files/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Lab 5/Workspace/files/SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset_Val Reset_val slc3.sv(30) " "Verilog HDL Declaration information at slc3.sv(30): object \"Reset_Val\" differs only in case from object \"Reset_val\" in the same scope" {  } { { "Lab 5/Workspace/files/slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "Lab 5/Workspace/files/slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/regfile_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/regfile_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE_ " "Found entity 1: REGFILE_" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "Lab 5/Workspace/files/Reg_16.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux PCMUX_.sv(2) " "Verilog HDL Declaration information at PCMUX_.sv(2): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "Lab 5/Workspace/files/PCMUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PCMUX_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/pcmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/pcmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX_ " "Found entity 1: PCMUX_" {  } { { "Lab 5/Workspace/files/PCMUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PCMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/pc_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/pc_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ " "Found entity 1: PC_" {  } { { "Lab 5/Workspace/files/PC_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PC_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mux_81.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mux_81.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_81 " "Found entity 1: MUX_81" {  } { { "Lab 5/Workspace/files/MUX_81.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MUX_81.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mux_41.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mux_41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "Lab 5/Workspace/files/MUX_41.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MUX_41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_21 " "Found entity 1: MUX_21" {  } { { "Lab 5/Workspace/files/MUX_21.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MUX_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MIO_EN mio_en MIO_EN_.sv(2) " "Verilog HDL Declaration information at MIO_EN_.sv(2): object \"MIO_EN\" differs only in case from object \"mio_en\" in the same scope" {  } { { "Lab 5/Workspace/files/MIO_EN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MIO_EN_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mio_en_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mio_en_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIO_EN_ " "Found entity 1: MIO_EN_" {  } { { "Lab 5/Workspace/files/MIO_EN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MIO_EN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Lab 5/Workspace/files/memory_contents.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Lab 5/Workspace/files/Mem2IO.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mdr_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mdr_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_ " "Found entity 1: MDR_" {  } { { "Lab 5/Workspace/files/MDR_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MDR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mar_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mar_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_ " "Found entity 1: MAR_" {  } { { "Lab 5/Workspace/files/MAR_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MAR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Lab 5/Workspace/files/ISDU.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ISDU.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/ir_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/ir_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_ " "Found entity 1: IR_" {  } { { "Lab 5/Workspace/files/IR_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/IR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Lab 5/Workspace/files/Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "Lab 5/Workspace/files/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665135642221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Lab 5/Workspace/files/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/drmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/drmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRMUX_ " "Found entity 1: DRMUX_" {  } { { "Lab 5/Workspace/files/DRMUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/DRMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/decoder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/decoder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ " "Found entity 1: DECODER_" {  } { { "Lab 5/Workspace/files/DECODER_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/DECODER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU alu datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ALU\" differs only in case from object \"alu\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS bus datapath.sv(19) " "Verilog HDL Declaration information at datapath.sv(19): object \"BUS\" differs only in case from object \"bus\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ADDER addr_adder datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ADDR_ADDER\" differs only in case from object \"addr_adder\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135642236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/bus_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/bus_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_ " "Found entity 1: BUS_" {  } { { "Lab 5/Workspace/files/BUS_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BUS_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/ben_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/ben_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_ " "Found entity 1: BEN_" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/alu_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/alu_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ " "Found entity 1: ALU_" {  } { { "Lab 5/Workspace/files/ALU_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ALU_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/addr_adder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/addr_adder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR_ADDER_ " "Found entity 1: ADDR_ADDER_" {  } { { "Lab 5/Workspace/files/ADDR_ADDER_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ADDR_ADDER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135642257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135642257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665135642368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "button_sync\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "slc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "hex_drivers\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "d0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX_ slc3:slc\|datapath:d0\|DRMUX_:drmux " "Elaborating entity \"DRMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|DRMUX_:drmux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "drmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX_ slc3:slc\|datapath:d0\|SR1MUX_:sr1mux " "Elaborating entity \"SR1MUX_\" for hierarchy \"slc3:slc\|datapath:d0\|SR1MUX_:sr1mux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "sr1mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE_ slc3:slc\|datapath:d0\|REGFILE_:regfile " "Elaborating entity \"REGFILE_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "regfile" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder " "Elaborating entity \"DECODER_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder\"" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "decoder" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0 " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0\"" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "reg_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_81 slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A " "Elaborating entity \"MUX_81\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A\"" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "to_ALU_A" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ slc3:slc\|datapath:d0\|ALU_:alu " "Elaborating entity \"ALU_\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_:alu\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "alu" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX_ slc3:slc\|datapath:d0\|PCMUX_:pcmux " "Elaborating entity \"PCMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux " "Elaborating entity \"MUX_41\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux\"" {  } { { "Lab 5/Workspace/files/PCMUX_.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PCMUX_.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ slc3:slc\|datapath:d0\|PC_:pc " "Elaborating entity \"PC_\" for hierarchy \"slc3:slc\|datapath:d0\|PC_:pc\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "pc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_21 slc3:slc\|datapath:d0\|MUX_21:miomux " "Elaborating entity \"MUX_21\" for hierarchy \"slc3:slc\|datapath:d0\|MUX_21:miomux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "miomux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_ slc3:slc\|datapath:d0\|MDR_:mdr " "Elaborating entity \"MDR_\" for hierarchy \"slc3:slc\|datapath:d0\|MDR_:mdr\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "mdr" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_ slc3:slc\|datapath:d0\|MAR_:mar " "Elaborating entity \"MAR_\" for hierarchy \"slc3:slc\|datapath:d0\|MAR_:mar\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "mar" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ slc3:slc\|datapath:d0\|IR_:ir " "Elaborating entity \"IR_\" for hierarchy \"slc3:slc\|datapath:d0\|IR_:ir\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "ir" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_ slc3:slc\|datapath:d0\|BUS_:bus " "Elaborating entity \"BUS_\" for hierarchy \"slc3:slc\|datapath:d0\|BUS_:bus\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "bus" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_ADDER_ slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder " "Elaborating entity \"ADDR_ADDER_\" for hierarchy \"slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "addr_adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_ slc3:slc\|datapath:d0\|BEN_:ben " "Elaborating entity \"BEN_\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_:ben\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "ben" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "memory_subsystem" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "state_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642493 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "Lab 5/Workspace/files/test_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665135642494 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "Lab 5/Workspace/files/test_memory.sv" "parser" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135642495 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|P " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|P\" feeding internal logic into a wire" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665135642645 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|N " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|N\" feeding internal logic into a wire" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665135642645 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|Z " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|Z\" feeding internal logic into a wire" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665135642645 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665135642645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665135642903 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[3\] GND " "Pin \"SR1MUX_Outval\[3\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[4\] GND " "Pin \"SR1MUX_Outval\[4\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[5\] GND " "Pin \"SR1MUX_Outval\[5\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[6\] GND " "Pin \"SR1MUX_Outval\[6\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[7\] GND " "Pin \"SR1MUX_Outval\[7\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[8\] GND " "Pin \"SR1MUX_Outval\[8\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[9\] GND " "Pin \"SR1MUX_Outval\[9\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[10\] GND " "Pin \"SR1MUX_Outval\[10\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[11\] GND " "Pin \"SR1MUX_Outval\[11\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[12\] GND " "Pin \"SR1MUX_Outval\[12\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[13\] GND " "Pin \"SR1MUX_Outval\[13\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[14\] GND " "Pin \"SR1MUX_Outval\[14\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[15\] GND " "Pin \"SR1MUX_Outval\[15\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135642995 "|slc3_testtop|SR1MUX_Outval[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665135642995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665135643044 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665135643545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab5.3/output_files/lab53.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab5.3/output_files/lab53.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135643580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665135643679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135643679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665135643734 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665135643734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665135643734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665135643734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665135643747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 04:40:43 2022 " "Processing ended: Fri Oct 07 04:40:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665135643747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665135643747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665135643747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135643747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665135644780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665135644786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 04:40:44 2022 " "Processing started: Fri Oct 07 04:40:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665135644786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665135644786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab53 -c lab53 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab53 -c lab53" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665135644786 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665135644911 ""}
{ "Info" "0" "" "Project  = lab53" {  } {  } 0 0 "Project  = lab53" 0 0 "Fitter" 0 0 1665135644911 ""}
{ "Info" "0" "" "Revision = lab53" {  } {  } 0 0 "Revision = lab53" 0 0 "Fitter" 0 0 1665135644911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665135644965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665135644966 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab53 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab53\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665135644972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665135644998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665135644998 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665135645123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665135645130 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665135645417 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665135645417 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665135645420 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665135645420 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665135645421 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665135645421 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665135645421 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665135645421 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665135645422 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 148 " "No exact pin location assignment(s) for 97 pins of 148 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665135645621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab53.sdc " "Synopsys Design Constraints File file not found: 'lab53.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665135646120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665135646120 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665135646125 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665135646125 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665135646125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665135646161 ""}  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 0 { 0 ""} 0 1359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665135646161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665135646519 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665135646519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665135646519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665135646520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665135646522 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665135646523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665135646523 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665135646523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665135646543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665135646544 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665135646544 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 0 97 0 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 0 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665135646553 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665135646553 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665135646553 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 37 15 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665135646553 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665135646553 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665135646553 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665135646710 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665135646713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665135647574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665135647658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665135647675 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665135657284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665135657284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665135661894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab5.3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665135662832 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665135662832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665135664171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665135664171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665135664174 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665135664301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665135664309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665135664664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665135664665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665135665299 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665135666028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab5.3/output_files/lab53.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab5.3/output_files/lab53.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665135666321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6614 " "Peak virtual memory: 6614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665135666661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 04:41:06 2022 " "Processing ended: Fri Oct 07 04:41:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665135666661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665135666661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665135666661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665135666661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665135667570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665135667575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 04:41:07 2022 " "Processing started: Fri Oct 07 04:41:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665135667575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665135667575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab53 -c lab53 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab53 -c lab53" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665135667575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665135667803 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665135668961 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665135669037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665135669600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 04:41:09 2022 " "Processing ended: Fri Oct 07 04:41:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665135669600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665135669600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665135669600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665135669600 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665135670203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665135670635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665135670641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 04:41:10 2022 " "Processing started: Fri Oct 07 04:41:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665135670641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665135670641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab53 -c lab53 " "Command: quartus_sta lab53 -c lab53" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665135670641 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665135670766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665135671116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665135671116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135671140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135671140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab53.sdc " "Synopsys Design Constraints File file not found: 'lab53.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665135671310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135671310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665135671312 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665135671312 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665135671315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665135671315 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665135671316 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665135671322 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1665135671326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665135671328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.754 " "Worst-case setup slack is -9.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.754           -1816.840 Clk  " "   -9.754           -1816.840 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135671329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Clk  " "    0.341               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135671332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665135671333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665135671335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -356.556 Clk  " "   -3.000            -356.556 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135671336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135671336 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665135671342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665135671359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665135674155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665135674214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665135674220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.909 " "Worst-case setup slack is -8.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.909           -1656.390 Clk  " "   -8.909           -1656.390 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135674221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Clk  " "    0.306               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135674224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665135674226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665135674227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -356.556 Clk  " "   -3.000            -356.556 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135674229 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665135674235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665135674347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665135674349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.641 " "Worst-case setup slack is -3.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641            -653.490 Clk  " "   -3.641            -653.490 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135674351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 Clk  " "    0.148               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135674354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665135674356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665135674358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -267.331 Clk  " "   -3.000            -267.331 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665135674359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665135674359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665135675150 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665135675153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665135675193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 04:41:15 2022 " "Processing ended: Fri Oct 07 04:41:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665135675193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665135675193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665135675193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665135675193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665135676068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665135676073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 04:41:15 2022 " "Processing started: Fri Oct 07 04:41:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665135676073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665135676073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab53 -c lab53 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab53 -c lab53" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665135676073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665135676578 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1665135676597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab53.vo C:/intelFPGA_lite/18.1/ece385/lab5.3/simulation/modelsim/ simulation " "Generated file lab53.vo in folder \"C:/intelFPGA_lite/18.1/ece385/lab5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665135676718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665135676746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 04:41:16 2022 " "Processing ended: Fri Oct 07 04:41:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665135676746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665135676746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665135676746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665135676746 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665135677358 ""}
