#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 15 16:30:14 2023
# Process ID: 1308
# Current directory: C:/Users/ap576391/Documents/Brost/tp2_p2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9872 C:\Users\ap576391\Documents\Brost\tp2_p2\tp2_p2.xpr
# Log file: C:/Users/ap576391/Documents/Brost/tp2_p2/vivado.log
# Journal file: C:/Users/ap576391/Documents/Brost/tp2_p2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Brost/tp2_p2/tp2_p2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/mountain.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/triangle.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/zed_board.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p2/hls/im_load_mm'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1049.395 ; gain = 81.836
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/ap576391/Documents/Brost/tp2_p2/hls/im_load_mm C:/Users/ap576391/Documents/Brost/tp2_p2/hls/incrust_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p2/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p2/hls/incrust_2'.
open_bd_design {C:/Users/ap576391/Documents/Brost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:hls:im_load_mm:1.1 - im_load_mm_0
Successfully read diagram <design_2> from BD file <C:/Users/ap576391/Documents/Brost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.383 ; gain = 94.504
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:incrust:1.0 incrust_0
endgroup
set_property location {5 1378 515} [get_bd_cells video_ctrl]
delete_bd_objs [get_bd_intf_nets im_load_mm_0_m_axis_video]
set_property location {4 942 489} [get_bd_cells incrust_0]
connect_bd_intf_net [get_bd_intf_pins incrust_0/m_axis_video] -boundary_type upper [get_bd_intf_pins video_ctrl/video_in]
connect_bd_intf_net [get_bd_intf_pins im_load_mm_0/m_axis_video] [get_bd_intf_pins incrust_0/s_axis_video]
copy_bd_objs /  [get_bd_cells {jtag_axi_0}]
set_property -dict [list CONFIG.PROTOCOL {2}] [get_bd_cells jtag_axi_1]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_1/M_AXI] [get_bd_intf_pins incrust_0/s_axi_AXILiteS]
connect_bd_net [get_bd_pins jtag_axi_1/aclk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_net [get_bd_pins jtag_axi_1/aresetn] [get_bd_pins video_ctrl/peripheral_aresetn]
connect_bd_net [get_bd_pins incrust_0/ap_clk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_net [get_bd_pins incrust_0/ap_rst_n] [get_bd_pins video_ctrl/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </incrust_0/s_axi_AXILiteS/Reg> is not assigned into address space </jtag_axi_1/Data>. Please use Address Editor to either assign or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
validate_bd_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1261.383 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
assign_bd_address
Slave segment </incrust_0/s_axi_AXILiteS/Reg> is being mapped into address space </jtag_axi_1/Data> at <0x44A0_0000 [ 64K ]>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
set_property location {3 710 702} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins clk_wiz_0/clk_100]
delete_bd_objs [get_bd_intf_nets im_load_mm_0_m_axi_gmem] [get_bd_intf_nets im_load_mm_0_m_axis_video] [get_bd_nets xlconstant_2_dout] [get_bd_nets xlconstant_1_dout] [get_bd_cells im_load_mm_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/ap576391/Documents/Brost/tp2_p2/hls/im_load_mm/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p2/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p2/hls/incrust_2'.
