Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 13:22:27 2025
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mani_readout_wrapper_timing_summary_routed.rpt -pb mani_readout_wrapper_timing_summary_routed.pb -rpx mani_readout_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mani_readout_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.924        0.000                      0                 2747        0.058        0.000                      0                 2747        4.020        0.000                       0                  1352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.924        0.000                      0                 2747        0.058        0.000                      0                 2747        4.020        0.000                       0                  1352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 3.259ns (46.768%)  route 3.709ns (53.232%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.085     9.757    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y88         LUT3 (Prop_lut3_I1_O)        0.152     9.909 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.909    mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474    12.653    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/C
                         clock pessimism              0.288    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.047    12.834    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 3.231ns (47.636%)  route 3.552ns (52.364%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.927     9.600    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.124     9.724 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.724    mani_readout_i/LTC2324_read_0/inst/clk_counter[17]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475    12.654    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[17]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.031    12.794    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 3.231ns (47.837%)  route 3.523ns (52.163%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.898     9.571    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.695 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.695    mani_readout_i/LTC2324_read_0/inst/clk_counter[11]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475    12.654    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.031    12.794    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 3.231ns (47.865%)  route 3.519ns (52.135%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.894     9.567    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.691 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.691    mani_readout_i/LTC2324_read_0/inst/clk_counter[10]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475    12.654    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.029    12.792    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 3.231ns (47.746%)  route 3.536ns (52.254%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.911     9.584    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.708 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.708    mani_readout_i/LTC2324_read_0/inst/clk_counter[1]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474    12.653    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]/C
                         clock pessimism              0.288    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.029    12.816    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.231ns (47.914%)  route 3.512ns (52.086%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.888     9.560    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.684    mani_readout_i/LTC2324_read_0/inst/clk_counter[5]_i_1_n_0
    SLICE_X48Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474    12.653    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/C
                         clock pessimism              0.266    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.031    12.796    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 3.226ns (47.597%)  route 3.552ns (52.403%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.927     9.600    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.119     9.719 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.719    mani_readout_i/LTC2324_read_0/inst/clk_counter[18]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475    12.654    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[18]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.075    12.838    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 3.257ns (47.946%)  route 3.536ns (52.054%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.911     9.584    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y88         LUT3 (Prop_lut3_I1_O)        0.150     9.734 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.734    mani_readout_i/LTC2324_read_0/inst/clk_counter[2]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474    12.653    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                         clock pessimism              0.288    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.075    12.862    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 3.226ns (47.798%)  route 3.523ns (52.202%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.898     9.571    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.119     9.690 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.690    mani_readout_i/LTC2324_read_0/inst/clk_counter[12]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475    12.654    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.075    12.838    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 3.225ns (47.819%)  route 3.519ns (52.181%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     3.360 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.531     3.891    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     4.723 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.723    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.840 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.840    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.957    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.191 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.191    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.308 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.308    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.425 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.425    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.748 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6/O[1]
                         net (fo=5, routed)           0.808     6.556    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__6_n_6
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.306     6.862 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.862    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.263 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.286     8.549    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.894     9.567    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.118     9.685 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.685    mani_readout_i/LTC2324_read_0/inst/clk_counter[9]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475    12.654    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.075    12.838    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/Q
                         net (fo=2, routed)           0.127     1.185    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.435 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.435    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1_n_7
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/Q
                         net (fo=2, routed)           0.127     1.185    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.448 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.448    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1_n_5
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[26]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mani_readout_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/control/U0/ip2bus_rdack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.435%)  route 0.190ns (50.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  mani_readout_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=5, routed)           0.190     1.306    mani_readout_i/control/U0/gpio_core_1/bus2ip_rnw
    SLICE_X42Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  mani_readout_i/control/U0/gpio_core_1/ip2bus_rdack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.351    mani_readout_i/control/U0/ip2bus_rdack_i
    SLICE_X42Y98         FDRE                                         r  mani_readout_i/control/U0/ip2bus_rdack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/control/U0/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  mani_readout_i/control/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    mani_readout_i/control/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.672%)  route 0.174ns (48.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=5, routed)           0.174     1.290    mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]
    SLICE_X39Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.335    mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_2
    SLICE_X39Y99         FDRE                                         r  mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    mani_readout_i/dummy_ADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.515%)  route 0.353ns (71.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.576     0.912    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/Q
                         net (fo=3, routed)           0.353     1.406    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[4]
    SLICE_X30Y101        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.931     1.297    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.053     1.315    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.226%)  route 0.177ns (48.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.641     0.977    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y101        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/Q
                         net (fo=14, routed)          0.177     1.295    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.340 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.340    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_36
    SLICE_X35Y99         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.826     1.192    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y99         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.555     0.891    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y92         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.170     1.202    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/Q
                         net (fo=2, routed)           0.127     1.185    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.471 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.471    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1_n_6
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[25]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/Q
                         net (fo=2, routed)           0.127     1.185    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.473 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.473    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1_n_4
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y100        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[27]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]/Q
                         net (fo=2, routed)           0.127     1.185    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[18]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.341 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.381 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.382    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[20]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.422 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[24]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.475 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.475    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]_i_1_n_7
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.912     1.278    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.134     1.377    mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.452ns  (logic 0.124ns (5.058%)  route 2.328ns (94.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.880     1.880    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.124     2.004 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.447     2.452    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.045ns (4.627%)  route 0.928ns (95.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.763     0.763    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.808 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.164     0.973    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y106        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.349ns  (logic 0.602ns (25.628%)  route 1.747ns (74.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.651     2.945    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           1.134     4.535    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.146     4.681 r  mani_readout_i/LTC2324_read_0/inst/state[1]_INST_0/O
                         net (fo=1, routed)           0.613     5.294    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X47Y96         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y96         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.891ns  (logic 0.608ns (32.158%)  route 1.283ns (67.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.651     2.945    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.854     4.255    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X45Y93         LUT2 (Prop_lut2_I0_O)        0.152     4.407 r  mani_readout_i/LTC2324_read_0/inst/state[0]_INST_0/O
                         net (fo=1, routed)           0.429     4.836    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X47Y94         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.247ns  (logic 0.518ns (41.525%)  route 0.729ns (58.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/Q
                         net (fo=2, routed)           0.729     4.384    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X37Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.208ns  (logic 0.456ns (37.756%)  route 0.752ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y106        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/Q
                         net (fo=2, routed)           0.752     4.345    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X36Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.754%)  route 0.636ns (58.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mani_readout_i/LTC2324_read_0/inst/data_reg[2]/Q
                         net (fo=2, routed)           0.636     4.229    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.602%)  route 0.614ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y106        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/Q
                         net (fo=2, routed)           0.614     4.207    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X36Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.200%)  route 0.456ns (46.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/Q
                         net (fo=2, routed)           0.456     4.111    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X42Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.352%)  route 0.453ns (46.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/Q
                         net (fo=2, routed)           0.453     4.109    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.724%)  route 0.446ns (46.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/Q
                         net (fo=2, routed)           0.446     4.101    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X45Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.831    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.960%)  route 0.442ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  mani_readout_i/LTC2324_read_0/inst/data_reg[1]/Q
                         net (fo=2, routed)           0.442     4.098    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.014%)  route 0.106ns (42.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[5]/Q
                         net (fo=2, routed)           0.106     1.221    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X45Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[15]/Q
                         net (fo=1, routed)           0.112     1.227    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X39Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/Q
                         net (fo=2, routed)           0.116     1.231    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X47Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/Q
                         net (fo=2, routed)           0.129     1.244    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X40Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.161%)  route 0.219ns (60.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=38, routed)          0.219     1.252    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X47Y95         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.268%)  route 0.122ns (42.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  mani_readout_i/LTC2324_read_0/inst/data_reg[6]/Q
                         net (fo=2, routed)           0.122     1.260    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X46Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/Q
                         net (fo=2, routed)           0.169     1.284    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.198%)  route 0.178ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y106        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[11]/Q
                         net (fo=2, routed)           0.178     1.293    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X38Y106        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y106        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.661%)  route 0.182ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y106        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           0.182     1.297    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X39Y106        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.972%)  route 0.164ns (50.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y104        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/Q
                         net (fo=2, routed)           0.164     1.302    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X45Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.703ns  (logic 5.222ns (38.108%)  route 8.481ns (61.892%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.976     5.501    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.625 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           4.505    10.130    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    13.703 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    13.703    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.167ns  (logic 1.611ns (31.175%)  route 3.556ns (68.825%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           1.811     2.103    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT5 (Prop_lut5_I2_O)        0.045     2.148 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           1.745     3.893    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     5.167 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     5.167    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.153ns (41.861%)  route 5.768ns (58.139%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.946    mani_readout_i/control/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y97         FDRE                                         r  mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=4, routed)           1.263     4.665    mani_readout_i/LTC2324_read_0/inst/control[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.124     4.789 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           4.505     9.294    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.868 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    12.868    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.202ns (46.946%)  route 4.749ns (53.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.947    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.478     3.425 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           4.749     8.174    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.724    11.898 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000    11.898    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.054ns (50.885%)  route 3.913ns (49.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.946    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X40Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           3.913     7.315    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598    10.913 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000    10.913    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 4.142ns (53.072%)  route 3.662ns (46.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.639     2.933    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           3.662     7.113    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624    10.737 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000    10.737    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.488ns (52.794%)  route 1.330ns (47.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           1.330     2.382    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.706 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.439ns (49.988%)  route 1.440ns (50.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.557     0.893    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X40Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           1.440     2.474    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.772 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000     3.772    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.304ns  (logic 1.455ns (44.037%)  route 1.849ns (55.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.557     0.893    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           1.849     2.889    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.307     4.196 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.196    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.460ns (42.494%)  route 1.975ns (57.506%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X43Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/Q
                         net (fo=2, routed)           0.230     1.263    mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.308 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           1.745     3.053    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.327 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     4.327    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 2.001ns (28.025%)  route 5.138ns (71.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.976     5.501    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT4 (Prop_lut4_I1_O)        0.150     5.651 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.783     6.434    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.326     6.760 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.379     7.139    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 2.001ns (28.025%)  route 5.138ns (71.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.976     5.501    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT4 (Prop_lut4_I1_O)        0.150     5.651 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.783     6.434    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.326     6.760 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.379     7.139    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 2.001ns (28.025%)  route 5.138ns (71.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.976     5.501    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT4 (Prop_lut4_I1_O)        0.150     5.651 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.783     6.434    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.326     6.760 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.379     7.139    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 2.001ns (28.788%)  route 4.949ns (71.212%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.976     5.501    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT4 (Prop_lut4_I1_O)        0.150     5.651 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.783     6.434    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.326     6.760 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.190     6.950    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 2.001ns (28.788%)  route 4.949ns (71.212%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.976     5.501    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X43Y93         LUT4 (Prop_lut4_I1_O)        0.150     5.651 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.783     6.434    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.326     6.760 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.190     6.950    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.478     2.657    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.674ns (25.521%)  route 4.885ns (74.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.762     5.312    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.436 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.122     6.559    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[0]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.674ns (25.521%)  route 4.885ns (74.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.762     5.312    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.436 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.122     6.559    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[1]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.674ns (25.521%)  route 4.885ns (74.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.762     5.312    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.436 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.122     6.559    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[2]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.674ns (25.521%)  route 4.885ns (74.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.762     5.312    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.436 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.122     6.559    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y94         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[3]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.745ns (26.985%)  route 4.721ns (73.015%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.181     5.770    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X36Y99         LUT5 (Prop_lut5_I4_O)        0.156     5.926 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.540     6.466    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.480     2.659    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.266ns (13.936%)  route 1.643ns (86.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdo_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.909    mani_readout_i/LTC2324_read_0/inst/sdo
    SLICE_X46Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.362ns (18.784%)  route 1.565ns (81.216%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.565     1.882    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  mani_readout_i/LTC2324_dummy_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.927    mani_readout_i/LTC2324_dummy_0/inst/state_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.980ns  (logic 0.317ns (16.009%)  route 1.663ns (83.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.663     1.980    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.826     1.192    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.362ns (18.225%)  route 1.624ns (81.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.624     1.941    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.986    mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X40Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.356ns (17.846%)  route 1.637ns (82.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.637     1.992    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X36Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y99         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.160ns  (logic 0.361ns (16.709%)  route 1.799ns (83.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.624     1.941    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.044     1.985 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.175     2.160    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.160ns  (logic 0.361ns (16.709%)  route 1.799ns (83.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.624     1.941    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.044     1.985 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.175     2.160    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.160ns  (logic 0.361ns (16.709%)  route 1.799ns (83.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.624     1.941    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.044     1.985 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.175     2.160    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.160ns  (logic 0.361ns (16.709%)  route 1.799ns (83.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.624     1.941    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.044     1.985 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.175     2.160    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.160ns  (logic 0.361ns (16.709%)  route 1.799ns (83.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.624     1.941    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X36Y99         LUT5 (Prop_lut5_I1_O)        0.044     1.985 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.175     2.160    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/C





