{"Source Block": ["zipcpu/rtl/core/pipemem.v@117:128@HdlStmProcess", "\t\tdefault: misaligned = 1'b0;\n\t\tendcase\n\tend else\n\t\tmisaligned = 1'b0;\n\n\talways @(posedge i_clk)\n\t\tfifo_oreg[wraddr] <= { i_oreg, i_op[2:1], i_addr[1:0] };\n\n\tinitial\twraddr = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\twraddr <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[123, "\t\tfifo_oreg[wraddr] <= { i_oreg, i_op[2:1], i_addr[1:0] };\n"]], "Add": [[123, "\t\tfifo_oreg[wraddr] <= { i_oreg[3:0], i_op[2:1], i_addr[1:0] };\n"], [123, "\talways @(posedge i_clk)\n"], [123, "\tif (i_pipe_stb)\n"], [123, "\t\tfifo_gie <= i_oreg[4];\n"]]}}