INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/zybo_z7_20/01_dut_sim_test/01_4bit_counter/01_4bit_counter.srcs/sources_1/new/counter_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cnt is not allowed [D:/study/zybo_z7_20/01_dut_sim_test/01_4bit_counter/01_4bit_counter.srcs/sources_1/new/counter_4_bit.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/zybo_z7_20/01_dut_sim_test/01_4bit_counter/01_4bit_counter.srcs/sim_1/new/counter_4_bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/zybo_z7_20/01_dut_sim_test/01_4bit_counter/01_4bit_counter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
