Analysis & Synthesis report for cs305_project
Fri May 24 13:45:01 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cs305_project|state_machine:R1|state
 11. State Machine - |cs305_project|MOUSE:M1|mouse_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 18. Source assignments for start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 19. Source assignments for start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 20. Source assignments for start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 21. Source assignments for start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 22. Source assignments for start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 23. Source assignments for start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 24. Source assignments for start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 25. Source assignments for start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 26. Source assignments for start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 27. Source assignments for start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 28. Source assignments for pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 29. Source assignments for endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 30. Source assignments for endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 31. Source assignments for endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 32. Source assignments for endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 33. Source assignments for endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 34. Source assignments for endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 35. Source assignments for endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 36. Source assignments for endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 37. Source assignments for endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 38. Source assignments for endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 39. Source assignments for endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 40. Source assignments for endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 41. Source assignments for endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 42. Source assignments for endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 43. Source assignments for endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 44. Parameter Settings for User Entity Instance: cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 72. altsyncram Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:one_text"
 74. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ten_text"
 75. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:E2"
 76. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:R1"
 77. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:O1"
 78. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:C1"
 79. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:S1"
 80. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:r"
 81. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e1"
 82. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:v"
 83. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:o"
 84. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e"
 85. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:m"
 86. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:a"
 87. Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:g"
 88. Port Connectivity Checks: "endgame:o1"
 89. Port Connectivity Checks: "state_machine:R1"
 90. Port Connectivity Checks: "pipes:d1|SPRITE_PRINTER:C_S"
 91. Port Connectivity Checks: "pipes:d1|rand_gen:heightGen"
 92. Port Connectivity Checks: "pipes:d1"
 93. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:t_a"
 94. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_d"
 95. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_r"
 96. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_i"
 97. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_b"
 98. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_y"
 99. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p1"
100. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p"
101. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_a"
102. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_l"
103. Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_f"
104. Port Connectivity Checks: "start:P1"
105. Port Connectivity Checks: "MOUSE:M1"
106. Port Connectivity Checks: "cs305_pll:C1"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 24 13:45:00 2024           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; cs305_project                                   ;
; Top-level Entity Name           ; cs305_project                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 182                                             ;
; Total pins                      ; 12                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,728                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cs305_project      ; cs305_project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library   ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-----------+
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; H:/cs305_project/vga_sync.vhd                                           ;           ;
; state_machine.vhd                ; yes             ; User VHDL File                         ; H:/cs305_project/state_machine.vhd                                      ;           ;
; start.vhd                        ; yes             ; User VHDL File                         ; H:/cs305_project/start.vhd                                              ;           ;
; sprite_printer.vhd               ; yes             ; User VHDL File                         ; H:/cs305_project/sprite_printer.vhd                                     ;           ;
; rand_gen.vhd                     ; yes             ; User VHDL File                         ; H:/cs305_project/rand_gen.vhd                                           ;           ;
; pipes.vhd                        ; yes             ; User VHDL File                         ; H:/cs305_project/pipes.vhd                                              ;           ;
; mouse.vhd                        ; yes             ; User VHDL File                         ; H:/cs305_project/mouse.vhd                                              ;           ;
; endgame.vhd                      ; yes             ; User VHDL File                         ; H:/cs305_project/endgame.vhd                                            ;           ;
; cs305_project.vhd                ; yes             ; User VHDL File                         ; H:/cs305_project/cs305_project.vhd                                      ;           ;
; char_rom.vhd                     ; yes             ; User VHDL File                         ; H:/cs305_project/char_rom.vhd                                           ;           ;
; bouncy_ball.vhd                  ; yes             ; User VHDL File                         ; H:/cs305_project/bouncy_ball.vhd                                        ;           ;
; cs305_pll.vhd                    ; yes             ; User Wizard-Generated File             ; H:/cs305_project/cs305_pll.vhd                                          ; cs305_pll ;
; cs305_pll/cs305_pll_0002.v       ; yes             ; User Verilog HDL File                  ; H:/cs305_project/cs305_pll/cs305_pll_0002.v                             ; cs305_pll ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v          ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; db/altsyncram_d5g1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/cs305_project/db/altsyncram_d5g1.tdf                                 ;           ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; H:/cs305_project/tcgrom.mif                                             ;           ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 369                                                                               ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 590                                                                               ;
;     -- 7 input functions                    ; 39                                                                                ;
;     -- 6 input functions                    ; 95                                                                                ;
;     -- 5 input functions                    ; 77                                                                                ;
;     -- 4 input functions                    ; 92                                                                                ;
;     -- <=3 input functions                  ; 287                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 182                                                                               ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 12                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 1728                                                                              ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 315                                                                               ;
; Total fan-out                               ; 3673                                                                              ;
; Average fan-out                             ; 3.62                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |cs305_project                                  ; 590 (0)             ; 182 (0)                   ; 1728              ; 0          ; 12   ; 0            ; |cs305_project                                                                                                                       ; cs305_project   ; work         ;
;    |MOUSE:M1|                                   ; 50 (50)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|MOUSE:M1                                                                                                              ; MOUSE           ; work         ;
;    |bouncy_ball:B1|                             ; 110 (110)           ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|bouncy_ball:B1                                                                                                        ; bouncy_ball     ; work         ;
;    |cs305_pll:C1|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|cs305_pll:C1                                                                                                          ; cs305_pll       ; cs305_pll    ;
;       |cs305_pll_0002:cs305_pll_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|cs305_pll:C1|cs305_pll_0002:cs305_pll_inst                                                                            ; cs305_pll_0002  ; cs305_pll    ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i                                                    ; altera_pll      ; work         ;
;    |endgame:o1|                                 ; 145 (0)             ; 0 (0)                     ; 960               ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1                                                                                                            ; endgame         ; work         ;
;       |SPRITE_PRINTER:C1|                       ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1                                                                                          ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM                                                                      ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:E2|                       ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2                                                                                          ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM                                                                      ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:O1|                       ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1                                                                                          ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM                                                                      ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:R1|                       ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1                                                                                          ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM                                                                      ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:S1|                       ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1                                                                                          ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM                                                                      ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:a|                        ; 9 (8)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:e1|                       ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1                                                                                          ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM                                                                      ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated       ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:e|                        ; 9 (8)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:g|                        ; 12 (11)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:m|                        ; 9 (8)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:one_text|                 ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text                                                                                    ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM                                                                ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:o|                        ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:r|                        ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:ten_text|                 ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text                                                                                    ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM                                                                ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:v|                        ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;    |pipes:d1|                                   ; 128 (79)            ; 30 (30)                   ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pipes:d1                                                                                                              ; pipes           ; work         ;
;       |SPRITE_PRINTER:C_S|                      ; 49 (47)             ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pipes:d1|SPRITE_PRINTER:C_S                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;    |rand_gen:Rn1|                               ; 10 (10)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|rand_gen:Rn1                                                                                                          ; rand_gen        ; work         ;
;    |start:P1|                                   ; 72 (0)              ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |cs305_project|start:P1                                                                                                              ; start           ; work         ;
;       |SPRITE_PRINTER:t_a|                      ; 11 (9)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:t_a                                                                                           ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM                                                                       ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                       ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated        ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_a|                  ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_b|                  ; 2 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_d|                  ; 3 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 3 (3)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_f|                  ; 10 (8)              ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_i|                  ; 1 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_l|                  ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_p1|                 ; 8 (6)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1                                                                                      ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM                                                                  ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated   ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_p|                  ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_r|                  ; 2 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;       |SPRITE_PRINTER:title_y|                  ; 9 (7)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y                                                                                       ; SPRITE_PRINTER  ; work         ;
;          |char_rom:SPRITE_ROM|                  ; 2 (2)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM                                                                   ; char_rom        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;                |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated    ; altsyncram_d5g1 ; work         ;
;    |state_machine:R1|                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|state_machine:R1                                                                                                      ; state_machine   ; work         ;
;    |vga_sync:V1|                                ; 70 (70)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |cs305_project|vga_sync:V1                                                                                                           ; vga_sync        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |cs305_project|cs305_pll:C1 ; cs305_pll.vhd   ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cs305_project|state_machine:R1|state                                                                                                                        ;
+-----------------+-----------------+---------------+---------------+---------------+---------------+----------------+--------------+--------------+--------------+------------+
; Name            ; state.game_over ; state.pause_t ; state.pause_3 ; state.pause_2 ; state.pause_1 ; state.training ; state.game_3 ; state.game_2 ; state.game_1 ; state.menu ;
+-----------------+-----------------+---------------+---------------+---------------+---------------+----------------+--------------+--------------+--------------+------------+
; state.menu      ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 0          ;
; state.game_1    ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 1            ; 1          ;
; state.game_2    ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 1            ; 0            ; 1          ;
; state.game_3    ; 0               ; 0             ; 0             ; 0             ; 0             ; 0              ; 1            ; 0            ; 0            ; 1          ;
; state.training  ; 0               ; 0             ; 0             ; 0             ; 0             ; 1              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_1   ; 0               ; 0             ; 0             ; 0             ; 1             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_2   ; 0               ; 0             ; 0             ; 1             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_3   ; 0               ; 0             ; 1             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.pause_t   ; 0               ; 1             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
; state.game_over ; 1               ; 0             ; 0             ; 0             ; 0             ; 0              ; 0            ; 0            ; 0            ; 1          ;
+-----------------+-----------------+---------------+---------------+---------------+---------------+----------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cs305_project|MOUSE:M1|mouse_state                                                                                                                                                     ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; bouncy_ball:B1|enable                  ; Stuck at VCC due to stuck port data_in ;
; pipes:d1|pipe_h[9]                     ; Stuck at GND due to stuck port data_in ;
; pipes:d1|power                         ; Stuck at VCC due to stuck port data_in ;
; MOUSE:M1|CHAROUT[4..7]                 ; Stuck at VCC due to stuck port data_in ;
; MOUSE:M1|CHAROUT[3]                    ; Stuck at GND due to stuck port data_in ;
; MOUSE:M1|CHAROUT[2]                    ; Stuck at VCC due to stuck port data_in ;
; MOUSE:M1|CHAROUT[0,1]                  ; Stuck at GND due to stuck port data_in ;
; MOUSE:M1|SHIFTOUT[10]                  ; Stuck at VCC due to stuck port data_in ;
; bouncy_ball:B1|ball_y_pos[9]           ; Stuck at GND due to stuck port data_in ;
; vga_sync:V1|pixel_row[9]               ; Stuck at GND due to stuck port data_in ;
; state_machine:R1|state.game_2          ; Lost fanout                            ;
; state_machine:R1|state.game_3          ; Lost fanout                            ;
; state_machine:R1|state.training        ; Lost fanout                            ;
; state_machine:R1|state.pause_2         ; Lost fanout                            ;
; state_machine:R1|state.pause_3         ; Lost fanout                            ;
; state_machine:R1|state.pause_t         ; Lost fanout                            ;
; Total Number of Removed Registers = 20 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+-----------------------+---------------------------+----------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------+---------------------------+----------------------------------------+
; bouncy_ball:B1|enable ; Stuck at VCC              ; bouncy_ball:B1|ball_y_pos[9]           ;
;                       ; due to stuck port data_in ;                                        ;
+-----------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 182   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 26    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; MOUSE:M1|send_char                     ; 3       ;
; MOUSE:M1|SHIFTOUT[3]                   ; 1       ;
; MOUSE:M1|SHIFTOUT[5]                   ; 1       ;
; MOUSE:M1|SHIFTOUT[6]                   ; 1       ;
; MOUSE:M1|SHIFTOUT[7]                   ; 1       ;
; MOUSE:M1|SHIFTOUT[8]                   ; 1       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cs305_project|vga_sync:V1|v_count[8]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cs305_project|bouncy_ball:B1|ball_y_pos[5]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cs305_project|bouncy_ball:B1|ball_y_pos[7]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|pipes:d1|SPRITE_PRINTER:C_S|s_font_row                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_l|s_font_row               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_a|s_font_row               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_p|s_font_row               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_p1|s_font_row              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:S1|s_font_col                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:C1|s_font_col                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:O1|s_font_row                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:R1|s_font_row                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:E2|s_font_row                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|s_font_row            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:one_text|s_font_row            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_f|s_font_row               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_y|s_font_row               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:t_a|s_font_row                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|Mux0     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|Mux0     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|Mux0     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|Mux0 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cs305_project|state_machine:R1|Selector0                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 27                                                                                     ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:one_text" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND             ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND             ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND             ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC             ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC             ;
; a_col[7..5]      ; Input ; Info     ; Stuck at VCC             ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND             ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND             ;
; a_col[4]         ; Input ; Info     ; Stuck at GND             ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC             ;
; s_red            ; Input ; Info     ; Stuck at VCC             ;
; s_green          ; Input ; Info     ; Stuck at VCC             ;
; s_blue           ; Input ; Info     ; Stuck at VCC             ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC             ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND             ;
; address[5..4]    ; Input ; Info     ; Stuck at VCC             ;
+------------------+-------+----------+--------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:ten_text" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND             ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND             ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND             ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC             ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC             ;
; a_col[7..6]      ; Input ; Info     ; Stuck at VCC             ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND             ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND             ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND             ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC             ;
; s_red            ; Input ; Info     ; Stuck at VCC             ;
; s_green          ; Input ; Info     ; Stuck at VCC             ;
; s_blue           ; Input ; Info     ; Stuck at VCC             ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC             ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND             ;
; address[5..4]    ; Input ; Info     ; Stuck at VCC             ;
+------------------+-------+----------+--------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:E2" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND       ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[9]         ; Input ; Info     ; Stuck at GND       ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND       ;
; a_col[6..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[5..3]    ; Input ; Info     ; Stuck at GND       ;
; address[2]       ; Input ; Info     ; Stuck at VCC       ;
; address[1]       ; Input ; Info     ; Stuck at GND       ;
; address[0]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:R1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[6..5]      ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[4]         ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[3..2]    ; Input ; Info     ; Stuck at GND       ;
; address[5]       ; Input ; Info     ; Stuck at GND       ;
; address[4]       ; Input ; Info     ; Stuck at VCC       ;
; address[1]       ; Input ; Info     ; Stuck at VCC       ;
; address[0]       ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:O1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..4]    ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:C1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..6]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[5]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[4]         ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..2]    ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:S1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[9..7]      ; Input ; Info     ; Stuck at GND       ;
; a_row[5..3]      ; Input ; Info     ; Stuck at GND       ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[6]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[2]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[9..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_col[3]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC       ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND       ;
; address[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; address[3..2]    ; Input ; Info     ; Stuck at GND       ;
; address[5]       ; Input ; Info     ; Stuck at GND       ;
; address[4]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:r" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[3..2]    ; Input ; Info     ; Stuck at GND      ;
; address[5]       ; Input ; Info     ; Stuck at GND      ;
; address[4]       ; Input ; Info     ; Stuck at VCC      ;
; address[1]       ; Input ; Info     ; Stuck at VCC      ;
; address[0]       ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e1" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND       ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND       ;
; a_row[9]         ; Input ; Info     ; Stuck at GND       ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC       ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC       ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND       ;
; a_col[9]         ; Input ; Info     ; Stuck at GND       ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC       ;
; a_col[7]         ; Input ; Info     ; Stuck at GND       ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC       ;
; s_red            ; Input ; Info     ; Stuck at VCC       ;
; s_green          ; Input ; Info     ; Stuck at VCC       ;
; s_blue           ; Input ; Info     ; Stuck at VCC       ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND       ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC       ;
; address[5..3]    ; Input ; Info     ; Stuck at GND       ;
; address[2]       ; Input ; Info     ; Stuck at VCC       ;
; address[1]       ; Input ; Info     ; Stuck at GND       ;
; address[0]       ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:v" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[2..1]    ; Input ; Info     ; Stuck at VCC      ;
; address[5]       ; Input ; Info     ; Stuck at GND      ;
; address[4]       ; Input ; Info     ; Stuck at VCC      ;
; address[3]       ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:o" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..4]    ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:e" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..3]    ; Input ; Info     ; Stuck at GND      ;
; address[2]       ; Input ; Info     ; Stuck at VCC      ;
; address[1]       ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:m" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[7]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[3..2]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..4]    ; Input ; Info     ; Stuck at GND      ;
; address[1]       ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:a" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..1]    ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1|SPRITE_PRINTER:g" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND      ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND      ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC      ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND      ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC      ;
; address[2..0]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..3]    ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "endgame:o1"                                                                                                                                        ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tenth_digit ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; one_digit   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "state_machine:R1"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; pause_r ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pause_g ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pause_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "pipes:d1|SPRITE_PRINTER:C_S" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC      ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND      ;
; address[3..0]    ; Input ; Info     ; Stuck at VCC      ;
; address[5..4]    ; Input ; Info     ; Stuck at GND      ;
+------------------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipes:d1|rand_gen:heightGen"                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; psudo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipes:d1"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pipe_height[9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; speed[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; speed[8..7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; speed[4..3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; speed[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; speed[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pipe_s         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; coin_s         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; initial        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:t_a" ;
+------------------+-------+----------+-------------------+
; Port             ; Type  ; Severity ; Details           ;
+------------------+-------+----------+-------------------+
; a_row[3..2]      ; Input ; Info     ; Stuck at VCC      ;
; a_row[7..6]      ; Input ; Info     ; Stuck at GND      ;
; a_row[1..0]      ; Input ; Info     ; Stuck at GND      ;
; a_row[9]         ; Input ; Info     ; Stuck at GND      ;
; a_row[8]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[5]         ; Input ; Info     ; Stuck at VCC      ;
; a_row[4]         ; Input ; Info     ; Stuck at GND      ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC      ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND      ;
; a_col[9]         ; Input ; Info     ; Stuck at GND      ;
; a_col[6]         ; Input ; Info     ; Stuck at GND      ;
; s_red            ; Input ; Info     ; Stuck at VCC      ;
; s_green          ; Input ; Info     ; Stuck at VCC      ;
; s_blue           ; Input ; Info     ; Stuck at VCC      ;
; multiplier[1..0] ; Input ; Info     ; Stuck at VCC      ;
; multiplier[2]    ; Input ; Info     ; Stuck at GND      ;
; address[5..1]    ; Input ; Info     ; Stuck at GND      ;
; address[0]       ; Input ; Info     ; Stuck at VCC      ;
; enable           ; Input ; Info     ; Stuck at VCC      ;
+------------------+-------+----------+-------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_d" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at GND          ;
; a_col[6]         ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..3]    ; Input ; Info     ; Stuck at GND          ;
; address[1..0]    ; Input ; Info     ; Stuck at GND          ;
; address[2]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_r" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at GND          ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[7]         ; Input ; Info     ; Stuck at GND          ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[3..2]    ; Input ; Info     ; Stuck at GND          ;
; address[5]       ; Input ; Info     ; Stuck at GND          ;
; address[4]       ; Input ; Info     ; Stuck at VCC          ;
; address[1]       ; Input ; Info     ; Stuck at VCC          ;
; address[0]       ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_i" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..4]    ; Input ; Info     ; Stuck at GND          ;
; address[2..1]    ; Input ; Info     ; Stuck at GND          ;
; address[3]       ; Input ; Info     ; Stuck at VCC          ;
; address[0]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_b" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[7..6]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_row[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_row[3]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..2]    ; Input ; Info     ; Stuck at GND          ;
; address[1]       ; Input ; Info     ; Stuck at VCC          ;
; address[0]       ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_y" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[8..5]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[4..3]    ; Input ; Info     ; Stuck at VCC          ;
; address[2..1]    ; Input ; Info     ; Stuck at GND          ;
; address[5]       ; Input ; Info     ; Stuck at GND          ;
; address[0]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p1" ;
+------------------+-------+----------+------------------------+
; Port             ; Type  ; Severity ; Details                ;
+------------------+-------+----------+------------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC           ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND           ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND           ;
; a_col[8..7]      ; Input ; Info     ; Stuck at VCC           ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC           ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND           ;
; a_col[9]         ; Input ; Info     ; Stuck at GND           ;
; a_col[6]         ; Input ; Info     ; Stuck at GND           ;
; s_red            ; Input ; Info     ; Stuck at VCC           ;
; s_green          ; Input ; Info     ; Stuck at VCC           ;
; s_blue           ; Input ; Info     ; Stuck at VCC           ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND           ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC           ;
; address[3..0]    ; Input ; Info     ; Stuck at GND           ;
; address[5]       ; Input ; Info     ; Stuck at GND           ;
; address[4]       ; Input ; Info     ; Stuck at VCC           ;
; enable           ; Input ; Info     ; Stuck at VCC           ;
+------------------+-------+----------+------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_p" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9]         ; Input ; Info     ; Stuck at GND          ;
; a_col[8]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[7]         ; Input ; Info     ; Stuck at GND          ;
; a_col[6]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[3..0]    ; Input ; Info     ; Stuck at GND          ;
; address[5]       ; Input ; Info     ; Stuck at GND          ;
; address[4]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_a" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[7..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..1]    ; Input ; Info     ; Stuck at GND          ;
; address[0]       ; Input ; Info     ; Stuck at VCC          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_l" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[9..8]      ; Input ; Info     ; Stuck at GND          ;
; a_col[6..5]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[7]         ; Input ; Info     ; Stuck at VCC          ;
; a_col[4]         ; Input ; Info     ; Stuck at VCC          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[3..2]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..4]    ; Input ; Info     ; Stuck at GND          ;
; address[1..0]    ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "start:P1|SPRITE_PRINTER:title_f" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; a_row[6..3]      ; Input ; Info     ; Stuck at VCC          ;
; a_row[9..7]      ; Input ; Info     ; Stuck at GND          ;
; a_row[2..0]      ; Input ; Info     ; Stuck at GND          ;
; a_col[5..4]      ; Input ; Info     ; Stuck at VCC          ;
; a_col[9..6]      ; Input ; Info     ; Stuck at GND          ;
; a_col[3..0]      ; Input ; Info     ; Stuck at GND          ;
; s_red            ; Input ; Info     ; Stuck at VCC          ;
; s_green          ; Input ; Info     ; Stuck at VCC          ;
; s_blue           ; Input ; Info     ; Stuck at VCC          ;
; multiplier[1..0] ; Input ; Info     ; Stuck at GND          ;
; multiplier[2]    ; Input ; Info     ; Stuck at VCC          ;
; address[2..1]    ; Input ; Info     ; Stuck at VCC          ;
; address[5..3]    ; Input ; Info     ; Stuck at GND          ;
; address[0]       ; Input ; Info     ; Stuck at GND          ;
; enable           ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+------------------------------------------+
; Port Connectivity Checks: "start:P1"     ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MOUSE:M1"                                                                                          ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; mouse_cursor_row    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_cursor_column ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cs305_pll:C1"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 182                         ;
;     CLR               ; 11                          ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 20                          ;
;     SLD               ; 9                           ;
;     plain             ; 42                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 590                         ;
;     arith             ; 114                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 95                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 3                           ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 437                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 92                          ;
;         5 data inputs ; 77                          ;
;         6 data inputs ; 95                          ;
; boundary_port         ; 12                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 216                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri May 24 13:44:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-behaviour File: H:/cs305_project/vga_sync.vhd Line: 12
    Info (12023): Found entity 1: vga_sync File: H:/cs305_project/vga_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file state_machine.vhd
    Info (12022): Found design unit 1: state_machine-moore File: H:/cs305_project/state_machine.vhd Line: 20
    Info (12023): Found entity 1: state_machine File: H:/cs305_project/state_machine.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file start.vhd
    Info (12022): Found design unit 1: start-behaviour File: H:/cs305_project/start.vhd Line: 13
    Info (12023): Found entity 1: start File: H:/cs305_project/start.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sprite_printer.vhd
    Info (12022): Found design unit 1: SPRITE_PRINTER-a File: H:/cs305_project/sprite_printer.vhd Line: 22
    Info (12023): Found entity 1: SPRITE_PRINTER File: H:/cs305_project/sprite_printer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file seven_seg.vhd
    Info (12022): Found design unit 1: seven_seg-behaviour File: H:/cs305_project/seven_seg.vhd Line: 9
    Info (12023): Found entity 1: seven_seg File: H:/cs305_project/seven_seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file seqto99.vhd
    Info (12022): Found design unit 1: seqTo99-behavior File: H:/cs305_project/seqTo99.vhd Line: 15
    Info (12023): Found entity 1: seqTo99 File: H:/cs305_project/seqTo99.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rand_gen.vhd
    Info (12022): Found design unit 1: rand_gen-b1 File: H:/cs305_project/rand_gen.vhd Line: 12
    Info (12023): Found entity 1: rand_gen File: H:/cs305_project/rand_gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-b1 File: H:/cs305_project/pipes.vhd Line: 15
    Info (12023): Found entity 1: pipes File: H:/cs305_project/pipes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: H:/cs305_project/mouse.vhd Line: 15
    Info (12023): Found entity 1: MOUSE File: H:/cs305_project/mouse.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file endgame.vhd
    Info (12022): Found design unit 1: endgame-behaviour File: H:/cs305_project/endgame.vhd Line: 14
    Info (12023): Found entity 1: endgame File: H:/cs305_project/endgame.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cs305_project.vhd
    Info (12022): Found design unit 1: cs305_project-structural File: H:/cs305_project/cs305_project.vhd Line: 12
    Info (12023): Found entity 1: cs305_project File: H:/cs305_project/cs305_project.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: H:/cs305_project/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: H:/cs305_project/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior File: H:/cs305_project/bouncy_ball.vhd Line: 15
    Info (12023): Found entity 1: bouncy_ball File: H:/cs305_project/bouncy_ball.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bird.vhd
    Info (12022): Found design unit 1: bird-SYN File: H:/cs305_project/bird.vhd Line: 54
    Info (12023): Found entity 1: bird File: H:/cs305_project/bird.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file binary_updowncounter.vhd
    Info (12022): Found design unit 1: Binary_UpDownCounter-behavior File: H:/cs305_project/Binary_UpDownCounter.vhd Line: 12
    Info (12023): Found entity 1: Binary_UpDownCounter File: H:/cs305_project/Binary_UpDownCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cs305_pll.vhd
    Info (12022): Found design unit 1: cs305_pll-rtl File: H:/cs305_project/cs305_pll.vhd Line: 20
    Info (12023): Found entity 1: cs305_pll File: H:/cs305_project/cs305_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cs305_pll/cs305_pll_0002.v
    Info (12023): Found entity 1: cs305_pll_0002 File: H:/cs305_project/cs305_pll/cs305_pll_0002.v Line: 2
Info (12127): Elaborating entity "cs305_project" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at cs305_project.vhd(85): used implicit default value for signal "s19" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/cs305_project/cs305_project.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(85): object "s28" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(85): object "s29" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(85): object "s30" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(85): object "s31" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(85): object "s32" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(86): object "s12" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 86
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(86): object "s13" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 86
Warning (10541): VHDL Signal Declaration warning at cs305_project.vhd(88): used implicit default value for signal "s24" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/cs305_project/cs305_project.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at cs305_project.vhd(98): object "s_enable" assigned a value but never read File: H:/cs305_project/cs305_project.vhd Line: 98
Info (12128): Elaborating entity "cs305_pll" for hierarchy "cs305_pll:C1" File: H:/cs305_project/cs305_project.vhd Line: 106
Info (12128): Elaborating entity "cs305_pll_0002" for hierarchy "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst" File: H:/cs305_project/cs305_pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i" File: H:/cs305_project/cs305_pll/cs305_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i" File: H:/cs305_project/cs305_pll/cs305_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: H:/cs305_project/cs305_pll/cs305_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:V1" File: H:/cs305_project/cs305_project.vhd Line: 113
Info (12128): Elaborating entity "bouncy_ball" for hierarchy "bouncy_ball:B1" File: H:/cs305_project/cs305_project.vhd Line: 128
Warning (10036): Verilog HDL or VHDL warning at bouncy_ball.vhd(18): object "size_x" assigned a value but never read File: H:/cs305_project/bouncy_ball.vhd Line: 18
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(70): signal "ball_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/bouncy_ball.vhd Line: 70
Warning (10492): VHDL Process Statement warning at bouncy_ball.vhd(70): signal "size_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/bouncy_ball.vhd Line: 70
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:M1" File: H:/cs305_project/cs305_project.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(22): object "CHARIN" assigned a value but never read File: H:/cs305_project/mouse.vhd Line: 22
Warning (10492): VHDL Process Statement warning at mouse.vhd(148): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/mouse.vhd Line: 148
Warning (10492): VHDL Process Statement warning at mouse.vhd(152): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/mouse.vhd Line: 152
Warning (10492): VHDL Process Statement warning at mouse.vhd(153): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/mouse.vhd Line: 153
Warning (10492): VHDL Process Statement warning at mouse.vhd(154): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/mouse.vhd Line: 154
Info (12128): Elaborating entity "start" for hierarchy "start:P1" File: H:/cs305_project/cs305_project.vhd Line: 156
Warning (10540): VHDL Signal Declaration warning at start.vhd(16): used explicit default value for signal "title_f_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at start.vhd(17): used explicit default value for signal "title_l_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at start.vhd(18): used explicit default value for signal "title_a_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at start.vhd(19): used explicit default value for signal "title_p_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at start.vhd(20): used explicit default value for signal "title_p1_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at start.vhd(21): used explicit default value for signal "title_y_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at start.vhd(22): used explicit default value for signal "title_b_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at start.vhd(23): used explicit default value for signal "title_i_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at start.vhd(24): used explicit default value for signal "title_r_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at start.vhd(25): used explicit default value for signal "title_d_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at start.vhd(26): used explicit default value for signal "t_a_address" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at start.vhd(31): used explicit default value for signal "title_f_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at start.vhd(32): used explicit default value for signal "title_f_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at start.vhd(33): used explicit default value for signal "title_l_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at start.vhd(34): used explicit default value for signal "title_l_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at start.vhd(35): used explicit default value for signal "title_a_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at start.vhd(36): used explicit default value for signal "title_a_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at start.vhd(37): used explicit default value for signal "title_p_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at start.vhd(38): used explicit default value for signal "title_p_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at start.vhd(39): used explicit default value for signal "title_p1_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at start.vhd(40): used explicit default value for signal "title_p1_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at start.vhd(41): used explicit default value for signal "title_y_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 41
Warning (10540): VHDL Signal Declaration warning at start.vhd(42): used explicit default value for signal "title_y_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at start.vhd(43): used explicit default value for signal "title_b_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at start.vhd(44): used explicit default value for signal "title_b_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at start.vhd(45): used explicit default value for signal "title_i_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at start.vhd(46): used explicit default value for signal "title_i_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at start.vhd(47): used explicit default value for signal "title_r_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at start.vhd(48): used explicit default value for signal "title_r_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at start.vhd(49): used explicit default value for signal "title_d_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at start.vhd(50): used explicit default value for signal "title_d_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at start.vhd(52): used explicit default value for signal "t_a_row" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at start.vhd(53): used explicit default value for signal "t_a_col" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at start.vhd(67): used explicit default value for signal "Font_R" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at start.vhd(68): used explicit default value for signal "Font_G" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at start.vhd(69): used explicit default value for signal "Font_B" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at start.vhd(70): used explicit default value for signal "t_enable" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at start.vhd(72): used explicit default value for signal "Font_Multiplier" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at start.vhd(73): used explicit default value for signal "select_multiplier" because signal was never assigned a value File: H:/cs305_project/start.vhd Line: 73
Info (12128): Elaborating entity "SPRITE_PRINTER" for hierarchy "start:P1|SPRITE_PRINTER:title_f" File: H:/cs305_project/start.vhd Line: 85
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(41): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/sprite_printer.vhd Line: 41
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(42): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/sprite_printer.vhd Line: 42
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(52): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/sprite_printer.vhd Line: 52
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(53): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/sprite_printer.vhd Line: 53
Warning (10631): VHDL Process Statement warning at sprite_printer.vhd(38): inferring latch(es) for signal or variable "s_font_row", which holds its previous value in one or more paths through the process File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (10631): VHDL Process Statement warning at sprite_printer.vhd(38): inferring latch(es) for signal or variable "s_font_col", which holds its previous value in one or more paths through the process File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (10041): Inferred latch for "s_font_col[0]" at sprite_printer.vhd(38) File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (10041): Inferred latch for "s_font_col[1]" at sprite_printer.vhd(38) File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (10041): Inferred latch for "s_font_col[2]" at sprite_printer.vhd(38) File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (10041): Inferred latch for "s_font_row[0]" at sprite_printer.vhd(38) File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (10041): Inferred latch for "s_font_row[1]" at sprite_printer.vhd(38) File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (10041): Inferred latch for "s_font_row[2]" at sprite_printer.vhd(38) File: H:/cs305_project/sprite_printer.vhd Line: 38
Info (12128): Elaborating entity "char_rom" for hierarchy "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM" File: H:/cs305_project/sprite_printer.vhd Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" File: H:/cs305_project/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" File: H:/cs305_project/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" with the following parameter: File: H:/cs305_project/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1 File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rand_gen" for hierarchy "rand_gen:Rn1" File: H:/cs305_project/cs305_project.vhd Line: 168
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:d1" File: H:/cs305_project/cs305_project.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at pipes.vhd(11): used implicit default value for signal "rst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/cs305_project/pipes.vhd Line: 11
Warning (10036): Verilog HDL or VHDL warning at pipes.vhd(22): object "t_power" assigned a value but never read File: H:/cs305_project/pipes.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(23): used explicit default value for signal "Font_R" because signal was never assigned a value File: H:/cs305_project/pipes.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(24): used explicit default value for signal "Font_G" because signal was never assigned a value File: H:/cs305_project/pipes.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(25): used explicit default value for signal "Font_B" because signal was never assigned a value File: H:/cs305_project/pipes.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(26): used explicit default value for signal "Multiplier" because signal was never assigned a value File: H:/cs305_project/pipes.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(27): used explicit default value for signal "c_address" because signal was never assigned a value File: H:/cs305_project/pipes.vhd Line: 27
Info (12128): Elaborating entity "state_machine" for hierarchy "state_machine:R1" File: H:/cs305_project/cs305_project.vhd Line: 198
Warning (10541): VHDL Signal Declaration warning at state_machine.vhd(16): used implicit default value for signal "enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/cs305_project/state_machine.vhd Line: 16
Warning (10492): VHDL Process Statement warning at state_machine.vhd(44): signal "start_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 44
Warning (10492): VHDL Process Statement warning at state_machine.vhd(45): signal "start_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 45
Warning (10492): VHDL Process Statement warning at state_machine.vhd(46): signal "start_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 46
Warning (10492): VHDL Process Statement warning at state_machine.vhd(48): signal "bouncy_ball_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 48
Warning (10492): VHDL Process Statement warning at state_machine.vhd(48): signal "pipes_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 48
Warning (10492): VHDL Process Statement warning at state_machine.vhd(49): signal "bouncy_ball_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 49
Warning (10492): VHDL Process Statement warning at state_machine.vhd(49): signal "pipes_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 49
Warning (10492): VHDL Process Statement warning at state_machine.vhd(50): signal "bouncy_ball_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 50
Warning (10492): VHDL Process Statement warning at state_machine.vhd(50): signal "pipes_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 50
Warning (10492): VHDL Process Statement warning at state_machine.vhd(52): signal "bouncy_ball_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 52
Warning (10492): VHDL Process Statement warning at state_machine.vhd(52): signal "pipes_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 52
Warning (10492): VHDL Process Statement warning at state_machine.vhd(53): signal "bouncy_ball_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 53
Warning (10492): VHDL Process Statement warning at state_machine.vhd(53): signal "pipes_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 53
Warning (10492): VHDL Process Statement warning at state_machine.vhd(54): signal "bouncy_ball_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 54
Warning (10492): VHDL Process Statement warning at state_machine.vhd(54): signal "pipes_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 54
Warning (10492): VHDL Process Statement warning at state_machine.vhd(56): signal "bouncy_ball_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 56
Warning (10492): VHDL Process Statement warning at state_machine.vhd(56): signal "pipes_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 56
Warning (10492): VHDL Process Statement warning at state_machine.vhd(57): signal "bouncy_ball_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 57
Warning (10492): VHDL Process Statement warning at state_machine.vhd(57): signal "pipes_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 57
Warning (10492): VHDL Process Statement warning at state_machine.vhd(58): signal "bouncy_ball_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 58
Warning (10492): VHDL Process Statement warning at state_machine.vhd(58): signal "pipes_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 58
Warning (10492): VHDL Process Statement warning at state_machine.vhd(60): signal "bouncy_ball_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 60
Warning (10492): VHDL Process Statement warning at state_machine.vhd(60): signal "pipes_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 60
Warning (10492): VHDL Process Statement warning at state_machine.vhd(61): signal "bouncy_ball_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 61
Warning (10492): VHDL Process Statement warning at state_machine.vhd(61): signal "pipes_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 61
Warning (10492): VHDL Process Statement warning at state_machine.vhd(62): signal "bouncy_ball_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 62
Warning (10492): VHDL Process Statement warning at state_machine.vhd(62): signal "pipes_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 62
Warning (10492): VHDL Process Statement warning at state_machine.vhd(64): signal "pause_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 64
Warning (10492): VHDL Process Statement warning at state_machine.vhd(65): signal "pause_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 65
Warning (10492): VHDL Process Statement warning at state_machine.vhd(66): signal "pause_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 66
Warning (10492): VHDL Process Statement warning at state_machine.vhd(68): signal "pause_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 68
Warning (10492): VHDL Process Statement warning at state_machine.vhd(69): signal "pause_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 69
Warning (10492): VHDL Process Statement warning at state_machine.vhd(70): signal "pause_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 70
Warning (10492): VHDL Process Statement warning at state_machine.vhd(72): signal "pause_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 72
Warning (10492): VHDL Process Statement warning at state_machine.vhd(73): signal "pause_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 73
Warning (10492): VHDL Process Statement warning at state_machine.vhd(74): signal "pause_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 74
Warning (10492): VHDL Process Statement warning at state_machine.vhd(76): signal "pause_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 76
Warning (10492): VHDL Process Statement warning at state_machine.vhd(77): signal "pause_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 77
Warning (10492): VHDL Process Statement warning at state_machine.vhd(78): signal "pause_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 78
Warning (10492): VHDL Process Statement warning at state_machine.vhd(80): signal "endgame_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 80
Warning (10492): VHDL Process Statement warning at state_machine.vhd(81): signal "endgame_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 81
Warning (10492): VHDL Process Statement warning at state_machine.vhd(82): signal "endgame_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 82
Warning (10492): VHDL Process Statement warning at state_machine.vhd(84): signal "start_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 84
Warning (10492): VHDL Process Statement warning at state_machine.vhd(85): signal "start_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 85
Warning (10492): VHDL Process Statement warning at state_machine.vhd(86): signal "start_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 86
Warning (10492): VHDL Process Statement warning at state_machine.vhd(100): signal "lose" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 100
Warning (10492): VHDL Process Statement warning at state_machine.vhd(150): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/cs305_project/state_machine.vhd Line: 150
Info (12128): Elaborating entity "endgame" for hierarchy "endgame:o1" File: H:/cs305_project/cs305_project.vhd Line: 230
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(16): used explicit default value for signal "g_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(17): used explicit default value for signal "a_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(18): used explicit default value for signal "m_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(19): used explicit default value for signal "e_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(20): used explicit default value for signal "o_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(21): used explicit default value for signal "v_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(22): used explicit default value for signal "e1_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(23): used explicit default value for signal "r_a" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(24): used explicit default value for signal "g_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(25): used explicit default value for signal "g_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(26): used explicit default value for signal "a_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(27): used explicit default value for signal "a_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(28): used explicit default value for signal "m_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(29): used explicit default value for signal "m_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(30): used explicit default value for signal "e_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(31): used explicit default value for signal "e_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(32): used explicit default value for signal "o_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(33): used explicit default value for signal "o_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(34): used explicit default value for signal "v_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(35): used explicit default value for signal "v_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(36): used explicit default value for signal "e1_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(37): used explicit default value for signal "e1_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(38): used explicit default value for signal "r_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(39): used explicit default value for signal "r_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(44): used explicit default value for signal "Font_R" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(45): used explicit default value for signal "Font_G" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(46): used explicit default value for signal "Font_B" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(48): used explicit default value for signal "Multiplier" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(52): used explicit default value for signal "s_ad" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(53): used explicit default value for signal "c_ad" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(54): used explicit default value for signal "o_ad" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(55): used explicit default value for signal "r_ad" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(56): used explicit default value for signal "e_ad" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(57): used explicit default value for signal "s1_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(58): used explicit default value for signal "s1_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(59): used explicit default value for signal "c1_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 59
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(60): used explicit default value for signal "c1_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(61): used explicit default value for signal "o1_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(62): used explicit default value for signal "o1_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(63): used explicit default value for signal "r1_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(64): used explicit default value for signal "r1_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(66): used explicit default value for signal "e2_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(67): used explicit default value for signal "tenth_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(68): used explicit default value for signal "tenth_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(69): used explicit default value for signal "first_row" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(70): used explicit default value for signal "first_col" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at endgame.vhd(73): used explicit default value for signal "Multiplier1" because signal was never assigned a value File: H:/cs305_project/endgame.vhd Line: 73
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:one_text|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:ten_text|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:E2|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:R1|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:O1|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:C1|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:S1|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:r|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e1|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:v|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:o|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:e|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:m|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:a|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "endgame:o1|SPRITE_PRINTER:g|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:t_a|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:t_a|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:t_a|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:t_a|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:t_a|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:t_a|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_d|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_r|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_i|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_b|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_y|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p1|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_p|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_a|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_l|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "start:P1|SPRITE_PRINTER:title_f|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "pipes:d1|SPRITE_PRINTER:C_S|s_font_row[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "pipes:d1|SPRITE_PRINTER:C_S|s_font_row[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "pipes:d1|SPRITE_PRINTER:C_S|s_font_col[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "pipes:d1|SPRITE_PRINTER:C_S|s_font_col[1]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "pipes:d1|SPRITE_PRINTER:C_S|s_font_col[0]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (14026): LATCH primitive "pipes:d1|SPRITE_PRINTER:C_S|s_font_row[2]" is permanently enabled File: H:/cs305_project/sprite_printer.vhd Line: 38
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/cs305_project/mouse.vhd Line: 143
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[8]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[8]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[9]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[9]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[7]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[7]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[1]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[1]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[3]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[3]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[4]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[4]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[5]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[5]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
    Warning (13310): Register "bouncy_ball:B1|ball_y_motion[6]" is converted into an equivalent circuit using register "bouncy_ball:B1|ball_y_motion[6]~_emulated" and latch "bouncy_ball:B1|ball_y_motion[8]~1" File: H:/cs305_project/bouncy_ball.vhd Line: 70
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "start:P1|SPRITE_PRINTER:t_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/cs305_project/db/altsyncram_d5g1.tdf Line: 31
Warning (20013): Ignored 230 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RESET_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 875 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 646 logic cells
    Info (21064): Implemented 216 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 570 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Fri May 24 13:45:01 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:04


