{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507244887811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507244887812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 19:08:07 2017 " "Processing started: Thu Oct  5 19:08:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507244887812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507244887812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_4a -c Lab_4a " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_4a -c Lab_4a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507244887813 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507244888092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdderVerilog.v 1 1 " "Found 1 design units, including 1 entities, in source file OneBitAdderVerilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdderVerilog " "Found entity 1: OneBitAdderVerilog" {  } { { "OneBitAdderVerilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/OneBitAdderVerilog.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FiveBitAdderVerilog.v 1 1 " "Found 1 design units, including 1 entities, in source file FiveBitAdderVerilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitAdderVerilog " "Found entity 1: FiveBitAdderVerilog" {  } { { "FiveBitAdderVerilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/FiveBitAdderVerilog.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_3b.v 11 11 " "Found 11 design units, including 11 entities, in source file Lab_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_A " "Found entity 1: seg_A" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg_B " "Found entity 2: seg_B" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_C " "Found entity 3: seg_C" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_D " "Found entity 4: seg_D" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "5 seg_E " "Found entity 5: seg_E" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "6 seg_F " "Found entity 6: seg_F" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "7 seg_G " "Found entity 7: seg_G" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "8 hex_to_seven_seg_structural " "Found entity 8: hex_to_seven_seg_structural" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_to_seven_seg_dataflow " "Found entity 9: hex_to_seven_seg_dataflow" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_to_seven_seg_behavioral " "Found entity 10: hex_to_seven_seg_behavioral" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab_3b " "Found entity 11: Lab_3b" {  } { { "Lab_3b.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_3b.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OneBitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "OneBitAdder.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/OneBitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FiveBitAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FiveBitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitAdder " "Found entity 1: FiveBitAdder" {  } { { "FiveBitAdder.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/FiveBitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_4a_Schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Lab_4a_Schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4a_Schematic " "Found entity 1: Lab_4a_Schematic" {  } { { "Lab_4a_Schematic.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_4a_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/seven_seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdderOLD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OneBitAdderOLD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdderOLD " "Found entity 1: OneBitAdderOLD" {  } { { "OneBitAdderOLD.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/OneBitAdderOLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888199 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab_4a_Verilog.v(24) " "Verilog HDL Module Instantiation warning at Lab_4a_Verilog.v(24): ignored dangling comma in List of Port Connections" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_4a_Verilog.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1507244888202 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab_4a_Verilog.v(29) " "Verilog HDL Module Instantiation warning at Lab_4a_Verilog.v(29): ignored dangling comma in List of Port Connections" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_4a_Verilog.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1507244888202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_4a_Verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab_4a_Verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4a_Verilog " "Found entity 1: Lab_4a_Verilog" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_4a_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507244888203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507244888203 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S Lab_4a_Verilog.v(22) " "Verilog HDL error at Lab_4a_Verilog.v(22): object \"S\" is not declared" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_4a_Verilog.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1507244888204 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S Lab_4a_Verilog.v(27) " "Verilog HDL error at Lab_4a_Verilog.v(27): object \"S\" is not declared" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a/Lab_4a_Verilog.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1507244888205 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507244888306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  5 19:08:08 2017 " "Processing ended: Thu Oct  5 19:08:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507244888306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507244888306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507244888306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507244888306 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507244888413 ""}
