LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 4
CPU 2 4
CPU 3 4
CPU 4 4
CPU 5 4
CPU 6 4
CPU 7 4
CPU 8 4
CPU 9 4
# CONTEXT 10
CPU 11 3
CPU 12 3
CPU 13 3
CPU 14 3
CPU 15 3
CPU 16 3
CPU 17 3
CPU 18 3
BLOCK 19 3
# CONTEXT 19
UNBLOCK 20 3
CPU 20 5
CPU 21 5
CPU 22 5
CPU 23 5
BLOCK 24 5
# CONTEXT 24
UNBLOCK 25 5
CPU 25 3
CPU 26 3
CPU 27 3
CPU 28 3
CPU 29 3
CPU 30 3
CPU 31 3
CPU 32 3
CPU 33 3
EXIT 34 3
# CONTEXT 34
CPU 35 5
CPU 36 5
CPU 37 5
CPU 38 5
BLOCK 39 5
# CONTEXT 39
UNBLOCK 40 5
CPU 40 2
BLOCK 41 2
# CONTEXT 41
UNBLOCK 42 2
CPU 42 5
CPU 43 5
EXIT 44 5
# CONTEXT 44
CPU 45 2
CPU 46 2
CPU 47 2
BLOCK 48 2
# CONTEXT 48
UNBLOCK 49 2
CPU 49 0
CPU 50 0
CPU 51 0
CPU 52 0
BLOCK 53 0
# CONTEXT 53
UNBLOCK 54 0
CPU 54 2
CPU 55 2
CPU 56 2
BLOCK 57 2
# CONTEXT 57
UNBLOCK 58 2
CPU 58 4
CPU 59 4
CPU 60 4
CPU 61 4
CPU 62 4
CPU 63 4
CPU 64 4
CPU 65 4
CPU 66 4
# CONTEXT 67
CPU 68 2
CPU 69 2
CPU 70 2
CPU 71 2
EXIT 72 2
# CONTEXT 72
CPU 73 4
CPU 74 4
CPU 75 4
CPU 76 4
CPU 77 4
CPU 78 4
BLOCK 79 4
# CONTEXT 79
UNBLOCK 80 4
CPU 80 0
CPU 81 0
CPU 82 0
CPU 83 0
CPU 84 0
CPU 85 0
EXIT 86 0
# CONTEXT 86
CPU 87 1
CPU 88 1
CPU 89 1
CPU 90 1
CPU 91 1
CPU 92 1
CPU 93 1
CPU 94 1
CPU 95 1
CPU 96 1
CPU 97 1
CPU 98 1
CPU 99 1
CPU 100 1
CPU 101 1
CPU 102 1
CPU 103 1
BLOCK 104 1
# CONTEXT 104
UNBLOCK 105 1
CPU 105 4
CPU 106 4
CPU 107 4
EXIT 108 4
# CONTEXT 108
CPU 109 1
CPU 110 1
CPU 111 1
EXIT 112 1
# CONTEXT 112
CPU 113 -1
