

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 95374, -- Miss = 9847, rate = 0.1032, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 737, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94255, -- Miss = 10221, rate = 0.1084, -- PendHits = 22, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93971, -- Miss = 10361, rate = 0.1103, -- PendHits = 25, rate = 0.0003-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 96598, -- Miss = 9530, rate = 0.0987, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 95 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 734, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94736, -- Miss = 9983, rate = 0.1054, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95242, -- Miss = 10140, rate = 0.1065, -- PendHits = 1, rate = 0.0000-- ResFail = 788, rate = 0.0083
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 97736, -- Miss = 10263, rate = 0.1050, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 740, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 97374, -- Miss = 10561, rate = 0.1085, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 157, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96545, -- Miss = 10767, rate = 0.1115, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 107 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 95396, -- Miss = 10444, rate = 0.1095, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 763, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94591, -- Miss = 10575, rate = 0.1118, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94613, -- Miss = 10870, rate = 0.1149, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 108 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 95661, -- Miss = 10072, rate = 0.1053, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 723, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94231, -- Miss = 10375, rate = 0.1101, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 164, -- Miss = 2, rate = 0.0122, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94452, -- Miss = 10624, rate = 0.1125, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 95812, -- Miss = 10028, rate = 0.1047, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 730, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95264, -- Miss = 10303, rate = 0.1082, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 1, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95795, -- Miss = 10508, rate = 0.1097, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 96583, -- Miss = 9862, rate = 0.1021, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 720, -- Miss = 4, rate = 0.0056, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96495, -- Miss = 10283, rate = 0.1066, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 151, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94658, -- Miss = 10500, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 98567, -- Miss = 10151, rate = 0.1030, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 694, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96169, -- Miss = 10294, rate = 0.1070, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 152, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96508, -- Miss = 10451, rate = 0.1083, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 97785, -- Miss = 10594, rate = 0.1083, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 690, -- Miss = 2, rate = 0.0029, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95927, -- Miss = 10968, rate = 0.1143, -- PendHits = 23, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 109 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 149, -- Miss = 1, rate = 0.0067, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95984, -- Miss = 11230, rate = 0.1170, -- PendHits = 18, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 98187, -- Miss = 10218, rate = 0.1041, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 693, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96864, -- Miss = 10576, rate = 0.1092, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 97161, -- Miss = 10883, rate = 0.1120, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 108 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 119, -- Miss = 1, rate = 0.0084, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 97266, -- Miss = 9657, rate = 0.0993, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 96 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 700, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94364, -- Miss = 10185, rate = 0.1079, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 134, -- Miss = 1, rate = 0.0075, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93531, -- Miss = 10297, rate = 0.1101, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 1, rate = 0.0086, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 94408, -- Miss = 9607, rate = 0.1018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 96 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 668, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93792, -- Miss = 9933, rate = 0.1059, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93941, -- Miss = 10067, rate = 0.1072, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 94514, -- Miss = 11477, rate = 0.1214, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 114 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 686, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93534, -- Miss = 11605, rate = 0.1241, -- PendHits = 3, rate = 0.0000-- ResFail = 86, rate = 0.0009
Error Per = 100 || Flushes = 116 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93650, -- Miss = 11867, rate = 0.1267, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 118 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 97054, -- Miss = 10982, rate = 0.1132, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 109 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 669, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95699, -- Miss = 11397, rate = 0.1191, -- PendHits = 12, rate = 0.0001-- ResFail = 232, rate = 0.0024
Error Per = 100 || Flushes = 113 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96200, -- Miss = 11629, rate = 0.1209, -- PendHits = 2, rate = 0.0000-- ResFail = 4, rate = 0.0000
Error Per = 100 || Flushes = 116 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 96740, -- Miss = 9838, rate = 0.1017, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 780, -- Miss = 5, rate = 0.0064, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96058, -- Miss = 10238, rate = 0.1066, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 245, -- Miss = 4, rate = 0.0163, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95581, -- Miss = 10413, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 149, -- Miss = 5, rate = 0.0336, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 95330, -- Miss = 9504, rate = 0.0997, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 95 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 784, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94862, -- Miss = 9984, rate = 0.1052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 174, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93723, -- Miss = 10063, rate = 0.1074, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 97034, -- Miss = 10699, rate = 0.1103, -- PendHits = 20, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 795, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95584, -- Miss = 10887, rate = 0.1139, -- PendHits = 21, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 108 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 166, -- Miss = 2, rate = 0.0120, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94885, -- Miss = 11262, rate = 0.1187, -- PendHits = 16, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 96440, -- Miss = 10172, rate = 0.1055, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 796, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96465, -- Miss = 10551, rate = 0.1094, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95539, -- Miss = 10666, rate = 0.1116, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 96210, -- Miss = 10167, rate = 0.1057, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 823, -- Miss = 4, rate = 0.0049, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94769, -- Miss = 10590, rate = 0.1117, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 160, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94020, -- Miss = 10721, rate = 0.1140, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 107 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 96040, -- Miss = 11090, rate = 0.1155, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 110 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95747, -- Miss = 11330, rate = 0.1183, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 113 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 159, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95631, -- Miss = 11632, rate = 0.1216, -- PendHits = 7, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 116 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 96682, -- Miss = 10073, rate = 0.1042, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94844, -- Miss = 10409, rate = 0.1097, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 162, -- Miss = 5, rate = 0.0309, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95281, -- Miss = 10688, rate = 0.1122, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 95205, -- Miss = 9914, rate = 0.1041, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 773, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94264, -- Miss = 10268, rate = 0.1089, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 5, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94825, -- Miss = 10480, rate = 0.1105, -- PendHits = 3, rate = 0.0000-- ResFail = 32, rate = 0.0003
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 95430, -- Miss = 9878, rate = 0.1035, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 738, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94887, -- Miss = 10332, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 5, rate = 0.0338, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94566, -- Miss = 10489, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 95012, -- Miss = 9295, rate = 0.0978, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 92 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 788, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93265, -- Miss = 9732, rate = 0.1043, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 97 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 4, rate = 0.0267, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93372, -- Miss = 9790, rate = 0.1048, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 97 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a19/cc_base_L2_100__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a19/cc_base_L2_100__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a19/cc_base_L2_100__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a19/cc_base_L2_100__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a19/cc_base_L2_100__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a19/cc_base_L2_100__socFBBerkeley13
Extracting specific PTX file named cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x555f1cc5304a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x555f1cc52ecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcb7013ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb7013a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701398..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701388..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f1cc52ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1253976
gpu_sim_insn = 24719980
gpu_ipc =      19.7133
gpu_tot_sim_cycle = 1253976
gpu_tot_sim_insn = 24719980
gpu_tot_ipc =      19.7133
gpu_tot_issued_cta = 90
gpu_occupancy = 39.0747% 
gpu_tot_occupancy = 39.0747% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7971
partiton_level_parallism_total  =       1.7971
partiton_level_parallism_util =      10.6269
partiton_level_parallism_util_total  =      10.6269
L2_BW  =      78.4958 GB/Sec
L2_BW_total  =      78.4958 GB/Sec
gpu_total_sim_rate=6885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144221, Miss = 81386, Miss_rate = 0.564, Pending_hits = 2112, Reservation_fails = 133694
	L1D_cache_core[1]: Access = 126979, Miss = 74570, Miss_rate = 0.587, Pending_hits = 2058, Reservation_fails = 113501
	L1D_cache_core[2]: Access = 127269, Miss = 73296, Miss_rate = 0.576, Pending_hits = 2086, Reservation_fails = 114972
	L1D_cache_core[3]: Access = 140561, Miss = 79538, Miss_rate = 0.566, Pending_hits = 2177, Reservation_fails = 125715
	L1D_cache_core[4]: Access = 127245, Miss = 74004, Miss_rate = 0.582, Pending_hits = 2092, Reservation_fails = 109901
	L1D_cache_core[5]: Access = 132863, Miss = 76327, Miss_rate = 0.574, Pending_hits = 2208, Reservation_fails = 130967
	L1D_cache_core[6]: Access = 132602, Miss = 76483, Miss_rate = 0.577, Pending_hits = 2232, Reservation_fails = 123032
	L1D_cache_core[7]: Access = 128712, Miss = 71996, Miss_rate = 0.559, Pending_hits = 2017, Reservation_fails = 109772
	L1D_cache_core[8]: Access = 137910, Miss = 78232, Miss_rate = 0.567, Pending_hits = 2308, Reservation_fails = 130012
	L1D_cache_core[9]: Access = 122859, Miss = 69405, Miss_rate = 0.565, Pending_hits = 1989, Reservation_fails = 117106
	L1D_cache_core[10]: Access = 138290, Miss = 75527, Miss_rate = 0.546, Pending_hits = 2225, Reservation_fails = 123939
	L1D_cache_core[11]: Access = 139793, Miss = 80051, Miss_rate = 0.573, Pending_hits = 2440, Reservation_fails = 140201
	L1D_cache_core[12]: Access = 131810, Miss = 72939, Miss_rate = 0.553, Pending_hits = 2046, Reservation_fails = 122398
	L1D_cache_core[13]: Access = 127773, Miss = 73320, Miss_rate = 0.574, Pending_hits = 2170, Reservation_fails = 129748
	L1D_cache_core[14]: Access = 139720, Miss = 80248, Miss_rate = 0.574, Pending_hits = 2468, Reservation_fails = 150025
	L1D_cache_core[15]: Access = 131414, Miss = 73135, Miss_rate = 0.557, Pending_hits = 2165, Reservation_fails = 125846
	L1D_cache_core[16]: Access = 137246, Miss = 76002, Miss_rate = 0.554, Pending_hits = 2249, Reservation_fails = 137193
	L1D_cache_core[17]: Access = 132591, Miss = 73739, Miss_rate = 0.556, Pending_hits = 2177, Reservation_fails = 131521
	L1D_cache_core[18]: Access = 142897, Miss = 81428, Miss_rate = 0.570, Pending_hits = 2456, Reservation_fails = 153534
	L1D_cache_core[19]: Access = 138534, Miss = 78285, Miss_rate = 0.565, Pending_hits = 2358, Reservation_fails = 144792
	L1D_cache_core[20]: Access = 132830, Miss = 75044, Miss_rate = 0.565, Pending_hits = 2255, Reservation_fails = 133753
	L1D_cache_core[21]: Access = 127074, Miss = 71371, Miss_rate = 0.562, Pending_hits = 2249, Reservation_fails = 131777
	L1D_cache_core[22]: Access = 135386, Miss = 75796, Miss_rate = 0.560, Pending_hits = 2363, Reservation_fails = 136420
	L1D_cache_core[23]: Access = 124458, Miss = 70042, Miss_rate = 0.563, Pending_hits = 2165, Reservation_fails = 133819
	L1D_cache_core[24]: Access = 130334, Miss = 71638, Miss_rate = 0.550, Pending_hits = 2210, Reservation_fails = 128641
	L1D_cache_core[25]: Access = 134012, Miss = 73982, Miss_rate = 0.552, Pending_hits = 2200, Reservation_fails = 130998
	L1D_cache_core[26]: Access = 139063, Miss = 76240, Miss_rate = 0.548, Pending_hits = 2210, Reservation_fails = 140903
	L1D_cache_core[27]: Access = 142533, Miss = 77063, Miss_rate = 0.541, Pending_hits = 2143, Reservation_fails = 143286
	L1D_cache_core[28]: Access = 141419, Miss = 75100, Miss_rate = 0.531, Pending_hits = 2210, Reservation_fails = 126776
	L1D_cache_core[29]: Access = 106620, Miss = 57205, Miss_rate = 0.537, Pending_hits = 1769, Reservation_fails = 77799
	L1D_total_cache_accesses = 3995018
	L1D_total_cache_misses = 2243392
	L1D_total_cache_miss_rate = 0.5615
	L1D_total_cache_pending_hits = 65807
	L1D_total_cache_reservation_fails = 3852041
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1675734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1814983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3851728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 428369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 65807
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3984893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10125

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 197199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3654529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 313
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3904, 8294, 4084, 5850, 2340, 5258, 10972, 1910, 5142, 4362, 9154, 4482, 5686, 3524, 7184, 5864, 7782, 2982, 18034, 4604, 5922, 3402, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110515456
gpgpu_n_tot_w_icount = 3453608
gpgpu_n_stall_shd_mem = 2126244
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2243352
gpgpu_n_mem_write_global = 10125
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5169041
gpgpu_n_store_insn = 46680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2025464
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100780
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67106	W0_Idle:13057591	W0_Scoreboard:31324111	W1:1058086	W2:382630	W3:248888	W4:184960	W5:148587	W6:116240	W7:106304	W8:98234	W9:85161	W10:74642	W11:70588	W12:61173	W13:63087	W14:59394	W15:49815	W16:52039	W17:49390	W18:45130	W19:41486	W20:43420	W21:43103	W22:42943	W23:40177	W24:39880	W25:37026	W26:37022	W27:36954	W28:34774	W29:29245	W30:25735	W31:17096	W32:30399
single_issue_nums: WS0:904989	WS1:849495	WS2:858913	WS3:840211	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17946816 {8:2243352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 405000 {40:10125,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 89734080 {40:2243352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81000 {8:10125,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 438 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:191232 	2698 	5434 	11841 	12390 	6726 	4709 	5407 	2992 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	380162 	1277452 	585083 	9950 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	500557 	147453 	564305 	1026905 	14184 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1158921 	724987 	315099 	51708 	2640 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	673 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         6         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         5 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         6         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         5         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         5         4         5         5         5         8         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         6         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         6         5         5         7         7         6 
maximum service time to same row:
dram[0]:     82099     83124     35577     39279    155118    164166     70881     74943     72987     74204    105021    107336    101521    100051     60916     17419 
dram[1]:     84763     87623     42279     46323    165993    194695     77174     96018     74610     15906    106163    107151    102610    103099     18167     17705 
dram[2]:    151031    147304     62415     58632    193257    193615     96150     96735     18975     20508    108767    177622    106436    104811     95633     95836 
dram[3]:    174537    171015     57284     67646    192564    191934    104846    106120     22638     22241    175389    175998    103958    101319     94819     93805 
dram[4]:    168512    165221     67850     51321    193319    193691    109572    113835     22350     23333    175754    174943     99493    118323     93602     93806 
dram[5]:    162947    161282     50473     50050    194258     33394    122912    124333     25900     24162    174335    174848    115183    149901     94414     95227 
dram[6]:    159826    161172    130088     31463     32580     75968    125754    129408     41990     24064    173332    172924    159831    158516     95227     43940 
dram[7]:    162795    163401     35564     54997     78798     82443    129002    132454     31491     32311    173530    175355    157512    160130     66616     65893 
dram[8]:     79221    117795     53523     50558     85870    120522    135295    137731     35360     25403    178401    179011    212800    212665     20039     21794 
dram[9]:    111386    109093    129771    126481     99898    103753    227626     35363     36624     42157    180229    182663    212979    213219     21153     20093 
dram[10]:     73857     73267     24018     45400    145744    151366     55375     58160     38999     49504    185302    110064    170402    168402     64895     64347 
dram[11]:     78164     79870     41929     40329    150031    151496     61154     67438     13988     76961    107724    107666     93241     97773     63302     61503 
average row accesses per activate:
dram[0]:  1.188889  1.170129  1.177840  1.185332  1.193791  1.203922  1.143119  1.134357  1.111408  1.123457  1.151794  1.125725  1.109244  1.117647  1.104228  1.082218 
dram[1]:  1.170599  1.167845  1.159027  1.172727  1.175258  1.162730  1.152586  1.176675  1.120555  1.112700  1.125991  1.144953  1.142346  1.124671  1.120721  1.112933 
dram[2]:  1.166213  1.152589  1.182160  1.166821  1.177920  1.185116  1.182825  1.160110  1.100000  1.096396  1.114754  1.128666  1.115211  1.125912  1.153555  1.114075 
dram[3]:  1.165736  1.187210  1.200783  1.202483  1.203095  1.200000  1.173794  1.169675  1.100789  1.079796  1.115245  1.117125  1.112741  1.131579  1.125854  1.135033 
dram[4]:  1.199647  1.213472  1.188102  1.182894  1.185349  1.208371  1.172081  1.188269  1.112616  1.098976  1.120362  1.127641  1.129816  1.120451  1.123499  1.105634 
dram[5]:  1.187129  1.167798  1.170421  1.192385  1.196208  1.185547  1.160313  1.164436  1.101083  1.101083  1.128157  1.123134  1.115848  1.099265  1.104762  1.128530 
dram[6]:  1.149959  1.166806  1.171315  1.180017  1.167727  1.170178  1.179832  1.169506  1.125874  1.107919  1.121332  1.143718  1.133901  1.088853  1.122168  1.131886 
dram[7]:  1.172968  1.164467  1.169245  1.192040  1.187977  1.164532  1.159594  1.156900  1.113533  1.121299  1.138091  1.124640  1.117209  1.113482  1.109022  1.124402 
dram[8]:  1.188195  1.168468  1.156114  1.160538  1.159785  1.180403  1.187069  1.163620  1.105263  1.149085  1.143212  1.123932  1.125845  1.100264  1.135013  1.105360 
dram[9]:  1.189140  1.180913  1.190431  1.142738  1.175736  1.167752  1.161232  1.156607  1.114740  1.119139  1.137993  1.138752  1.109009  1.103830  1.134002  1.128840 
dram[10]:  1.173460  1.187913  1.153989  1.178439  1.175676  1.193214  1.166969  1.175985  1.125887  1.114901  1.132530  1.137774  1.103209  1.110083  1.112948  1.110487 
dram[11]:  1.164026  1.178776  1.172683  1.155882  1.196360  1.190625  1.161525  1.128773  1.143123  1.112488  1.138122  1.116190  1.114995  1.115346  1.137769  1.129259 
average row locality = 243528/212345 = 1.146851
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1283      1183      1265      1196      1269      1228      1246      1182      1247      1183      1252      1164      1187      1195      1123      1132 
dram[1]:      1289      1320      1239      1290      1254      1329      1337      1352      1292      1323      1278      1327      1275      1280      1242      1221 
dram[2]:      1282      1267      1259      1259      1291      1274      1281      1268      1287      1308      1292      1193      1238      1232      1217      1209 
dram[3]:      1251      1278      1226      1259      1244      1302      1290      1296      1256      1272      1229      1259      1214      1247      1154      1202 
dram[4]:      1356      1277      1358      1300      1343      1328      1335      1256      1314      1288      1238      1281      1347      1292      1308      1256 
dram[5]:      1199      1204      1195      1190      1262      1214      1187      1218      1220      1220      1206      1204      1204      1196      1160      1159 
dram[6]:      1410      1396      1470      1370      1469      1444      1404      1373      1449      1427      1414      1329      1464      1348      1385      1353 
dram[7]:      1241      1147      1285      1198      1245      1182      1257      1224      1226      1174      1228      1173      1197      1146      1178      1175 
dram[8]:      1386      1297      1333      1294      1292      1289      1377      1273      1344      1318      1381      1315      1332      1250      1259      1196 
dram[9]:      1314      1419      1269      1369      1318      1434      1282      1418      1263      1456      1270      1387      1230      1295      1243      1323 
dram[10]:      1238      1257      1244      1268      1305      1266      1286      1283      1270      1242      1316      1247      1270      1198      1212      1184 
dram[11]:      1247      1233      1202      1179      1249      1143      1280      1122      1230      1167      1236      1172      1210      1111      1214      1127 
total dram reads = 243449
bank skew: 1470/1111 = 1.32
chip skew: 22505/19122 = 1.18
number of total write accesses:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         7         4 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4        11         0         0         0         0         0         0         0         0         0         0         4         0         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        12         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         8         0 
dram[9]:         0        16         0         0         0         0         0         0         0         0         0         0         4         8         4         0 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0         8         4         0         0 
total dram writes = 304
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4220      4526      2268      2503      2240      2368      2434      2484      2390      2653      2449      2667      6500      6414     11242     11281
dram[1]:       4368      4046      2474      2429      2413      2224      2136      2190      2500      2424      2480      2326      6421      6205     10207      9878
dram[2]:       4068      4347      2436      2397      2348      2349      2399      2349      2448      2180      2364      2587      6531      6338     10108     10382
dram[3]:       4303      4248      2492      2526      2365      2192      2390      2408      2376      2452      2421      2427      6363      6549     11275     10759
dram[4]:       4156      4160      2435      2505      2211      2170      2300      2433      2317      2368      2495      2471      5696      6152      9773     10598
dram[5]:       4977      4277      2515      2469      2291      2452      2522      2318      2531      2515      2517      2476      6643      6667     10879     10879
dram[6]:       3361      3465      2155      2242      2144      2251      1986      2133      2217      2313      2171      2412      5577      6172      9125      9573
dram[7]:       4226      4525      2349      2383      2529      2488      2382      2345      2695      2639      2602      2536      6636      7024     10543     10355
dram[8]:       3667      3952      2162      2329      2323      2376      2214      2573      2197      2433      2261      2427      6306      6439     10394     10536
dram[9]:       3919      3585      2378      2071      2335      2152      2457      2149      2612      2296      2437      2333      6781      6508      9657      9261
dram[10]:       4110      4169      2228      2124      2309      2286      2280      2239      2612      2642      2496      2544      6593      6669     10160     10272
dram[11]:       3875      4002      2257      2341      2408      2518      2373      2617      2724      2698      2558      2530      6767      7212     10274     10937
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3164160 n_act=16900 n_pre=16884 n_ref_event=4572360550251980812 n_req=19339 n_rd=19335 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02407
n_activity=514994 dram_eff=0.1503
bk0: 1283a 3147708i bk1: 1183a 3151444i bk2: 1265a 3147800i bk3: 1196a 3151120i bk4: 1269a 3147042i bk5: 1228a 3152284i bk6: 1246a 3146558i bk7: 1182a 3149911i bk8: 1247a 3146144i bk9: 1183a 3149528i bk10: 1252a 3148144i bk11: 1164a 3150667i bk12: 1187a 3148703i bk13: 1195a 3149732i bk14: 1123a 3152783i bk15: 1132a 3150707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126635
Row_Buffer_Locality_read = 0.126661
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.484476
Bank_Level_Parallism_Col = 1.643706
Bank_Level_Parallism_Ready = 1.083738
write_to_read_ratio_blp_rw_average = 0.000411
GrpLevelPara = 1.308604 

BW Util details:
bwutil = 0.024070 
total_CMD = 3215780 
util_bw = 77404 
Wasted_Col = 254276 
Wasted_Row = 106891 
Idle = 2777209 

BW Util Bottlenecks: 
RCDc_limit = 338964 
RCDWRc_limit = 44 
WTRc_limit = 148 
RTWc_limit = 80 
CCDLc_limit = 8500 
rwq = 0 
CCDLc_limit_alone = 8488 
WTRc_limit_alone = 140 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 3215780 
n_nop = 3164160 
Read = 19335 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16900 
n_pre = 16884 
n_ref = 4572360550251980812 
n_req = 19339 
total_req = 19351 

Dual Bus Interface Util: 
issued_total_row = 33784 
issued_total_col = 19351 
Row_Bus_Util =  0.010506 
CoL_Bus_Util = 0.006018 
Either_Row_CoL_Bus_Util = 0.016052 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.029349 
queue_avg = 0.197578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3161145 n_act=18035 n_pre=18019 n_ref_event=3908412411465448049 n_req=20656 n_rd=20648 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02572
n_activity=519622 dram_eff=0.1592
bk0: 1289a 3146679i bk1: 1320a 3141204i bk2: 1239a 3146389i bk3: 1290a 3144001i bk4: 1254a 3148141i bk5: 1329a 3141564i bk6: 1337a 3140401i bk7: 1352a 3140491i bk8: 1292a 3141828i bk9: 1323a 3138781i bk10: 1278a 3142320i bk11: 1327a 3140639i bk12: 1275a 3142444i bk13: 1280a 3142166i bk14: 1242a 3144520i bk15: 1221a 3145739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127517
Row_Buffer_Locality_read = 0.127567
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.694155
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.077364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025719 
total_CMD = 3215780 
util_bw = 82708 
Wasted_Col = 259130 
Wasted_Row = 101534 
Idle = 2772408 

BW Util Bottlenecks: 
RCDc_limit = 353932 
RCDWRc_limit = 61 
WTRc_limit = 649 
RTWc_limit = 297 
CCDLc_limit = 9958 
rwq = 0 
CCDLc_limit_alone = 9906 
WTRc_limit_alone = 607 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 3215780 
n_nop = 3161145 
Read = 20648 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 18035 
n_pre = 18019 
n_ref = 3908412411465448049 
n_req = 20656 
total_req = 20677 

Dual Bus Interface Util: 
issued_total_row = 36054 
issued_total_col = 20677 
Row_Bus_Util =  0.011212 
CoL_Bus_Util = 0.006430 
Either_Row_CoL_Bus_Util = 0.016990 
Issued_on_Two_Bus_Simul_Util = 0.000652 
issued_two_Eff = 0.038364 
queue_avg = 0.213379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3162264 n_act=17633 n_pre=17617 n_ref_event=3908412411465448049 n_req=20166 n_rd=20157 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02511
n_activity=512144 dram_eff=0.1577
bk0: 1282a 3145309i bk1: 1267a 3144912i bk2: 1259a 3147293i bk3: 1259a 3146034i bk4: 1291a 3144264i bk5: 1274a 3147686i bk6: 1281a 3146729i bk7: 1268a 3145851i bk8: 1287a 3142351i bk9: 1308a 3140472i bk10: 1292a 3141891i bk11: 1193a 3147769i bk12: 1238a 3144648i bk13: 1232a 3145942i bk14: 1217a 3147888i bk15: 1209a 3145807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126203
Row_Buffer_Locality_read = 0.126259
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.641705
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.071012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025115 
total_CMD = 3215780 
util_bw = 80764 
Wasted_Col = 256071 
Wasted_Row = 100753 
Idle = 2778192 

BW Util Bottlenecks: 
RCDc_limit = 347557 
RCDWRc_limit = 84 
WTRc_limit = 592 
RTWc_limit = 255 
CCDLc_limit = 9260 
rwq = 0 
CCDLc_limit_alone = 9220 
WTRc_limit_alone = 564 
RTWc_limit_alone = 243 

Commands details: 
total_CMD = 3215780 
n_nop = 3162264 
Read = 20157 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 17633 
n_pre = 17617 
n_ref = 3908412411465448049 
n_req = 20166 
total_req = 20191 

Dual Bus Interface Util: 
issued_total_row = 35250 
issued_total_col = 20191 
Row_Bus_Util =  0.010962 
CoL_Bus_Util = 0.006279 
Either_Row_CoL_Bus_Util = 0.016642 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.035971 
queue_avg = 0.200576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3162934 n_act=17384 n_pre=17368 n_ref_event=2891422515659624736 n_req=19983 n_rd=19979 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02487
n_activity=515014 dram_eff=0.1553
bk0: 1251a 3146852i bk1: 1278a 3144899i bk2: 1226a 3150146i bk3: 1259a 3148506i bk4: 1244a 3148438i bk5: 1302a 3145075i bk6: 1290a 3143485i bk7: 1296a 3143040i bk8: 1256a 3143874i bk9: 1272a 3140572i bk10: 1229a 3145682i bk11: 1259a 3143636i bk12: 1214a 3147140i bk13: 1247a 3145468i bk14: 1154a 3150130i bk15: 1202a 3147776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130661
Row_Buffer_Locality_read = 0.130687
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.619213
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.097956
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024871 
total_CMD = 3215780 
util_bw = 79980 
Wasted_Col = 254550 
Wasted_Row = 103316 
Idle = 2777934 

BW Util Bottlenecks: 
RCDc_limit = 343920 
RCDWRc_limit = 37 
WTRc_limit = 360 
RTWc_limit = 99 
CCDLc_limit = 8965 
rwq = 0 
CCDLc_limit_alone = 8949 
WTRc_limit_alone = 350 
RTWc_limit_alone = 93 

Commands details: 
total_CMD = 3215780 
n_nop = 3162934 
Read = 19979 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 17384 
n_pre = 17368 
n_ref = 2891422515659624736 
n_req = 19983 
total_req = 19995 

Dual Bus Interface Util: 
issued_total_row = 34752 
issued_total_col = 19995 
Row_Bus_Util =  0.010807 
CoL_Bus_Util = 0.006218 
Either_Row_CoL_Bus_Util = 0.016433 
Issued_on_Two_Bus_Simul_Util = 0.000591 
issued_two_Eff = 0.035972 
queue_avg = 0.215060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3160830 n_act=18111 n_pre=18095 n_ref_event=2891422515659624736 n_req=20886 n_rd=20877 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02601
n_activity=514841 dram_eff=0.1625
bk0: 1356a 3140570i bk1: 1277a 3147480i bk2: 1358a 3141671i bk3: 1300a 3143919i bk4: 1343a 3142595i bk5: 1328a 3144211i bk6: 1335a 3141318i bk7: 1256a 3147615i bk8: 1314a 3140787i bk9: 1288a 3140568i bk10: 1238a 3145659i bk11: 1281a 3142810i bk12: 1347a 3139415i bk13: 1292a 3141685i bk14: 1308a 3141348i bk15: 1256a 3142802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133391
Row_Buffer_Locality_read = 0.133400
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.722822
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085456
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026012 
total_CMD = 3215780 
util_bw = 83648 
Wasted_Col = 258097 
Wasted_Row = 98110 
Idle = 2775925 

BW Util Bottlenecks: 
RCDc_limit = 354090 
RCDWRc_limit = 65 
WTRc_limit = 750 
RTWc_limit = 251 
CCDLc_limit = 10005 
rwq = 0 
CCDLc_limit_alone = 9963 
WTRc_limit_alone = 712 
RTWc_limit_alone = 247 

Commands details: 
total_CMD = 3215780 
n_nop = 3160830 
Read = 20877 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 18111 
n_pre = 18095 
n_ref = 2891422515659624736 
n_req = 20886 
total_req = 20912 

Dual Bus Interface Util: 
issued_total_row = 36206 
issued_total_col = 20912 
Row_Bus_Util =  0.011259 
CoL_Bus_Util = 0.006503 
Either_Row_CoL_Bus_Util = 0.017088 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.039454 
queue_avg = 0.212287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3164666 n_act=16822 n_pre=16806 n_ref_event=2891422515659624736 n_req=19238 n_rd=19238 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02393
n_activity=518091 dram_eff=0.1485
bk0: 1199a 3152096i bk1: 1204a 3150880i bk2: 1195a 3150110i bk3: 1190a 3152440i bk4: 1262a 3147850i bk5: 1214a 3150885i bk6: 1187a 3150977i bk7: 1218a 3150826i bk8: 1220a 3146561i bk9: 1220a 3147018i bk10: 1206a 3148574i bk11: 1204a 3148673i bk12: 1204a 3147252i bk13: 1196a 3146151i bk14: 1160a 3149184i bk15: 1159a 3149886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126261
Row_Buffer_Locality_read = 0.126261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.499465
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091273
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023929 
total_CMD = 3215780 
util_bw = 76952 
Wasted_Col = 252635 
Wasted_Row = 107159 
Idle = 2779034 

BW Util Bottlenecks: 
RCDc_limit = 336475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8444 
rwq = 0 
CCDLc_limit_alone = 8444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3215780 
n_nop = 3164666 
Read = 19238 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16822 
n_pre = 16806 
n_ref = 2891422515659624736 
n_req = 19238 
total_req = 19238 

Dual Bus Interface Util: 
issued_total_row = 33628 
issued_total_col = 19238 
Row_Bus_Util =  0.010457 
CoL_Bus_Util = 0.005982 
Either_Row_CoL_Bus_Util = 0.015895 
Issued_on_Two_Bus_Simul_Util = 0.000545 
issued_two_Eff = 0.034276 
queue_avg = 0.197271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3157427 n_act=19672 n_pre=19656 n_ref_event=2891422515659624736 n_req=22515 n_rd=22505 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02804
n_activity=517708 dram_eff=0.1742
bk0: 1410a 3132132i bk1: 1396a 3132077i bk2: 1470a 3125069i bk3: 1370a 3135260i bk4: 1469a 3125296i bk5: 1444a 3127466i bk6: 1404a 3133676i bk7: 1373a 3132773i bk8: 1449a 3125366i bk9: 1427a 3124308i bk10: 1414a 3125483i bk11: 1329a 3133832i bk12: 1464a 3121872i bk13: 1348a 3128728i bk14: 1385a 3127553i bk15: 1353a 3130534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126804
Row_Buffer_Locality_read = 0.126861
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.227011
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028042 
total_CMD = 3215780 
util_bw = 90176 
Wasted_Col = 258941 
Wasted_Row = 92730 
Idle = 2773933 

BW Util Bottlenecks: 
RCDc_limit = 371361 
RCDWRc_limit = 87 
WTRc_limit = 1066 
RTWc_limit = 243 
CCDLc_limit = 12492 
rwq = 0 
CCDLc_limit_alone = 12434 
WTRc_limit_alone = 1012 
RTWc_limit_alone = 239 

Commands details: 
total_CMD = 3215780 
n_nop = 3157427 
Read = 22505 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 19672 
n_pre = 19656 
n_ref = 2891422515659624736 
n_req = 22515 
total_req = 22544 

Dual Bus Interface Util: 
issued_total_row = 39328 
issued_total_col = 22544 
Row_Bus_Util =  0.012230 
CoL_Bus_Util = 0.007010 
Either_Row_CoL_Bus_Util = 0.018146 
Issued_on_Two_Bus_Simul_Util = 0.001094 
issued_two_Eff = 0.060305 
queue_avg = 0.284461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284461
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3164544 n_act=16848 n_pre=16832 n_ref_event=2891422515659624736 n_req=19284 n_rd=19276 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02401
n_activity=510657 dram_eff=0.1512
bk0: 1241a 3149940i bk1: 1147a 3154326i bk2: 1285a 3146158i bk3: 1198a 3153027i bk4: 1245a 3148560i bk5: 1182a 3151193i bk6: 1257a 3146933i bk7: 1224a 3148827i bk8: 1226a 3147675i bk9: 1174a 3150758i bk10: 1228a 3148261i bk11: 1173a 3151255i bk12: 1197a 3148132i bk13: 1146a 3151953i bk14: 1178a 3149737i bk15: 1175a 3149695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126893
Row_Buffer_Locality_read = 0.126894
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.505718
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024012 
total_CMD = 3215780 
util_bw = 77216 
Wasted_Col = 250505 
Wasted_Row = 104775 
Idle = 2783284 

BW Util Bottlenecks: 
RCDc_limit = 336013 
RCDWRc_limit = 70 
WTRc_limit = 381 
RTWc_limit = 182 
CCDLc_limit = 8727 
rwq = 0 
CCDLc_limit_alone = 8700 
WTRc_limit_alone = 366 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3215780 
n_nop = 3164544 
Read = 19276 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 16848 
n_pre = 16832 
n_ref = 2891422515659624736 
n_req = 19284 
total_req = 19304 

Dual Bus Interface Util: 
issued_total_row = 33680 
issued_total_col = 19304 
Row_Bus_Util =  0.010473 
CoL_Bus_Util = 0.006003 
Either_Row_CoL_Bus_Util = 0.015933 
Issued_on_Two_Bus_Simul_Util = 0.000544 
issued_two_Eff = 0.034117 
queue_avg = 0.181930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18193
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3160711 n_act=18275 n_pre=18259 n_ref_event=2891422515659624736 n_req=20943 n_rd=20936 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02608
n_activity=509033 dram_eff=0.1647
bk0: 1386a 3137735i bk1: 1297a 3143719i bk2: 1333a 3141565i bk3: 1294a 3143707i bk4: 1292a 3142179i bk5: 1289a 3144311i bk6: 1377a 3139178i bk7: 1273a 3144174i bk8: 1344a 3135666i bk9: 1318a 3140967i bk10: 1381a 3136932i bk11: 1315a 3139595i bk12: 1332a 3137731i bk13: 1250a 3142668i bk14: 1259a 3142642i bk15: 1196a 3145174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128014
Row_Buffer_Locality_read = 0.128009
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.804486
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026075 
total_CMD = 3215780 
util_bw = 83852 
Wasted_Col = 256828 
Wasted_Row = 95913 
Idle = 2779187 

BW Util Bottlenecks: 
RCDc_limit = 355819 
RCDWRc_limit = 62 
WTRc_limit = 554 
RTWc_limit = 246 
CCDLc_limit = 10483 
rwq = 0 
CCDLc_limit_alone = 10443 
WTRc_limit_alone = 530 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 3215780 
n_nop = 3160711 
Read = 20936 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 18275 
n_pre = 18259 
n_ref = 2891422515659624736 
n_req = 20943 
total_req = 20963 

Dual Bus Interface Util: 
issued_total_row = 36534 
issued_total_col = 20963 
Row_Bus_Util =  0.011361 
CoL_Bus_Util = 0.006519 
Either_Row_CoL_Bus_Util = 0.017125 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.044090 
queue_avg = 0.220129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3160313 n_act=18585 n_pre=18569 n_ref_event=3544670595274797939 n_req=21298 n_rd=21290 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02652
n_activity=504213 dram_eff=0.1692
bk0: 1314a 3137875i bk1: 1419a 3131519i bk2: 1269a 3143764i bk3: 1369a 3135778i bk4: 1318a 3138953i bk5: 1434a 3129668i bk6: 1282a 3139693i bk7: 1418a 3128769i bk8: 1263a 3137620i bk9: 1456a 3124345i bk10: 1270a 3138932i bk11: 1387a 3130951i bk12: 1230a 3139399i bk13: 1295a 3133631i bk14: 1243a 3139896i bk15: 1323a 3135914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127852
Row_Buffer_Locality_read = 0.127900
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.051301
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.084717
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026522 
total_CMD = 3215780 
util_bw = 85288 
Wasted_Col = 254147 
Wasted_Row = 92527 
Idle = 2783818 

BW Util Bottlenecks: 
RCDc_limit = 356499 
RCDWRc_limit = 73 
WTRc_limit = 483 
RTWc_limit = 204 
CCDLc_limit = 11333 
rwq = 0 
CCDLc_limit_alone = 11315 
WTRc_limit_alone = 469 
RTWc_limit_alone = 200 

Commands details: 
total_CMD = 3215780 
n_nop = 3160313 
Read = 21290 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 18585 
n_pre = 18569 
n_ref = 3544670595274797939 
n_req = 21298 
total_req = 21322 

Dual Bus Interface Util: 
issued_total_row = 37154 
issued_total_col = 21322 
Row_Bus_Util =  0.011554 
CoL_Bus_Util = 0.006630 
Either_Row_CoL_Bus_Util = 0.017248 
Issued_on_Two_Bus_Simul_Util = 0.000936 
issued_two_Eff = 0.054248 
queue_avg = 0.266815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266815
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3162520 n_act=17535 n_pre=17519 n_ref_event=3544670595274797939 n_req=20093 n_rd=20086 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02502
n_activity=509491 dram_eff=0.1579
bk0: 1238a 3148467i bk1: 1257a 3148043i bk2: 1244a 3147410i bk3: 1268a 3149938i bk4: 1305a 3145859i bk5: 1266a 3149009i bk6: 1286a 3145401i bk7: 1283a 3145098i bk8: 1270a 3144434i bk9: 1242a 3144424i bk10: 1316a 3141716i bk11: 1247a 3146419i bk12: 1270a 3143117i bk13: 1198a 3147413i bk14: 1212a 3147639i bk15: 1184a 3148861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127905
Row_Buffer_Locality_read = 0.127950
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.605437
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.072299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025019 
total_CMD = 3215780 
util_bw = 80456 
Wasted_Col = 255299 
Wasted_Row = 100627 
Idle = 2779398 

BW Util Bottlenecks: 
RCDc_limit = 346810 
RCDWRc_limit = 69 
WTRc_limit = 428 
RTWc_limit = 209 
CCDLc_limit = 9038 
rwq = 0 
CCDLc_limit_alone = 8982 
WTRc_limit_alone = 378 
RTWc_limit_alone = 203 

Commands details: 
total_CMD = 3215780 
n_nop = 3162520 
Read = 20086 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17535 
n_pre = 17519 
n_ref = 3544670595274797939 
n_req = 20093 
total_req = 20114 

Dual Bus Interface Util: 
issued_total_row = 35054 
issued_total_col = 20114 
Row_Bus_Util =  0.010901 
CoL_Bus_Util = 0.006255 
Either_Row_CoL_Bus_Util = 0.016562 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.035824 
queue_avg = 0.189057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189057
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3215780 n_nop=3164675 n_act=16683 n_pre=16667 n_ref_event=3544670595274797939 n_req=19127 n_rd=19122 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02381
n_activity=516620 dram_eff=0.1482
bk0: 1247a 3150770i bk1: 1233a 3150345i bk2: 1202a 3152690i bk3: 1179a 3152673i bk4: 1249a 3150938i bk5: 1143a 3156419i bk6: 1280a 3146165i bk7: 1122a 3152823i bk8: 1230a 3147787i bk9: 1167a 3150343i bk10: 1236a 3149639i bk11: 1172a 3151470i bk12: 1210a 3148262i bk13: 1111a 3154004i bk14: 1214a 3149619i bk15: 1127a 3154807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128248
Row_Buffer_Locality_read = 0.128282
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.428674
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.084058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023810 
total_CMD = 3215780 
util_bw = 76568 
Wasted_Col = 253419 
Wasted_Row = 106796 
Idle = 2778997 

BW Util Bottlenecks: 
RCDc_limit = 335388 
RCDWRc_limit = 60 
WTRc_limit = 278 
RTWc_limit = 107 
CCDLc_limit = 8124 
rwq = 0 
CCDLc_limit_alone = 8100 
WTRc_limit_alone = 256 
RTWc_limit_alone = 105 

Commands details: 
total_CMD = 3215780 
n_nop = 3164675 
Read = 19122 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 16683 
n_pre = 16667 
n_ref = 3544670595274797939 
n_req = 19127 
total_req = 19142 

Dual Bus Interface Util: 
issued_total_row = 33350 
issued_total_col = 19142 
Row_Bus_Util =  0.010371 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.015892 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.027140 
queue_avg = 0.181799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92765, Miss = 9872, Miss_rate = 0.106, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 93983, Miss = 9463, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 95932, Miss = 10209, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 92732, Miss = 10444, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 93135, Miss = 10147, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 93324, Miss = 10012, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 94263, Miss = 9864, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 95547, Miss = 10118, Miss_rate = 0.106, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 94925, Miss = 10607, Miss_rate = 0.112, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[9]: Access = 95966, Miss = 10279, Miss_rate = 0.107, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 95203, Miss = 9633, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92255, Miss = 9605, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 92391, Miss = 11467, Miss_rate = 0.124, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 94670, Miss = 11044, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 94650, Miss = 9862, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 92763, Miss = 9420, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 94736, Miss = 10711, Miss_rate = 0.113, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[17]: Access = 93906, Miss = 10232, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 94209, Miss = 10193, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 93641, Miss = 11105, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 94130, Miss = 10141, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 92944, Miss = 9947, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 93216, Miss = 9870, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 92191, Miss = 9254, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2253477
L2_total_cache_misses = 243499
L2_total_cache_miss_rate = 0.1081
L2_total_cache_pending_hits = 79
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1999825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2243352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10125
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2253477
icnt_total_pkts_simt_to_mem=2253477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2253477
Req_Network_cycles = 1253976
Req_Network_injected_packets_per_cycle =       1.7971 
Req_Network_conflicts_per_cycle =       1.3642
Req_Network_conflicts_per_cycle_util =       8.0672
Req_Bank_Level_Parallism =      10.6269
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.2107
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1168

Reply_Network_injected_packets_num = 2253477
Reply_Network_cycles = 1253976
Reply_Network_injected_packets_per_cycle =        1.7971
Reply_Network_conflicts_per_cycle =        0.7928
Reply_Network_conflicts_per_cycle_util =       4.6931
Reply_Bank_Level_Parallism =      10.6382
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2077
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0599
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 50 sec (3590 sec)
gpgpu_simulation_rate = 6885 (inst/sec)
gpgpu_simulation_rate = 349 (cycle/sec)
gpgpu_silicon_slowdown = 3911174x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcb7013dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb7013d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f1cc5304a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7061
gpu_sim_insn = 645959
gpu_ipc =      91.4827
gpu_tot_sim_cycle = 1261037
gpu_tot_sim_insn = 25365939
gpu_tot_ipc =      20.1151
gpu_tot_issued_cta = 180
gpu_occupancy = 63.6984% 
gpu_tot_occupancy = 39.1915% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4193
partiton_level_parallism_total  =       1.8005
partiton_level_parallism_util =      11.1873
partiton_level_parallism_util_total  =      10.6309
L2_BW  =     105.6770 GB/Sec
L2_BW_total  =      78.6480 GB/Sec
gpu_total_sim_rate=7018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 145573, Miss = 81663, Miss_rate = 0.561, Pending_hits = 2196, Reservation_fails = 133803
	L1D_cache_core[1]: Access = 128387, Miss = 74845, Miss_rate = 0.583, Pending_hits = 2302, Reservation_fails = 113610
	L1D_cache_core[2]: Access = 128724, Miss = 73582, Miss_rate = 0.572, Pending_hits = 2452, Reservation_fails = 115109
	L1D_cache_core[3]: Access = 142025, Miss = 79848, Miss_rate = 0.562, Pending_hits = 2492, Reservation_fails = 125836
	L1D_cache_core[4]: Access = 128694, Miss = 74311, Miss_rate = 0.577, Pending_hits = 2426, Reservation_fails = 110094
	L1D_cache_core[5]: Access = 134325, Miss = 76625, Miss_rate = 0.570, Pending_hits = 2577, Reservation_fails = 131139
	L1D_cache_core[6]: Access = 134099, Miss = 76805, Miss_rate = 0.573, Pending_hits = 2565, Reservation_fails = 123139
	L1D_cache_core[7]: Access = 130212, Miss = 72321, Miss_rate = 0.555, Pending_hits = 2392, Reservation_fails = 109948
	L1D_cache_core[8]: Access = 139336, Miss = 78555, Miss_rate = 0.564, Pending_hits = 2611, Reservation_fails = 130120
	L1D_cache_core[9]: Access = 124328, Miss = 69746, Miss_rate = 0.561, Pending_hits = 2342, Reservation_fails = 117294
	L1D_cache_core[10]: Access = 139782, Miss = 75871, Miss_rate = 0.543, Pending_hits = 2500, Reservation_fails = 124055
	L1D_cache_core[11]: Access = 141272, Miss = 80387, Miss_rate = 0.569, Pending_hits = 2800, Reservation_fails = 140365
	L1D_cache_core[12]: Access = 133274, Miss = 73292, Miss_rate = 0.550, Pending_hits = 2383, Reservation_fails = 122627
	L1D_cache_core[13]: Access = 129237, Miss = 73673, Miss_rate = 0.570, Pending_hits = 2512, Reservation_fails = 129966
	L1D_cache_core[14]: Access = 141241, Miss = 80593, Miss_rate = 0.571, Pending_hits = 2754, Reservation_fails = 150196
	L1D_cache_core[15]: Access = 132898, Miss = 73498, Miss_rate = 0.553, Pending_hits = 2447, Reservation_fails = 125978
	L1D_cache_core[16]: Access = 138722, Miss = 76355, Miss_rate = 0.550, Pending_hits = 2610, Reservation_fails = 137384
	L1D_cache_core[17]: Access = 134080, Miss = 74092, Miss_rate = 0.553, Pending_hits = 2472, Reservation_fails = 131634
	L1D_cache_core[18]: Access = 144378, Miss = 81780, Miss_rate = 0.566, Pending_hits = 2755, Reservation_fails = 153673
	L1D_cache_core[19]: Access = 140003, Miss = 78644, Miss_rate = 0.562, Pending_hits = 2640, Reservation_fails = 145020
	L1D_cache_core[20]: Access = 134354, Miss = 75425, Miss_rate = 0.561, Pending_hits = 2547, Reservation_fails = 133861
	L1D_cache_core[21]: Access = 128581, Miss = 71731, Miss_rate = 0.558, Pending_hits = 2583, Reservation_fails = 131997
	L1D_cache_core[22]: Access = 136865, Miss = 76162, Miss_rate = 0.556, Pending_hits = 2724, Reservation_fails = 136644
	L1D_cache_core[23]: Access = 125930, Miss = 70408, Miss_rate = 0.559, Pending_hits = 2477, Reservation_fails = 133951
	L1D_cache_core[24]: Access = 131844, Miss = 72005, Miss_rate = 0.546, Pending_hits = 2519, Reservation_fails = 128803
	L1D_cache_core[25]: Access = 135564, Miss = 74356, Miss_rate = 0.548, Pending_hits = 2464, Reservation_fails = 131194
	L1D_cache_core[26]: Access = 140586, Miss = 76603, Miss_rate = 0.545, Pending_hits = 2521, Reservation_fails = 141039
	L1D_cache_core[27]: Access = 144035, Miss = 77429, Miss_rate = 0.538, Pending_hits = 2472, Reservation_fails = 143493
	L1D_cache_core[28]: Access = 142961, Miss = 75477, Miss_rate = 0.528, Pending_hits = 2472, Reservation_fails = 126960
	L1D_cache_core[29]: Access = 107909, Miss = 57536, Miss_rate = 0.533, Pending_hits = 2093, Reservation_fails = 78027
	L1D_total_cache_accesses = 4039219
	L1D_total_cache_misses = 2253618
	L1D_total_cache_miss_rate = 0.5579
	L1D_total_cache_pending_hits = 75100
	L1D_total_cache_reservation_fails = 3856959
	L1D_cache_data_port_util = 0.142
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1819622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3856603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 433956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 75100
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4022237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16982

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 202074
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3654529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 356
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3936, 8333, 4130, 5889, 2379, 5297, 11011, 1949, 5181, 4401, 9193, 4528, 5725, 3563, 7223, 5903, 7821, 3021, 18073, 4643, 5961, 3448, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111383648
gpgpu_n_tot_w_icount = 3480739
gpgpu_n_stall_shd_mem = 2138018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2253578
gpgpu_n_mem_write_global = 16982
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5257468
gpgpu_n_store_insn = 89307
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2035380
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 102638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73128	W0_Idle:13090237	W0_Scoreboard:31486868	W1:1059668	W2:383701	W3:249546	W4:185296	W5:148783	W6:116317	W7:106353	W8:98304	W9:85175	W10:74663	W11:70595	W12:61187	W13:63101	W14:59401	W15:49822	W16:52053	W17:49411	W18:45158	W19:41493	W20:43449	W21:43152	W22:42971	W23:40303	W24:40188	W25:37635	W26:37729	W27:38032	W28:35992	W29:30848	W30:27569	W31:18685	W32:44159
single_issue_nums: WS0:911742	WS1:856276	WS2:865708	WS3:847013	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18028624 {8:2253578,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679280 {40:16982,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90143120 {40:2253578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 135856 {8:16982,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 437 
avg_icnt2mem_latency = 217 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:191258 	2701 	5437 	11852 	12405 	6726 	4709 	5407 	2992 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	386515 	1288181 	585084 	9950 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	507845 	153672 	567881 	1026905 	14184 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1170102 	728615 	316847 	52205 	2669 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	676 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         6         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         5 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         6         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         5         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         5         4         5         5         5         8         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         6         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         6         5         5         7         7         6 
maximum service time to same row:
dram[0]:     82099     83124     35577     39279    155118    164166     70881     74943     72987     74204    105021    107336    101521    100051     60916     17419 
dram[1]:     84763     87623     42279     46323    165993    194695     77174     96018     74610     15906    106163    107151    102610    103099     18167     17705 
dram[2]:    151031    147304     62415     58632    193257    193615     96150     96735     18975     20508    108767    177622    106436    104811     95633     95836 
dram[3]:    174537    171015     57284     67646    192564    191934    104846    106120     22638     22241    175389    175998    103958    101319     94819     93805 
dram[4]:    168512    165221     67850     51321    193319    193691    109572    113835     22350     23333    175754    174943     99493    118323     93602     93806 
dram[5]:    162947    161282     50473     50050    194258     33394    122912    124333     25900     24162    174335    174848    115183    149901     94414     95227 
dram[6]:    159826    161172    130088     31463     32580     75968    125754    129408     41990     24064    173332    172924    159831    158516     95227     43940 
dram[7]:    162795    163401     35564     54997     78798     82443    129002    132454     31491     32311    173530    175355    157512    160130     66616     65893 
dram[8]:     79221    117795     53523     50558     85870    120522    135295    137731     35360     25403    178401    179011    212800    212665     20039     21794 
dram[9]:    111386    109093    129771    126481     99898    103753    227626     35363     36624     42157    180229    182663    212979    213219     21153     20093 
dram[10]:     73857     73267     24018     45400    145744    151366     55375     58160     38999     49504    185302    110064    170402    168402     64895     64347 
dram[11]:     78164     79870     41929     40329    150031    151496     61154     67438     13988     76961    107724    107666     93241     97773     63302     61503 
average row accesses per activate:
dram[0]:  1.188889  1.170129  1.177840  1.185332  1.193791  1.203922  1.143119  1.134357  1.111408  1.123457  1.151794  1.125725  1.111940  1.117647  1.104228  1.082218 
dram[1]:  1.170599  1.167845  1.159027  1.172727  1.175258  1.162730  1.152586  1.176675  1.120555  1.112700  1.125991  1.144953  1.144902  1.127193  1.120721  1.112933 
dram[2]:  1.166213  1.152589  1.182160  1.166821  1.177920  1.185116  1.182825  1.160110  1.100000  1.096396  1.114754  1.128666  1.115211  1.125912  1.153555  1.114075 
dram[3]:  1.165736  1.187210  1.200783  1.202483  1.203095  1.200000  1.173794  1.169675  1.100789  1.079796  1.115245  1.117125  1.112741  1.131579  1.125854  1.135033 
dram[4]:  1.199647  1.213472  1.188102  1.182894  1.185349  1.208371  1.172081  1.188269  1.112616  1.098976  1.120362  1.127641  1.130544  1.120346  1.123499  1.105634 
dram[5]:  1.187129  1.167798  1.170421  1.192385  1.196208  1.185547  1.160313  1.164436  1.101083  1.101083  1.128157  1.123134  1.115848  1.099265  1.104762  1.128530 
dram[6]:  1.149959  1.166806  1.171315  1.180017  1.167727  1.170178  1.179832  1.169506  1.125874  1.107919  1.121332  1.143718  1.133901  1.088853  1.122168  1.131886 
dram[7]:  1.172968  1.164467  1.169245  1.192040  1.187977  1.164532  1.159594  1.156900  1.113533  1.121299  1.138091  1.124640  1.120818  1.116279  1.109022  1.124402 
dram[8]:  1.188195  1.168468  1.156114  1.160538  1.159785  1.180403  1.187069  1.163620  1.105263  1.149085  1.143212  1.123932  1.128270  1.102812  1.135013  1.105360 
dram[9]:  1.189140  1.180913  1.190431  1.142738  1.175736  1.167752  1.161232  1.156607  1.114740  1.119139  1.137993  1.138752  1.111611  1.106292  1.134002  1.128840 
dram[10]:  1.173460  1.187913  1.153989  1.178439  1.175676  1.193214  1.166969  1.175985  1.125887  1.114901  1.132530  1.137774  1.106586  1.113678  1.112948  1.110487 
dram[11]:  1.164026  1.178776  1.172683  1.155882  1.196360  1.190625  1.161525  1.128773  1.143123  1.112488  1.138122  1.116190  1.117647  1.118236  1.137769  1.129259 
average row locality = 243586/212360 = 1.147043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1283      1183      1265      1196      1269      1228      1246      1182      1247      1183      1252      1164      1191      1195      1123      1132 
dram[1]:      1289      1320      1239      1290      1254      1329      1337      1352      1292      1323      1278      1327      1279      1284      1242      1221 
dram[2]:      1282      1267      1259      1259      1291      1274      1281      1268      1287      1308      1292      1193      1238      1232      1217      1209 
dram[3]:      1251      1278      1226      1259      1244      1302      1290      1296      1256      1272      1229      1259      1214      1247      1154      1202 
dram[4]:      1356      1277      1358      1300      1343      1328      1335      1256      1314      1288      1238      1281      1349      1293      1308      1256 
dram[5]:      1199      1204      1195      1190      1262      1214      1187      1218      1220      1220      1206      1204      1204      1196      1160      1159 
dram[6]:      1410      1396      1470      1370      1469      1444      1404      1373      1449      1427      1414      1329      1464      1348      1385      1353 
dram[7]:      1241      1147      1285      1198      1245      1182      1257      1224      1226      1174      1228      1173      1202      1150      1178      1175 
dram[8]:      1386      1297      1333      1294      1292      1289      1377      1273      1344      1318      1381      1315      1336      1254      1259      1196 
dram[9]:      1314      1419      1269      1369      1318      1434      1282      1418      1263      1456      1270      1387      1234      1299      1243      1323 
dram[10]:      1238      1257      1244      1268      1305      1266      1286      1283      1270      1242      1316      1247      1275      1203      1212      1184 
dram[11]:      1247      1233      1202      1179      1249      1143      1280      1122      1230      1167      1236      1172      1214      1115      1214      1127 
total dram reads = 243507
bank skew: 1470/1115 = 1.32
chip skew: 22505/19130 = 1.18
number of total write accesses:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         7         4 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4        11         0         0         0         0         0         0         0         0         0         0         4         0         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        12         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         8         0 
dram[9]:         0        16         0         0         0         0         0         0         0         0         0         0         4         8         4         0 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0         8         4         0         0 
total dram writes = 304
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4237      4544      2268      2503      2240      2368      2434      2484      2390      2653      2449      2667      6573      6507     11308     11341
dram[1]:       4385      4062      2474      2429      2413      2224      2136      2190      2500      2424      2480      2326      6485      6275     10267      9936
dram[2]:       4086      4366      2436      2397      2348      2349      2399      2349      2448      2180      2364      2587      6619      6426     10164     10438
dram[3]:       4321      4265      2492      2526      2365      2192      2390      2408      2376      2452      2421      2427      6456      6629     11336     10818
dram[4]:       4173      4178      2435      2505      2211      2170      2300      2433      2317      2368      2495      2471      5760      6217      9827     10658
dram[5]:       4994      4293      2515      2469      2291      2452      2522      2318      2531      2515      2517      2476      6727      6752     10938     10937
dram[6]:       3376      3479      2155      2242      2144      2251      1986      2133      2217      2313      2171      2412      5644      6244      9178      9624
dram[7]:       4240      4541      2349      2383      2529      2488      2382      2345      2695      2639      2602      2536      6717      7112     10600     10414
dram[8]:       3681      3967      2162      2329      2323      2376      2214      2573      2197      2433      2261      2427      6384      6517     10451     10597
dram[9]:       3934      3598      2378      2071      2335      2152      2457      2149      2612      2296      2437      2333      6866      6583      9712      9313
dram[10]:       4125      4184      2228      2124      2309      2286      2280      2239      2612      2642      2496      2544      6665      6751     10218     10329
dram[11]:       3890      4017      2257      2341      2408      2518      2373      2617      2724      2698      2558      2530      6839      7300     10329     10997
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3182260 n_act=16901 n_pre=16885 n_ref_event=4572360550251980812 n_req=19343 n_rd=19339 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02394
n_activity=515096 dram_eff=0.1503
bk0: 1283a 3165813i bk1: 1183a 3169550i bk2: 1265a 3165906i bk3: 1196a 3169226i bk4: 1269a 3165148i bk5: 1228a 3170390i bk6: 1246a 3164664i bk7: 1182a 3168017i bk8: 1247a 3164250i bk9: 1183a 3167635i bk10: 1252a 3166251i bk11: 1164a 3168774i bk12: 1191a 3166746i bk13: 1195a 3167837i bk14: 1123a 3170888i bk15: 1132a 3168812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126764
Row_Buffer_Locality_read = 0.126790
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.484245
Bank_Level_Parallism_Col = 1.643617
Bank_Level_Parallism_Ready = 1.083722
write_to_read_ratio_blp_rw_average = 0.000411
GrpLevelPara = 1.308562 

BW Util details:
bwutil = 0.023940 
total_CMD = 3233886 
util_bw = 77420 
Wasted_Col = 254306 
Wasted_Row = 106915 
Idle = 2795245 

BW Util Bottlenecks: 
RCDc_limit = 338988 
RCDWRc_limit = 44 
WTRc_limit = 148 
RTWc_limit = 80 
CCDLc_limit = 8506 
rwq = 0 
CCDLc_limit_alone = 8494 
WTRc_limit_alone = 140 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 3233886 
n_nop = 3182260 
Read = 19339 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16901 
n_pre = 16885 
n_ref = 4572360550251980812 
n_req = 19343 
total_req = 19355 

Dual Bus Interface Util: 
issued_total_row = 33786 
issued_total_col = 19355 
Row_Bus_Util =  0.010447 
CoL_Bus_Util = 0.005985 
Either_Row_CoL_Bus_Util = 0.015964 
Issued_on_Two_Bus_Simul_Util = 0.000468 
issued_two_Eff = 0.029346 
queue_avg = 0.196508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3179239 n_act=18037 n_pre=18021 n_ref_event=3908412411465448049 n_req=20664 n_rd=20656 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02559
n_activity=519779 dram_eff=0.1592
bk0: 1289a 3164784i bk1: 1320a 3159309i bk2: 1239a 3164495i bk3: 1290a 3162107i bk4: 1254a 3166247i bk5: 1329a 3159670i bk6: 1337a 3158507i bk7: 1352a 3158597i bk8: 1292a 3159935i bk9: 1323a 3156888i bk10: 1278a 3160427i bk11: 1327a 3158746i bk12: 1279a 3160487i bk13: 1284a 3160213i bk14: 1242a 3162624i bk15: 1221a 3163843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127758
Row_Buffer_Locality_read = 0.127808
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.693863
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.077336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025585 
total_CMD = 3233886 
util_bw = 82740 
Wasted_Col = 259175 
Wasted_Row = 101558 
Idle = 2790413 

BW Util Bottlenecks: 
RCDc_limit = 353971 
RCDWRc_limit = 61 
WTRc_limit = 649 
RTWc_limit = 297 
CCDLc_limit = 9968 
rwq = 0 
CCDLc_limit_alone = 9916 
WTRc_limit_alone = 607 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 3233886 
n_nop = 3179239 
Read = 20656 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 18037 
n_pre = 18021 
n_ref = 3908412411465448049 
n_req = 20664 
total_req = 20685 

Dual Bus Interface Util: 
issued_total_row = 36058 
issued_total_col = 20685 
Row_Bus_Util =  0.011150 
CoL_Bus_Util = 0.006396 
Either_Row_CoL_Bus_Util = 0.016898 
Issued_on_Two_Bus_Simul_Util = 0.000648 
issued_two_Eff = 0.038355 
queue_avg = 0.212226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212226
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3180370 n_act=17633 n_pre=17617 n_ref_event=3908412411465448049 n_req=20166 n_rd=20157 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02497
n_activity=512144 dram_eff=0.1577
bk0: 1282a 3163415i bk1: 1267a 3163018i bk2: 1259a 3165399i bk3: 1259a 3164140i bk4: 1291a 3162370i bk5: 1274a 3165792i bk6: 1281a 3164835i bk7: 1268a 3163957i bk8: 1287a 3160457i bk9: 1308a 3158578i bk10: 1292a 3159997i bk11: 1193a 3165875i bk12: 1238a 3162754i bk13: 1232a 3164048i bk14: 1217a 3165994i bk15: 1209a 3163913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126203
Row_Buffer_Locality_read = 0.126259
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.641705
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.071012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024974 
total_CMD = 3233886 
util_bw = 80764 
Wasted_Col = 256071 
Wasted_Row = 100753 
Idle = 2796298 

BW Util Bottlenecks: 
RCDc_limit = 347557 
RCDWRc_limit = 84 
WTRc_limit = 592 
RTWc_limit = 255 
CCDLc_limit = 9260 
rwq = 0 
CCDLc_limit_alone = 9220 
WTRc_limit_alone = 564 
RTWc_limit_alone = 243 

Commands details: 
total_CMD = 3233886 
n_nop = 3180370 
Read = 20157 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 17633 
n_pre = 17617 
n_ref = 3908412411465448049 
n_req = 20166 
total_req = 20191 

Dual Bus Interface Util: 
issued_total_row = 35250 
issued_total_col = 20191 
Row_Bus_Util =  0.010900 
CoL_Bus_Util = 0.006244 
Either_Row_CoL_Bus_Util = 0.016549 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.035971 
queue_avg = 0.199453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3181040 n_act=17384 n_pre=17368 n_ref_event=2891422515659624736 n_req=19983 n_rd=19979 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02473
n_activity=515014 dram_eff=0.1553
bk0: 1251a 3164958i bk1: 1278a 3163005i bk2: 1226a 3168252i bk3: 1259a 3166612i bk4: 1244a 3166544i bk5: 1302a 3163181i bk6: 1290a 3161591i bk7: 1296a 3161146i bk8: 1256a 3161980i bk9: 1272a 3158678i bk10: 1229a 3163788i bk11: 1259a 3161742i bk12: 1214a 3165246i bk13: 1247a 3163574i bk14: 1154a 3168236i bk15: 1202a 3165882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130661
Row_Buffer_Locality_read = 0.130687
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.619213
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.097956
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024732 
total_CMD = 3233886 
util_bw = 79980 
Wasted_Col = 254550 
Wasted_Row = 103316 
Idle = 2796040 

BW Util Bottlenecks: 
RCDc_limit = 343920 
RCDWRc_limit = 37 
WTRc_limit = 360 
RTWc_limit = 99 
CCDLc_limit = 8965 
rwq = 0 
CCDLc_limit_alone = 8949 
WTRc_limit_alone = 350 
RTWc_limit_alone = 93 

Commands details: 
total_CMD = 3233886 
n_nop = 3181040 
Read = 19979 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 17384 
n_pre = 17368 
n_ref = 2891422515659624736 
n_req = 19983 
total_req = 19995 

Dual Bus Interface Util: 
issued_total_row = 34752 
issued_total_col = 19995 
Row_Bus_Util =  0.010746 
CoL_Bus_Util = 0.006183 
Either_Row_CoL_Bus_Util = 0.016341 
Issued_on_Two_Bus_Simul_Util = 0.000588 
issued_two_Eff = 0.035972 
queue_avg = 0.213856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3178929 n_act=18113 n_pre=18097 n_ref_event=2891422515659624736 n_req=20889 n_rd=20880 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02587
n_activity=515020 dram_eff=0.1624
bk0: 1356a 3158675i bk1: 1277a 3165585i bk2: 1358a 3159777i bk3: 1300a 3162025i bk4: 1343a 3160701i bk5: 1328a 3162317i bk6: 1335a 3159424i bk7: 1256a 3165721i bk8: 1314a 3158894i bk9: 1288a 3158675i bk10: 1238a 3163766i bk11: 1281a 3160917i bk12: 1349a 3157473i bk13: 1293a 3159742i bk14: 1308a 3159452i bk15: 1256a 3160907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133419
Row_Buffer_Locality_read = 0.133429
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.722428
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025870 
total_CMD = 3233886 
util_bw = 83660 
Wasted_Col = 258145 
Wasted_Row = 98158 
Idle = 2793923 

BW Util Bottlenecks: 
RCDc_limit = 354138 
RCDWRc_limit = 65 
WTRc_limit = 750 
RTWc_limit = 251 
CCDLc_limit = 10005 
rwq = 0 
CCDLc_limit_alone = 9963 
WTRc_limit_alone = 712 
RTWc_limit_alone = 247 

Commands details: 
total_CMD = 3233886 
n_nop = 3178929 
Read = 20880 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 18113 
n_pre = 18097 
n_ref = 2891422515659624736 
n_req = 20889 
total_req = 20915 

Dual Bus Interface Util: 
issued_total_row = 36210 
issued_total_col = 20915 
Row_Bus_Util =  0.011197 
CoL_Bus_Util = 0.006467 
Either_Row_CoL_Bus_Util = 0.016994 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.039449 
queue_avg = 0.211098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3182772 n_act=16822 n_pre=16806 n_ref_event=2891422515659624736 n_req=19238 n_rd=19238 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0238
n_activity=518091 dram_eff=0.1485
bk0: 1199a 3170202i bk1: 1204a 3168986i bk2: 1195a 3168216i bk3: 1190a 3170546i bk4: 1262a 3165956i bk5: 1214a 3168991i bk6: 1187a 3169083i bk7: 1218a 3168932i bk8: 1220a 3164667i bk9: 1220a 3165124i bk10: 1206a 3166680i bk11: 1204a 3166779i bk12: 1204a 3165358i bk13: 1196a 3164257i bk14: 1160a 3167290i bk15: 1159a 3167992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126261
Row_Buffer_Locality_read = 0.126261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.499465
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091273
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023796 
total_CMD = 3233886 
util_bw = 76952 
Wasted_Col = 252635 
Wasted_Row = 107159 
Idle = 2797140 

BW Util Bottlenecks: 
RCDc_limit = 336475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8444 
rwq = 0 
CCDLc_limit_alone = 8444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3233886 
n_nop = 3182772 
Read = 19238 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16822 
n_pre = 16806 
n_ref = 2891422515659624736 
n_req = 19238 
total_req = 19238 

Dual Bus Interface Util: 
issued_total_row = 33628 
issued_total_col = 19238 
Row_Bus_Util =  0.010399 
CoL_Bus_Util = 0.005949 
Either_Row_CoL_Bus_Util = 0.015806 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.034276 
queue_avg = 0.196166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3175533 n_act=19672 n_pre=19656 n_ref_event=2891422515659624736 n_req=22515 n_rd=22505 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02788
n_activity=517708 dram_eff=0.1742
bk0: 1410a 3150238i bk1: 1396a 3150183i bk2: 1470a 3143175i bk3: 1370a 3153366i bk4: 1469a 3143402i bk5: 1444a 3145572i bk6: 1404a 3151782i bk7: 1373a 3150879i bk8: 1449a 3143472i bk9: 1427a 3142414i bk10: 1414a 3143589i bk11: 1329a 3151938i bk12: 1464a 3139978i bk13: 1348a 3146834i bk14: 1385a 3145659i bk15: 1353a 3148640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126804
Row_Buffer_Locality_read = 0.126861
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.227011
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027885 
total_CMD = 3233886 
util_bw = 90176 
Wasted_Col = 258941 
Wasted_Row = 92730 
Idle = 2792039 

BW Util Bottlenecks: 
RCDc_limit = 371361 
RCDWRc_limit = 87 
WTRc_limit = 1066 
RTWc_limit = 243 
CCDLc_limit = 12492 
rwq = 0 
CCDLc_limit_alone = 12434 
WTRc_limit_alone = 1012 
RTWc_limit_alone = 239 

Commands details: 
total_CMD = 3233886 
n_nop = 3175533 
Read = 22505 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 19672 
n_pre = 19656 
n_ref = 2891422515659624736 
n_req = 22515 
total_req = 22544 

Dual Bus Interface Util: 
issued_total_row = 39328 
issued_total_col = 22544 
Row_Bus_Util =  0.012161 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.018044 
Issued_on_Two_Bus_Simul_Util = 0.001088 
issued_two_Eff = 0.060305 
queue_avg = 0.282868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282868
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3182637 n_act=16850 n_pre=16834 n_ref_event=2891422515659624736 n_req=19293 n_rd=19285 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02389
n_activity=510859 dram_eff=0.1512
bk0: 1241a 3168045i bk1: 1147a 3172432i bk2: 1285a 3164264i bk3: 1198a 3171133i bk4: 1245a 3166666i bk5: 1182a 3169299i bk6: 1257a 3165039i bk7: 1224a 3166933i bk8: 1226a 3165781i bk9: 1174a 3168864i bk10: 1228a 3166368i bk11: 1173a 3169363i bk12: 1202a 3166191i bk13: 1150a 3169995i bk14: 1178a 3167840i bk15: 1175a 3167799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127196
Row_Buffer_Locality_read = 0.127197
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.505298
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023888 
total_CMD = 3233886 
util_bw = 77252 
Wasted_Col = 250559 
Wasted_Row = 104819 
Idle = 2801256 

BW Util Bottlenecks: 
RCDc_limit = 336061 
RCDWRc_limit = 70 
WTRc_limit = 381 
RTWc_limit = 182 
CCDLc_limit = 8733 
rwq = 0 
CCDLc_limit_alone = 8706 
WTRc_limit_alone = 366 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3233886 
n_nop = 3182637 
Read = 19285 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 16850 
n_pre = 16834 
n_ref = 2891422515659624736 
n_req = 19293 
total_req = 19313 

Dual Bus Interface Util: 
issued_total_row = 33684 
issued_total_col = 19313 
Row_Bus_Util =  0.010416 
CoL_Bus_Util = 0.005972 
Either_Row_CoL_Bus_Util = 0.015847 
Issued_on_Two_Bus_Simul_Util = 0.000541 
issued_two_Eff = 0.034108 
queue_avg = 0.180953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180953
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3178805 n_act=18277 n_pre=18261 n_ref_event=2891422515659624736 n_req=20951 n_rd=20944 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02594
n_activity=509191 dram_eff=0.1647
bk0: 1386a 3155841i bk1: 1297a 3161825i bk2: 1333a 3159671i bk3: 1294a 3161813i bk4: 1292a 3160285i bk5: 1289a 3162417i bk6: 1377a 3157284i bk7: 1273a 3162280i bk8: 1344a 3153772i bk9: 1318a 3159073i bk10: 1381a 3155038i bk11: 1315a 3157701i bk12: 1336a 3155774i bk13: 1254a 3160710i bk14: 1259a 3160746i bk15: 1196a 3163279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128252
Row_Buffer_Locality_read = 0.128247
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.803994
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084822
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025939 
total_CMD = 3233886 
util_bw = 83884 
Wasted_Col = 256888 
Wasted_Row = 95947 
Idle = 2797167 

BW Util Bottlenecks: 
RCDc_limit = 355867 
RCDWRc_limit = 62 
WTRc_limit = 554 
RTWc_limit = 246 
CCDLc_limit = 10495 
rwq = 0 
CCDLc_limit_alone = 10455 
WTRc_limit_alone = 530 
RTWc_limit_alone = 230 

Commands details: 
total_CMD = 3233886 
n_nop = 3178805 
Read = 20944 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 18277 
n_pre = 18261 
n_ref = 2891422515659624736 
n_req = 20951 
total_req = 20971 

Dual Bus Interface Util: 
issued_total_row = 36538 
issued_total_col = 20971 
Row_Bus_Util =  0.011298 
CoL_Bus_Util = 0.006485 
Either_Row_CoL_Bus_Util = 0.017032 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.044081 
queue_avg = 0.218952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218952
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3178407 n_act=18587 n_pre=18571 n_ref_event=3544670595274797939 n_req=21306 n_rd=21298 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02638
n_activity=504355 dram_eff=0.1692
bk0: 1314a 3155980i bk1: 1419a 3149624i bk2: 1269a 3161870i bk3: 1369a 3153884i bk4: 1318a 3157059i bk5: 1434a 3147774i bk6: 1282a 3157799i bk7: 1418a 3146875i bk8: 1263a 3155727i bk9: 1456a 3142452i bk10: 1270a 3157039i bk11: 1387a 3149058i bk12: 1234a 3157442i bk13: 1299a 3151674i bk14: 1243a 3158000i bk15: 1323a 3154019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128086
Row_Buffer_Locality_read = 0.128134
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.051010
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.084731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026383 
total_CMD = 3233886 
util_bw = 85320 
Wasted_Col = 254181 
Wasted_Row = 92551 
Idle = 2801834 

BW Util Bottlenecks: 
RCDc_limit = 356535 
RCDWRc_limit = 73 
WTRc_limit = 483 
RTWc_limit = 204 
CCDLc_limit = 11343 
rwq = 0 
CCDLc_limit_alone = 11325 
WTRc_limit_alone = 469 
RTWc_limit_alone = 200 

Commands details: 
total_CMD = 3233886 
n_nop = 3178407 
Read = 21298 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 18587 
n_pre = 18571 
n_ref = 3544670595274797939 
n_req = 21306 
total_req = 21330 

Dual Bus Interface Util: 
issued_total_row = 37158 
issued_total_col = 21330 
Row_Bus_Util =  0.011490 
CoL_Bus_Util = 0.006596 
Either_Row_CoL_Bus_Util = 0.017156 
Issued_on_Two_Bus_Simul_Util = 0.000930 
issued_two_Eff = 0.054237 
queue_avg = 0.265388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3180612 n_act=17537 n_pre=17521 n_ref_event=3544670595274797939 n_req=20103 n_rd=20096 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02489
n_activity=509678 dram_eff=0.1579
bk0: 1238a 3166572i bk1: 1257a 3166149i bk2: 1244a 3165516i bk3: 1268a 3168044i bk4: 1305a 3163965i bk5: 1266a 3167115i bk6: 1286a 3163507i bk7: 1283a 3163204i bk8: 1270a 3162540i bk9: 1242a 3162530i bk10: 1316a 3159822i bk11: 1247a 3164527i bk12: 1275a 3161155i bk13: 1203a 3165457i bk14: 1212a 3165742i bk15: 1184a 3166966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128240
Row_Buffer_Locality_read = 0.128284
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.605285
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.072312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024891 
total_CMD = 3233886 
util_bw = 80496 
Wasted_Col = 255329 
Wasted_Row = 100651 
Idle = 2797410 

BW Util Bottlenecks: 
RCDc_limit = 346850 
RCDWRc_limit = 69 
WTRc_limit = 428 
RTWc_limit = 209 
CCDLc_limit = 9044 
rwq = 0 
CCDLc_limit_alone = 8988 
WTRc_limit_alone = 378 
RTWc_limit_alone = 203 

Commands details: 
total_CMD = 3233886 
n_nop = 3180612 
Read = 20096 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17537 
n_pre = 17521 
n_ref = 3544670595274797939 
n_req = 20103 
total_req = 20124 

Dual Bus Interface Util: 
issued_total_row = 35058 
issued_total_col = 20124 
Row_Bus_Util =  0.010841 
CoL_Bus_Util = 0.006223 
Either_Row_CoL_Bus_Util = 0.016474 
Issued_on_Two_Bus_Simul_Util = 0.000590 
issued_two_Eff = 0.035815 
queue_avg = 0.188058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188058
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3233886 n_nop=3182769 n_act=16685 n_pre=16669 n_ref_event=3544670595274797939 n_req=19135 n_rd=19130 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02369
n_activity=516781 dram_eff=0.1482
bk0: 1247a 3168876i bk1: 1233a 3168451i bk2: 1202a 3170796i bk3: 1179a 3170779i bk4: 1249a 3169044i bk5: 1143a 3174525i bk6: 1280a 3164271i bk7: 1122a 3170929i bk8: 1230a 3165893i bk9: 1167a 3168449i bk10: 1236a 3167746i bk11: 1172a 3169577i bk12: 1214a 3166305i bk13: 1115a 3172046i bk14: 1214a 3167722i bk15: 1127a 3172911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128508
Row_Buffer_Locality_read = 0.128542
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.428273
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.084024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023687 
total_CMD = 3233886 
util_bw = 76600 
Wasted_Col = 253479 
Wasted_Row = 106833 
Idle = 2796974 

BW Util Bottlenecks: 
RCDc_limit = 335436 
RCDWRc_limit = 60 
WTRc_limit = 278 
RTWc_limit = 107 
CCDLc_limit = 8136 
rwq = 0 
CCDLc_limit_alone = 8112 
WTRc_limit_alone = 256 
RTWc_limit_alone = 105 

Commands details: 
total_CMD = 3233886 
n_nop = 3182769 
Read = 19130 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 16685 
n_pre = 16669 
n_ref = 3544670595274797939 
n_req = 19135 
total_req = 19150 

Dual Bus Interface Util: 
issued_total_row = 33354 
issued_total_col = 19150 
Row_Bus_Util =  0.010314 
CoL_Bus_Util = 0.005922 
Either_Row_CoL_Bus_Util = 0.015807 
Issued_on_Two_Bus_Simul_Util = 0.000429 
issued_two_Eff = 0.027134 
queue_avg = 0.180816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93502, Miss = 9876, Miss_rate = 0.106, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 94686, Miss = 9463, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 96647, Miss = 10213, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 93456, Miss = 10448, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 93827, Miss = 10147, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 94027, Miss = 10012, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 94970, Miss = 9864, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 96223, Miss = 10118, Miss_rate = 0.105, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 95598, Miss = 10609, Miss_rate = 0.111, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[9]: Access = 96627, Miss = 10280, Miss_rate = 0.106, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 95856, Miss = 9633, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92887, Miss = 9605, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 93056, Miss = 11467, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 95313, Miss = 11044, Miss_rate = 0.116, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 95399, Miss = 9867, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 93526, Miss = 9424, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 95512, Miss = 10715, Miss_rate = 0.112, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[17]: Access = 94659, Miss = 10236, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 94980, Miss = 10197, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 94375, Miss = 11109, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 94873, Miss = 10146, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 93693, Miss = 9952, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 93925, Miss = 9874, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 92943, Miss = 9258, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2270560
L2_total_cache_misses = 243557
L2_total_cache_miss_rate = 0.1073
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2009992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 79
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16931
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2253578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16982
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2270560
icnt_total_pkts_simt_to_mem=2270560
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2270560
Req_Network_cycles = 1261037
Req_Network_injected_packets_per_cycle =       1.8005 
Req_Network_conflicts_per_cycle =       1.3683
Req_Network_conflicts_per_cycle_util =       8.0787
Req_Bank_Level_Parallism =      10.6309
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.1785
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1168

Reply_Network_injected_packets_num = 2270560
Reply_Network_cycles = 1261037
Reply_Network_injected_packets_per_cycle =        1.8005
Reply_Network_conflicts_per_cycle =        0.7942
Reply_Network_conflicts_per_cycle_util =       4.6939
Reply_Bank_Level_Parallism =      10.6413
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2078
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0600
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 14 sec (3614 sec)
gpgpu_simulation_rate = 7018 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 3922413x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcb7013ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb7013a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701398..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701388..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f1cc52ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Simulation cycle for kernel 2 is = 1040000
Simulation cycle for kernel 2 is = 1045000
Simulation cycle for kernel 2 is = 1050000
Simulation cycle for kernel 2 is = 1055000
Simulation cycle for kernel 2 is = 1060000
Simulation cycle for kernel 2 is = 1065000
Simulation cycle for kernel 2 is = 1070000
Simulation cycle for kernel 2 is = 1075000
Simulation cycle for kernel 2 is = 1080000
Simulation cycle for kernel 2 is = 1085000
Simulation cycle for kernel 2 is = 1090000
Simulation cycle for kernel 2 is = 1095000
Simulation cycle for kernel 2 is = 1100000
Simulation cycle for kernel 2 is = 1105000
Simulation cycle for kernel 2 is = 1110000
Simulation cycle for kernel 2 is = 1115000
Simulation cycle for kernel 2 is = 1120000
Simulation cycle for kernel 2 is = 1125000
Simulation cycle for kernel 2 is = 1130000
Simulation cycle for kernel 2 is = 1135000
Simulation cycle for kernel 2 is = 1140000
Simulation cycle for kernel 2 is = 1145000
Simulation cycle for kernel 2 is = 1150000
Simulation cycle for kernel 2 is = 1155000
Simulation cycle for kernel 2 is = 1160000
Simulation cycle for kernel 2 is = 1165000
Simulation cycle for kernel 2 is = 1170000
Simulation cycle for kernel 2 is = 1175000
Simulation cycle for kernel 2 is = 1180000
Simulation cycle for kernel 2 is = 1185000
Simulation cycle for kernel 2 is = 1190000
Simulation cycle for kernel 2 is = 1195000
Simulation cycle for kernel 2 is = 1200000
Simulation cycle for kernel 2 is = 1205000
Simulation cycle for kernel 2 is = 1210000
Simulation cycle for kernel 2 is = 1215000
Simulation cycle for kernel 2 is = 1220000
Simulation cycle for kernel 2 is = 1225000
Simulation cycle for kernel 2 is = 1230000
Simulation cycle for kernel 2 is = 1235000
Simulation cycle for kernel 2 is = 1240000
Simulation cycle for kernel 2 is = 1245000
Simulation cycle for kernel 2 is = 1250000
Simulation cycle for kernel 2 is = 1255000
Simulation cycle for kernel 2 is = 1260000
Simulation cycle for kernel 2 is = 1265000
Simulation cycle for kernel 2 is = 1270000
Simulation cycle for kernel 2 is = 1275000
Simulation cycle for kernel 2 is = 1280000
Simulation cycle for kernel 2 is = 1285000
Simulation cycle for kernel 2 is = 1290000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1291553
gpu_sim_insn = 15573406
gpu_ipc =      12.0579
gpu_tot_sim_cycle = 2552590
gpu_tot_sim_insn = 40939345
gpu_tot_ipc =      16.0384
gpu_tot_issued_cta = 270
gpu_occupancy = 40.7693% 
gpu_tot_occupancy = 39.9477% 
max_total_param_size = 0
gpu_stall_dramfull = 39516
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7778
partiton_level_parallism_total  =       1.7890
partiton_level_parallism_util =      10.9546
partiton_level_parallism_util_total  =      10.7912
L2_BW  =      77.6528 GB/Sec
L2_BW_total  =      78.1445 GB/Sec
gpu_total_sim_rate=5755

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 274662, Miss = 163152, Miss_rate = 0.594, Pending_hits = 4815, Reservation_fails = 288706
	L1D_cache_core[1]: Access = 242672, Miss = 148446, Miss_rate = 0.612, Pending_hits = 4718, Reservation_fails = 255952
	L1D_cache_core[2]: Access = 243411, Miss = 146718, Miss_rate = 0.603, Pending_hits = 4795, Reservation_fails = 246475
	L1D_cache_core[3]: Access = 268900, Miss = 160535, Miss_rate = 0.597, Pending_hits = 5091, Reservation_fails = 275894
	L1D_cache_core[4]: Access = 244898, Miss = 148297, Miss_rate = 0.606, Pending_hits = 5022, Reservation_fails = 242834
	L1D_cache_core[5]: Access = 254628, Miss = 154017, Miss_rate = 0.605, Pending_hits = 5079, Reservation_fails = 282068
	L1D_cache_core[6]: Access = 253922, Miss = 154150, Miss_rate = 0.607, Pending_hits = 5175, Reservation_fails = 264787
	L1D_cache_core[7]: Access = 246803, Miss = 146144, Miss_rate = 0.592, Pending_hits = 4758, Reservation_fails = 244777
	L1D_cache_core[8]: Access = 263679, Miss = 158500, Miss_rate = 0.601, Pending_hits = 5145, Reservation_fails = 283453
	L1D_cache_core[9]: Access = 235826, Miss = 140841, Miss_rate = 0.597, Pending_hits = 4846, Reservation_fails = 250359
	L1D_cache_core[10]: Access = 264441, Miss = 152476, Miss_rate = 0.577, Pending_hits = 5015, Reservation_fails = 257117
	L1D_cache_core[11]: Access = 268463, Miss = 162101, Miss_rate = 0.604, Pending_hits = 5419, Reservation_fails = 295936
	L1D_cache_core[12]: Access = 252235, Miss = 148276, Miss_rate = 0.588, Pending_hits = 4817, Reservation_fails = 261196
	L1D_cache_core[13]: Access = 245584, Miss = 148778, Miss_rate = 0.606, Pending_hits = 5000, Reservation_fails = 276970
	L1D_cache_core[14]: Access = 268725, Miss = 162777, Miss_rate = 0.606, Pending_hits = 5487, Reservation_fails = 303700
	L1D_cache_core[15]: Access = 253195, Miss = 148640, Miss_rate = 0.587, Pending_hits = 4895, Reservation_fails = 263495
	L1D_cache_core[16]: Access = 262823, Miss = 154364, Miss_rate = 0.587, Pending_hits = 5195, Reservation_fails = 282457
	L1D_cache_core[17]: Access = 253883, Miss = 150134, Miss_rate = 0.591, Pending_hits = 4864, Reservation_fails = 272272
	L1D_cache_core[18]: Access = 274853, Miss = 165888, Miss_rate = 0.604, Pending_hits = 5402, Reservation_fails = 318302
	L1D_cache_core[19]: Access = 266033, Miss = 158900, Miss_rate = 0.597, Pending_hits = 5213, Reservation_fails = 299932
	L1D_cache_core[20]: Access = 255554, Miss = 152614, Miss_rate = 0.597, Pending_hits = 5042, Reservation_fails = 276669
	L1D_cache_core[21]: Access = 246350, Miss = 146459, Miss_rate = 0.595, Pending_hits = 5090, Reservation_fails = 273913
	L1D_cache_core[22]: Access = 259105, Miss = 153517, Miss_rate = 0.592, Pending_hits = 5233, Reservation_fails = 279020
	L1D_cache_core[23]: Access = 240651, Miss = 142496, Miss_rate = 0.592, Pending_hits = 4885, Reservation_fails = 273587
	L1D_cache_core[24]: Access = 249667, Miss = 145835, Miss_rate = 0.584, Pending_hits = 4901, Reservation_fails = 262508
	L1D_cache_core[25]: Access = 257866, Miss = 151089, Miss_rate = 0.586, Pending_hits = 4928, Reservation_fails = 264776
	L1D_cache_core[26]: Access = 269413, Miss = 155536, Miss_rate = 0.577, Pending_hits = 5080, Reservation_fails = 291088
	L1D_cache_core[27]: Access = 271852, Miss = 156670, Miss_rate = 0.576, Pending_hits = 4904, Reservation_fails = 291165
	L1D_cache_core[28]: Access = 271271, Miss = 153535, Miss_rate = 0.566, Pending_hits = 4970, Reservation_fails = 266246
	L1D_cache_core[29]: Access = 208011, Miss = 118532, Miss_rate = 0.570, Pending_hits = 4213, Reservation_fails = 154433
	L1D_total_cache_accesses = 7669376
	L1D_total_cache_misses = 4549417
	L1D_total_cache_miss_rate = 0.5932
	L1D_total_cache_pending_hits = 149997
	L1D_total_cache_reservation_fails = 8100087
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2952741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 149997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3626973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8099731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 922374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 149997
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7652085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17291

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 414202
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7685529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 356
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6464, 14287, 6788, 10127, 4369, 9299, 19027, 3457, 8791, 7799, 17479, 8830, 9653, 6529, 12131, 10113, 12951, 5953, 29689, 7881, 10881, 6062, 6231, 7295, 
gpgpu_n_tot_thrd_icount = 199691872
gpgpu_n_tot_w_icount = 6240371
gpgpu_n_stall_shd_mem = 4393466
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4549347
gpgpu_n_mem_write_global = 17291
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9123167
gpgpu_n_store_insn = 89627
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4192158
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118721	W0_Idle:24738513	W0_Scoreboard:61325503	W1:2017820	W2:768829	W3:502524	W4:373368	W5:295886	W6:226055	W7:193775	W8:167452	W9:137946	W10:116233	W11:106101	W12:90838	W13:93088	W14:87491	W15:73217	W16:76582	W17:72681	W18:66546	W19:60945	W20:63779	W21:63513	W22:63482	W23:59520	W24:59200	W25:55449	W26:55401	W27:55750	W28:52804	W29:44939	W30:40370	W31:27253	W32:71534
single_issue_nums: WS0:1619629	WS1:1544119	WS2:1551177	WS3:1525446	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36394776 {8:4549347,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 691640 {40:17291,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181973880 {40:4549347,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 138328 {8:17291,}
maxmflatency = 3198 
max_icnt2mem_latency = 1633 
maxmrqlatency = 2129 
max_icnt2sh_latency = 77 
averagemflatency = 441 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:384666 	5591 	10956 	23635 	24920 	13904 	10891 	12949 	8581 	355 	35 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	765720 	2563347 	1216413 	18718 	2440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1009771 	265700 	1138833 	2125188 	26806 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2342797 	1472274 	639929 	106517 	4991 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1093 	1331 	112 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         5        13        12         5         8         8         6 
dram[1]:        64        64        64        64        64        64        48        50         5         6        12        12         5         6         7         7 
dram[2]:        64        64        64        64        64        64        50        48         4         7        12        12         7         5         5         5 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         7         8         8         7 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         6         8         6         7 
dram[5]:        64        64        64        64        64        64        48        49         5         6        12        12         7         5         4         5 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         5         6 
dram[7]:        64        64        64        64        64        64        49        47         8         5        12        12         5         8         8         8 
dram[8]:        64        64        64        64        64        64        44        44         6         8        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         5         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8        12        16         5         6         5         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84013     85178     48802     49553    155118    164166     93389    100055     72987     74204    105021    107336    101521    100051     60916     17811 
dram[1]:     86680     89365     48960     51614    165993    194695    106122    122039     74610     16441    106187    108663    102610    103099     19727     19961 
dram[2]:    151031    147304     62415     58632    193257    193615    127734    130311     19236     20508    112088    177622    106436    104811     95633     95836 
dram[3]:    174537    171015     57284     67646    192564    191934    138805    143035     22638     22241    175389    175998    103958    101319     94819    103206 
dram[4]:    168512    165221     67850     61796    193319    193691    146770    151547     31716     45776    175754    174943     99493    139670     93602     93806 
dram[5]:    162947    161282     65463     68988    194258     33394    161099    166031     44265     42968    174335    174848    136632    149901     94414     95227 
dram[6]:    159826    161172    130088     31463     32580     75968    171369    177703     57226     24064    173332    172924    159831    158516     95227     43940 
dram[7]:    162795    163401     36454     54997     78798     82443    183225    188600     31491     32311    173530    175355    157512    184220     66616     65893 
dram[8]:     79221    117795     66265     70180     85870    120522    194085    200236     35360     25403    178401    179011    212800    212665     20039     21794 
dram[9]:    111386    109093    130464    126481     99898    103753    227626     48262     36624     42157    180229    182663    212979    213219     21153     20093 
dram[10]:     74204     74724     38275     63684    145744    151366     70147     76918     38999     49504    185302    110064    170402    168402     64895     64347 
dram[11]:     79095     80607     60662     55675    150031    151496     82361     87818     30564     76961    107724    107666     94242     97773     63302     61503 
average row accesses per activate:
dram[0]:  1.180788  1.167226  1.170027  1.172792  1.197685  1.194724  1.144986  1.155894  1.108216  1.125115  1.143761  1.131935  1.108974  1.125115  1.120574  1.091682 
dram[1]:  1.161491  1.158489  1.157534  1.176312  1.183729  1.167175  1.154043  1.177079  1.128978  1.122559  1.128962  1.148431  1.144673  1.131773  1.132735  1.118744 
dram[2]:  1.160987  1.160998  1.174515  1.175626  1.187783  1.186954  1.182475  1.156320  1.097152  1.101879  1.111491  1.135321  1.113485  1.129911  1.142989  1.126321 
dram[3]:  1.174032  1.180651  1.201336  1.195338  1.211127  1.193358  1.164444  1.176788  1.106438  1.088814  1.130107  1.116289  1.113494  1.135487  1.125834  1.137610 
dram[4]:  1.198163  1.212924  1.175107  1.179362  1.186157  1.202782  1.165240  1.183372  1.109691  1.097389  1.126050  1.124841  1.134464  1.129797  1.128798  1.104167 
dram[5]:  1.185096  1.168015  1.173789  1.195791  1.201878  1.180907  1.164107  1.172447  1.106826  1.106128  1.128784  1.125285  1.122403  1.114480  1.114739  1.136189 
dram[6]:  1.154066  1.159819  1.185170  1.183291  1.170146  1.184285  1.179061  1.168530  1.130952  1.112089  1.131986  1.152365  1.141006  1.122433  1.148710  1.134967 
dram[7]:  1.171163  1.160410  1.180036  1.189479  1.186284  1.174308  1.154231  1.170960  1.106067  1.118194  1.132202  1.126688  1.109601  1.111007  1.124357  1.137571 
dram[8]:  1.190132  1.178492  1.163849  1.167560  1.165117  1.177456  1.190153  1.166667  1.110392  1.138284  1.153878  1.141997  1.137255  1.101607  1.135421  1.111060 
dram[9]:  1.190561  1.193347  1.196106  1.149769  1.171441  1.182485  1.160444  1.157531  1.116861  1.117038  1.149716  1.153877  1.114020  1.118091  1.136870  1.121593 
dram[10]:  1.187236  1.177007  1.156665  1.170620  1.171059  1.204157  1.161002  1.171722  1.122324  1.116798  1.146404  1.139061  1.103330  1.107304  1.121060  1.114822 
dram[11]:  1.162727  1.176303  1.171875  1.157945  1.198509  1.189638  1.166963  1.144395  1.139462  1.115653  1.130260  1.128337  1.113976  1.127639  1.146734  1.145844 
average row locality = 496488/431800 = 1.149810
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2604      2436      2553      2457      2587      2491      2535      2432      2509      2437      2530      2428      2421      2433      2342      2309 
dram[1]:      2616      2665      2535      2622      2590      2681      2712      2732      2661      2702      2600      2708      2610      2610      2523      2457 
dram[2]:      2585      2557      2544      2537      2625      2584      2618      2589      2620      2639      2602      2475      2500      2527      2477      2449 
dram[3]:      2575      2571      2518      2564      2547      2623      2620      2616      2578      2599      2545      2563      2492      2530      2362      2446 
dram[4]:      2736      2605      2738      2663      2759      2681      2722      2562      2691      2648      2546      2649      2739      2619      2635      2544 
dram[5]:      2463      2454      2472      2443      2560      2474      2426      2468      2497      2491      2498      2470      2485      2463      2390      2360 
dram[6]:      2822      2819      2957      2776      2971      2924      2838      2822      2945      2907      2856      2753      2992      2787      2800      2729 
dram[7]:      2518      2380      2648      2442      2560      2459      2537      2500      2534      2403      2535      2419      2444      2368      2402      2397 
dram[8]:      2793      2640      2685      2613      2632      2601      2804      2611      2746      2667      2812      2654      2725      2536      2571      2421 
dram[9]:      2674      2862      2580      2733      2658      2903      2611      2851      2590      2911      2634      2842      2510      2666      2547      2674 
dram[10]:      2530      2578      2525      2566      2622      2607      2596      2627      2569      2553      2678      2572      2580      2454      2453      2433 
dram[11]:      2555      2482      2475      2412      2572      2365      2621      2338      2541      2402      2525      2409      2460      2295      2491      2302 
total dram reads = 496345
bank skew: 2992/2295 = 1.30
chip skew: 45698/39245 = 1.16
number of total write accesses:
dram[0]:         8         0         0         0         0         0         0         0         0         0         0         0         4        16         0         4 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4        11         8 
dram[2]:        16        10         0         0         0         0         0         0         0         0         0         0         8        16         4        12 
dram[3]:         8        16         0         0         0         0         0         0         0         0         0         0         0         4         0         4 
dram[4]:        12        14         0         0         0         0         0         0         0         0         0         0        12         4        12         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4 
dram[6]:         8        15         0         0         0         0         0         0         0         0         0         0         8         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        20        16        12         4 
dram[8]:        19         4         0         0         0         0         0         0         0         0         0         0         4         4        12         0 
dram[9]:         0        32         0         0         0         0         0         0         0         0         0         0         4        16        12         4 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        16         8         4        16 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        12         8         8         0 
total dram writes = 556
min_bank_accesses = 0!
chip skew: 68/9 = 7.56
average mf latency per bank:
dram[0]:       4208      4397      2197      2390      2163      2304      2362      2393      2339      2558      2402      2556      6722      6479     11350     11550
dram[1]:       4350      4083      2404      2361      2326      2187      2095      2146      2415      2350      2427      2271      6729      6334     10567     10312
dram[2]:       4083      4377      2372      2330      2274      2305      2335      2283      2390      2142      2322      2487      6875      6463     10384     10839
dram[3]:       4234      4288      2393      2448      2278      2140      2330      2378      2288      2375      2336      2368      6625      6625     11454     10972
dram[4]:       4165      4141      2391      2425      2138      2116      2240      2368      2245      2290      2421      2393      5870      6322     10129     10894
dram[5]:       4498      4235      2396      2380      2223      2401      2452      2263      2452      2442      2421      2392      6719      6729     11087     11191
dram[6]:       3401      3470      2114      2191      2091      2219      1943      2071      2161      2261      2137      2324      5621      6146      9533      9933
dram[7]:       4219      4417      2252      2329      2431      2377      2339      2274      2584      2539      2521      2449      6839      7025     10808     10583
dram[8]:       3650      3895      2101      2280      2251      2320      2156      2502      2127      2387      2205      2387      6548      6805     10525     10921
dram[9]:       3875      3594      2313      2045      2298      2108      2396      2108      2534      2263      2347      2265      6877      6676      9856      9666
dram[10]:       4050      4090      2158      2083      2270      2205      2242      2172      2553      2550      2432      2444      6738      6792     10481     10515
dram[11]:       3847      4000      2170      2266      2318      2416      2304      2500      2631      2583      2490      2450      6999      7173     10403     11239
maximum mf latency per bank:
dram[0]:       2480      2108      2512      2422      2502      2659      2368      2149      2623      2390      2278      2295      2700      2763      2282      2473
dram[1]:       2431      2503      2224      2412      2507      2689      2696      2627      2508      2305      2666      2637      2609      2414      2451      2396
dram[2]:       2591      2492      2732      2210      2758      2551      2866      2610      3154      2652      2899      2613      2603      2603      2740      2591
dram[3]:       2507      2508      2467      2536      2643      2793      2906      2729      2413      2968      2737      2806      2420      2690      2503      2423
dram[4]:       3188      2721      2572      2728      2440      2882      2342      2903      2728      3014      3007      2847      2561      2713      2516      2698
dram[5]:       2659      2413      2427      2399      2815      2695      2776      2339      2592      2765      2380      2609      2554      2651      2451      2733
dram[6]:       2503      2749      2355      2615      2717      3198      2749      3094      2670      2888      2777      2889      2786      3096      2915      2688
dram[7]:       2015      2286      2060      2001      2322      2543      2054      2642      2325      2764      2410      2543      2371      2422      2391      2405
dram[8]:       2634      2665      2426      2448      2634      2693      2682      2728      2883      2869      2686      2380      2777      2565      2885      2208
dram[9]:       2255      2566      2239      2305      2248      2565      2224      2681      2516      2347      2404      2748      2701      2397      2507      2515
dram[10]:       2503      2459      2198      2250      2470      2731      2469      2512      2721      2386      2437      2393      2291      2491      2148      2585
dram[11]:       2364      2238      2504      2030      2512      2334      2608      2424      2976      2263      2631      2205      2509      2363      2596      2112

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6440971 n_act=34487 n_pre=34471 n_ref_event=4572360550251980812 n_req=39512 n_rd=39504 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02416
n_activity=1029653 dram_eff=0.1536
bk0: 2604a 6403841i bk1: 2436a 6411961i bk2: 2553a 6407213i bk3: 2457a 6409203i bk4: 2587a 6405458i bk5: 2491a 6412690i bk6: 2535a 6404698i bk7: 2432a 6409182i bk8: 2509a 6402367i bk9: 2437a 6407624i bk10: 2530a 6404520i bk11: 2428a 6408710i bk12: 2421a 6406756i bk13: 2433a 6409691i bk14: 2342a 6414084i bk15: 2309a 6411370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127430
Row_Buffer_Locality_read = 0.127455
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.567254
Bank_Level_Parallism_Col = 1.529274
Bank_Level_Parallism_Ready = 1.078107
write_to_read_ratio_blp_rw_average = 0.001071
GrpLevelPara = 1.319728 

BW Util details:
bwutil = 0.024159 
total_CMD = 6546031 
util_bw = 158144 
Wasted_Col = 512685 
Wasted_Row = 210689 
Idle = 5664513 

BW Util Bottlenecks: 
RCDc_limit = 687644 
RCDWRc_limit = 86 
WTRc_limit = 285 
RTWc_limit = 858 
CCDLc_limit = 17910 
rwq = 0 
CCDLc_limit_alone = 17839 
WTRc_limit_alone = 275 
RTWc_limit_alone = 797 

Commands details: 
total_CMD = 6546031 
n_nop = 6440971 
Read = 39504 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 34487 
n_pre = 34471 
n_ref = 4572360550251980812 
n_req = 39512 
total_req = 39536 

Dual Bus Interface Util: 
issued_total_row = 68958 
issued_total_col = 39536 
Row_Bus_Util =  0.010534 
CoL_Bus_Util = 0.006040 
Either_Row_CoL_Bus_Util = 0.016049 
Issued_on_Two_Bus_Simul_Util = 0.000525 
issued_two_Eff = 0.032686 
queue_avg = 0.231957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6435229 n_act=36586 n_pre=36570 n_ref_event=3908412411465448049 n_req=42036 n_rd=42024 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02571
n_activity=1036944 dram_eff=0.1623
bk0: 2616a 6400037i bk1: 2665a 6393008i bk2: 2535a 6400558i bk3: 2622a 6397144i bk4: 2590a 6403100i bk5: 2681a 6391149i bk6: 2712a 6387656i bk7: 2732a 6387813i bk8: 2661a 6389765i bk9: 2702a 6384727i bk10: 2600a 6393238i bk11: 2708a 6387333i bk12: 2610a 6394249i bk13: 2610a 6391880i bk14: 2523a 6399387i bk15: 2457a 6401912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129960
Row_Buffer_Locality_read = 0.129997
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.807530
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.079051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025707 
total_CMD = 6546031 
util_bw = 168276 
Wasted_Col = 518749 
Wasted_Row = 201590 
Idle = 5657416 

BW Util Bottlenecks: 
RCDc_limit = 713588 
RCDWRc_limit = 80 
WTRc_limit = 1081 
RTWc_limit = 388 
CCDLc_limit = 20525 
rwq = 0 
CCDLc_limit_alone = 20443 
WTRc_limit_alone = 1011 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 6546031 
n_nop = 6435229 
Read = 42024 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 36586 
n_pre = 36570 
n_ref = 3908412411465448049 
n_req = 42036 
total_req = 42069 

Dual Bus Interface Util: 
issued_total_row = 73156 
issued_total_col = 42069 
Row_Bus_Util =  0.011176 
CoL_Bus_Util = 0.006427 
Either_Row_CoL_Bus_Util = 0.016927 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.039918 
queue_avg = 0.261941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6437890 n_act=35747 n_pre=35731 n_ref_event=3908412411465448049 n_req=40945 n_rd=40928 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02505
n_activity=1028849 dram_eff=0.1594
bk0: 2585a 6399544i bk1: 2557a 6402450i bk2: 2544a 6403235i bk3: 2537a 6403626i bk4: 2625a 6399529i bk5: 2584a 6404374i bk6: 2618a 6400763i bk7: 2589a 6398585i bk8: 2620a 6391520i bk9: 2639a 6391392i bk10: 2602a 6394532i bk11: 2475a 6402774i bk12: 2500a 6398058i bk13: 2527a 6399612i bk14: 2477a 6403643i bk15: 2449a 6402571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127244
Row_Buffer_Locality_read = 0.127297
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.718560
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025050 
total_CMD = 6546031 
util_bw = 163976 
Wasted_Col = 516645 
Wasted_Row = 201721 
Idle = 5663689 

BW Util Bottlenecks: 
RCDc_limit = 702910 
RCDWRc_limit = 154 
WTRc_limit = 1260 
RTWc_limit = 510 
CCDLc_limit = 19514 
rwq = 0 
CCDLc_limit_alone = 19430 
WTRc_limit_alone = 1204 
RTWc_limit_alone = 482 

Commands details: 
total_CMD = 6546031 
n_nop = 6437890 
Read = 40928 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 35747 
n_pre = 35731 
n_ref = 3908412411465448049 
n_req = 40945 
total_req = 40994 

Dual Bus Interface Util: 
issued_total_row = 71478 
issued_total_col = 40994 
Row_Bus_Util =  0.010919 
CoL_Bus_Util = 0.006262 
Either_Row_CoL_Bus_Util = 0.016520 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.040050 
queue_avg = 0.249055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6438812 n_act=35384 n_pre=35368 n_ref_event=2891422515659624736 n_req=40757 n_rd=40749 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02492
n_activity=1030521 dram_eff=0.1583
bk0: 2575a 6402494i bk1: 2571a 6400743i bk2: 2518a 6407689i bk3: 2564a 6403011i bk4: 2547a 6406882i bk5: 2623a 6400277i bk6: 2620a 6394916i bk7: 2616a 6397261i bk8: 2578a 6396205i bk9: 2599a 6390319i bk10: 2545a 6398705i bk11: 2563a 6395731i bk12: 2492a 6400856i bk13: 2530a 6400448i bk14: 2362a 6411314i bk15: 2446a 6405796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132125
Row_Buffer_Locality_read = 0.132150
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.712299
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024920 
total_CMD = 6546031 
util_bw = 163124 
Wasted_Col = 511533 
Wasted_Row = 204291 
Idle = 5667083 

BW Util Bottlenecks: 
RCDc_limit = 695620 
RCDWRc_limit = 71 
WTRc_limit = 775 
RTWc_limit = 192 
CCDLc_limit = 19036 
rwq = 0 
CCDLc_limit_alone = 19006 
WTRc_limit_alone = 755 
RTWc_limit_alone = 182 

Commands details: 
total_CMD = 6546031 
n_nop = 6438812 
Read = 40749 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 35384 
n_pre = 35368 
n_ref = 2891422515659624736 
n_req = 40757 
total_req = 40781 

Dual Bus Interface Util: 
issued_total_row = 70752 
issued_total_col = 40781 
Row_Bus_Util =  0.010808 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.016379 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.040235 
queue_avg = 0.250024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6434328 n_act=36923 n_pre=36907 n_ref_event=2891422515659624736 n_req=42551 n_rd=42537 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02603
n_activity=1027017 dram_eff=0.1659
bk0: 2736a 6390222i bk1: 2605a 6401587i bk2: 2738a 6388819i bk3: 2663a 6394673i bk4: 2759a 6391457i bk5: 2681a 6398119i bk6: 2722a 6389000i bk7: 2562a 6401702i bk8: 2691a 6386945i bk9: 2648a 6386984i bk10: 2546a 6397431i bk11: 2649a 6389721i bk12: 2739a 6384842i bk13: 2619a 6393879i bk14: 2635a 6392037i bk15: 2544a 6393259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132523
Row_Buffer_Locality_read = 0.132543
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.859568
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083601
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026026 
total_CMD = 6546031 
util_bw = 170364 
Wasted_Col = 517375 
Wasted_Row = 192636 
Idle = 5665656 

BW Util Bottlenecks: 
RCDc_limit = 717026 
RCDWRc_limit = 107 
WTRc_limit = 1121 
RTWc_limit = 1494 
CCDLc_limit = 20964 
rwq = 0 
CCDLc_limit_alone = 20847 
WTRc_limit_alone = 1059 
RTWc_limit_alone = 1439 

Commands details: 
total_CMD = 6546031 
n_nop = 6434328 
Read = 42537 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 36923 
n_pre = 36907 
n_ref = 2891422515659624736 
n_req = 42551 
total_req = 42591 

Dual Bus Interface Util: 
issued_total_row = 73830 
issued_total_col = 42591 
Row_Bus_Util =  0.011279 
CoL_Bus_Util = 0.006506 
Either_Row_CoL_Bus_Util = 0.017064 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.042237 
queue_avg = 0.267604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6441710 n_act=34319 n_pre=34303 n_ref_event=2891422515659624736 n_req=39417 n_rd=39414 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02409
n_activity=1034208 dram_eff=0.1525
bk0: 2463a 6411584i bk1: 2454a 6410198i bk2: 2472a 6406829i bk3: 2443a 6413273i bk4: 2560a 6405896i bk5: 2474a 6408530i bk6: 2426a 6409834i bk7: 2468a 6411232i bk8: 2497a 6400964i bk9: 2491a 6401977i bk10: 2498a 6403539i bk11: 2470a 6404428i bk12: 2485a 6401934i bk13: 2463a 6401172i bk14: 2390a 6405545i bk15: 2360a 6409928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129665
Row_Buffer_Locality_read = 0.129675
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.611630
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080914
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024090 
total_CMD = 6546031 
util_bw = 157692 
Wasted_Col = 507447 
Wasted_Row = 211199 
Idle = 5669693 

BW Util Bottlenecks: 
RCDc_limit = 681367 
RCDWRc_limit = 30 
WTRc_limit = 200 
RTWc_limit = 84 
CCDLc_limit = 17706 
rwq = 0 
CCDLc_limit_alone = 17696 
WTRc_limit_alone = 190 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 6546031 
n_nop = 6441710 
Read = 39414 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34319 
n_pre = 34303 
n_ref = 2891422515659624736 
n_req = 39417 
total_req = 39423 

Dual Bus Interface Util: 
issued_total_row = 68622 
issued_total_col = 39423 
Row_Bus_Util =  0.010483 
CoL_Bus_Util = 0.006022 
Either_Row_CoL_Bus_Util = 0.015937 
Issued_on_Two_Bus_Simul_Util = 0.000569 
issued_two_Eff = 0.035698 
queue_avg = 0.246462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6428307 n_act=39650 n_pre=39634 n_ref_event=2891422515659624736 n_req=45714 n_rd=45698 n_rd_L2_A=0 n_write=0 n_wr_bk=63 bw_util=0.02796
n_activity=1032606 dram_eff=0.1773
bk0: 2822a 6376545i bk1: 2819a 6373621i bk2: 2957a 6361640i bk3: 2776a 6380053i bk4: 2971a 6360811i bk5: 2924a 6364048i bk6: 2838a 6373714i bk7: 2822a 6371189i bk8: 2945a 6357555i bk9: 2907a 6356444i bk10: 2856a 6362151i bk11: 2753a 6373708i bk12: 2992a 6352488i bk13: 2787a 6365251i bk14: 2800a 6364375i bk15: 2729a 6372085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132913
Row_Buffer_Locality_read = 0.132938
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 3.317776
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.079933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027963 
total_CMD = 6546031 
util_bw = 183044 
Wasted_Col = 520611 
Wasted_Row = 182941 
Idle = 5659435 

BW Util Bottlenecks: 
RCDc_limit = 746238 
RCDWRc_limit = 127 
WTRc_limit = 1642 
RTWc_limit = 2937 
CCDLc_limit = 25921 
rwq = 0 
CCDLc_limit_alone = 25639 
WTRc_limit_alone = 1564 
RTWc_limit_alone = 2733 

Commands details: 
total_CMD = 6546031 
n_nop = 6428307 
Read = 45698 
Write = 0 
L2_Alloc = 0 
L2_WB = 63 
n_act = 39650 
n_pre = 39634 
n_ref = 2891422515659624736 
n_req = 45714 
total_req = 45761 

Dual Bus Interface Util: 
issued_total_row = 79284 
issued_total_col = 45761 
Row_Bus_Util =  0.012112 
CoL_Bus_Util = 0.006991 
Either_Row_CoL_Bus_Util = 0.017984 
Issued_on_Two_Bus_Simul_Util = 0.001118 
issued_two_Eff = 0.062188 
queue_avg = 0.365763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365763
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6441313 n_act=34510 n_pre=34494 n_ref_event=2891422515659624736 n_req=39560 n_rd=39546 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.0242
n_activity=1020540 dram_eff=0.1552
bk0: 2518a 6408601i bk1: 2380a 6415212i bk2: 2648a 6400648i bk3: 2442a 6415055i bk4: 2560a 6405142i bk5: 2459a 6410438i bk6: 2537a 6404760i bk7: 2500a 6407601i bk8: 2534a 6399992i bk9: 2403a 6408530i bk10: 2535a 6403252i bk11: 2419a 6409116i bk12: 2444a 6404694i bk13: 2368a 6409625i bk14: 2402a 6409733i bk15: 2397a 6410474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127932
Row_Buffer_Locality_read = 0.127952
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.602706
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.089609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024197 
total_CMD = 6546031 
util_bw = 158392 
Wasted_Col = 508346 
Wasted_Row = 205373 
Idle = 5673920 

BW Util Bottlenecks: 
RCDc_limit = 685381 
RCDWRc_limit = 142 
WTRc_limit = 691 
RTWc_limit = 300 
CCDLc_limit = 18250 
rwq = 0 
CCDLc_limit_alone = 18219 
WTRc_limit_alone = 676 
RTWc_limit_alone = 284 

Commands details: 
total_CMD = 6546031 
n_nop = 6441313 
Read = 39546 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 34510 
n_pre = 34494 
n_ref = 2891422515659624736 
n_req = 39560 
total_req = 39598 

Dual Bus Interface Util: 
issued_total_row = 69004 
issued_total_col = 39598 
Row_Bus_Util =  0.010541 
CoL_Bus_Util = 0.006049 
Either_Row_CoL_Bus_Util = 0.015997 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.037090 
queue_avg = 0.218070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21807
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6434555 n_act=36935 n_pre=36919 n_ref_event=2891422515659624736 n_req=42522 n_rd=42511 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.026
n_activity=1017524 dram_eff=0.1673
bk0: 2793a 6384001i bk1: 2640a 6397273i bk2: 2685a 6393517i bk3: 2613a 6396978i bk4: 2632a 6394940i bk5: 2601a 6399068i bk6: 2804a 6384822i bk7: 2611a 6394259i bk8: 2746a 6380443i bk9: 2667a 6389709i bk10: 2812a 6381958i bk11: 2654a 6391809i bk12: 2725a 6384690i bk13: 2536a 6396565i bk14: 2571a 6391677i bk15: 2421a 6401299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131697
Row_Buffer_Locality_read = 0.131684
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 2.890095
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026003 
total_CMD = 6546031 
util_bw = 170216 
Wasted_Col = 515865 
Wasted_Row = 190841 
Idle = 5669109 

BW Util Bottlenecks: 
RCDc_limit = 716599 
RCDWRc_limit = 81 
WTRc_limit = 932 
RTWc_limit = 3101 
CCDLc_limit = 21675 
rwq = 0 
CCDLc_limit_alone = 21425 
WTRc_limit_alone = 890 
RTWc_limit_alone = 2893 

Commands details: 
total_CMD = 6546031 
n_nop = 6434555 
Read = 42511 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36935 
n_pre = 36919 
n_ref = 2891422515659624736 
n_req = 42522 
total_req = 42554 

Dual Bus Interface Util: 
issued_total_row = 73854 
issued_total_col = 42554 
Row_Bus_Util =  0.011282 
CoL_Bus_Util = 0.006501 
Either_Row_CoL_Bus_Util = 0.017030 
Issued_on_Two_Bus_Simul_Util = 0.000753 
issued_two_Eff = 0.044243 
queue_avg = 0.288255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288255
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6433710 n_act=37581 n_pre=37565 n_ref_event=3544670595274797939 n_req=43263 n_rd=43246 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.02647
n_activity=1010530 dram_eff=0.1715
bk0: 2674a 6384958i bk1: 2862a 6372114i bk2: 2580a 6394875i bk3: 2733a 6383880i bk4: 2658a 6386622i bk5: 2903a 6369214i bk6: 2611a 6387527i bk7: 2851a 6368195i bk8: 2590a 6383182i bk9: 2911a 6360232i bk10: 2634a 6383688i bk11: 2842a 6369112i bk12: 2510a 6388184i bk13: 2666a 6376550i bk14: 2547a 6386187i bk15: 2674a 6380192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131567
Row_Buffer_Locality_read = 0.131573
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 3.139783
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.075314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026467 
total_CMD = 6546031 
util_bw = 173256 
Wasted_Col = 510215 
Wasted_Row = 185337 
Idle = 5677223 

BW Util Bottlenecks: 
RCDc_limit = 717896 
RCDWRc_limit = 123 
WTRc_limit = 1208 
RTWc_limit = 2127 
CCDLc_limit = 23261 
rwq = 0 
CCDLc_limit_alone = 23065 
WTRc_limit_alone = 1152 
RTWc_limit_alone = 1987 

Commands details: 
total_CMD = 6546031 
n_nop = 6433710 
Read = 43246 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 37581 
n_pre = 37565 
n_ref = 3544670595274797939 
n_req = 43263 
total_req = 43314 

Dual Bus Interface Util: 
issued_total_row = 75146 
issued_total_col = 43314 
Row_Bus_Util =  0.011480 
CoL_Bus_Util = 0.006617 
Either_Row_CoL_Bus_Util = 0.017159 
Issued_on_Two_Bus_Simul_Util = 0.000938 
issued_two_Eff = 0.054656 
queue_avg = 0.316429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316429
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6437918 n_act=35696 n_pre=35680 n_ref_event=3544670595274797939 n_req=40956 n_rd=40943 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02505
n_activity=1019436 dram_eff=0.1609
bk0: 2530a 6407584i bk1: 2578a 6403745i bk2: 2525a 6405873i bk3: 2566a 6407733i bk4: 2622a 6402465i bk5: 2607a 6405544i bk6: 2596a 6401286i bk7: 2627a 6397750i bk8: 2569a 6397401i bk9: 2553a 6397249i bk10: 2678a 6393339i bk11: 2572a 6399768i bk12: 2580a 6396643i bk13: 2454a 6404620i bk14: 2453a 6407188i bk15: 2433a 6406597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128724
Row_Buffer_Locality_read = 0.128764
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.689198
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.079665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025050 
total_CMD = 6546031 
util_bw = 163980 
Wasted_Col = 514234 
Wasted_Row = 198826 
Idle = 5668991 

BW Util Bottlenecks: 
RCDc_limit = 702513 
RCDWRc_limit = 129 
WTRc_limit = 848 
RTWc_limit = 704 
CCDLc_limit = 19227 
rwq = 0 
CCDLc_limit_alone = 19132 
WTRc_limit_alone = 790 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 6546031 
n_nop = 6437918 
Read = 40943 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 35696 
n_pre = 35680 
n_ref = 3544670595274797939 
n_req = 40956 
total_req = 40995 

Dual Bus Interface Util: 
issued_total_row = 71376 
issued_total_col = 40995 
Row_Bus_Util =  0.010904 
CoL_Bus_Util = 0.006263 
Either_Row_CoL_Bus_Util = 0.016516 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.039385 
queue_avg = 0.234600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2346
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546031 n_nop=6441763 n_act=34120 n_pre=34104 n_ref_event=3544670595274797939 n_req=39255 n_rd=39245 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02401
n_activity=1030164 dram_eff=0.1525
bk0: 2555a 6407835i bk1: 2482a 6411142i bk2: 2475a 6411224i bk3: 2412a 6414998i bk4: 2572a 6408837i bk5: 2365a 6419881i bk6: 2621a 6400674i bk7: 2338a 6414150i bk8: 2541a 6402155i bk9: 2402a 6408902i bk10: 2525a 6406060i bk11: 2409a 6410877i bk12: 2460a 6406195i bk13: 2295a 6416722i bk14: 2491a 6406747i bk15: 2302a 6419546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131041
Row_Buffer_Locality_read = 0.131074
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.536405
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.088325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024005 
total_CMD = 6546031 
util_bw = 157140 
Wasted_Col = 509837 
Wasted_Row = 210672 
Idle = 5668382 

BW Util Bottlenecks: 
RCDc_limit = 680966 
RCDWRc_limit = 122 
WTRc_limit = 503 
RTWc_limit = 761 
CCDLc_limit = 17211 
rwq = 0 
CCDLc_limit_alone = 17140 
WTRc_limit_alone = 479 
RTWc_limit_alone = 714 

Commands details: 
total_CMD = 6546031 
n_nop = 6441763 
Read = 39245 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 34120 
n_pre = 34104 
n_ref = 3544670595274797939 
n_req = 39255 
total_req = 39285 

Dual Bus Interface Util: 
issued_total_row = 68224 
issued_total_col = 39285 
Row_Bus_Util =  0.010422 
CoL_Bus_Util = 0.006001 
Either_Row_CoL_Bus_Util = 0.015928 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.031083 
queue_avg = 0.224423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224423

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188353, Miss = 20081, Miss_rate = 0.107, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 189400, Miss = 19423, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 196014, Miss = 20850, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 188626, Miss = 21179, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 189118, Miss = 20571, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 59
L2_cache_bank[5]: Access = 189766, Miss = 20359, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 257
L2_cache_bank[6]: Access = 191858, Miss = 20237, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 193071, Miss = 20515, Miss_rate = 0.106, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 191799, Miss = 21574, Miss_rate = 0.112, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 193870, Miss = 20972, Miss_rate = 0.108, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 190487, Miss = 19791, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 187396, Miss = 19623, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 186999, Miss = 23183, Miss_rate = 0.124, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 191194, Miss = 22521, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 191807, Miss = 20183, Miss_rate = 0.105, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 187766, Miss = 19369, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 191310, Miss = 21775, Miss_rate = 0.114, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[17]: Access = 191563, Miss = 20743, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 190368, Miss = 20808, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 191359, Miss = 22446, Miss_rate = 0.117, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 190202, Miss = 20553, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 188259, Miss = 20392, Miss_rate = 0.108, Pending_hits = 3, Reservation_fails = 21
L2_cache_bank[22]: Access = 189192, Miss = 20242, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 186861, Miss = 19005, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4566638
L2_total_cache_misses = 496395
L2_total_cache_miss_rate = 0.1087
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 337
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4052825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4549347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17291
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 337
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4566638
icnt_total_pkts_simt_to_mem=4566638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4566638
Req_Network_cycles = 2552590
Req_Network_injected_packets_per_cycle =       1.7890 
Req_Network_conflicts_per_cycle =       1.3502
Req_Network_conflicts_per_cycle_util =       8.1414
Req_Bank_Level_Parallism =      10.7877
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.2409
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1153

Reply_Network_injected_packets_num = 4566638
Reply_Network_cycles = 2552590
Reply_Network_injected_packets_per_cycle =        1.7890
Reply_Network_conflicts_per_cycle =        0.7929
Reply_Network_conflicts_per_cycle_util =       4.7853
Reply_Bank_Level_Parallism =      10.7975
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0596
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 58 min, 33 sec (7113 sec)
gpgpu_simulation_rate = 5755 (inst/sec)
gpgpu_simulation_rate = 358 (cycle/sec)
gpgpu_silicon_slowdown = 3812849x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcb7013dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb7013d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f1cc5304a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6316
gpu_sim_insn = 407681
gpu_ipc =      64.5473
gpu_tot_sim_cycle = 2558906
gpu_tot_sim_insn = 41347026
gpu_tot_ipc =      16.1581
gpu_tot_issued_cta = 360
gpu_occupancy = 66.0722% 
gpu_tot_occupancy = 39.9841% 
max_total_param_size = 0
gpu_stall_dramfull = 39516
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8360
partiton_level_parallism_total  =       1.7867
partiton_level_parallism_util =       8.3677
partiton_level_parallism_util_total  =      10.7876
L2_BW  =      36.5153 GB/Sec
L2_BW_total  =      78.0417 GB/Sec
gpu_total_sim_rate=5799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 274911, Miss = 163253, Miss_rate = 0.594, Pending_hits = 4823, Reservation_fails = 288809
	L1D_cache_core[1]: Access = 242923, Miss = 148552, Miss_rate = 0.612, Pending_hits = 4773, Reservation_fails = 256055
	L1D_cache_core[2]: Access = 243667, Miss = 146825, Miss_rate = 0.603, Pending_hits = 4853, Reservation_fails = 246583
	L1D_cache_core[3]: Access = 269171, Miss = 160642, Miss_rate = 0.597, Pending_hits = 5153, Reservation_fails = 276003
	L1D_cache_core[4]: Access = 245170, Miss = 148406, Miss_rate = 0.605, Pending_hits = 5083, Reservation_fails = 242946
	L1D_cache_core[5]: Access = 254878, Miss = 154125, Miss_rate = 0.605, Pending_hits = 5132, Reservation_fails = 282173
	L1D_cache_core[6]: Access = 254194, Miss = 154256, Miss_rate = 0.607, Pending_hits = 5238, Reservation_fails = 264898
	L1D_cache_core[7]: Access = 247060, Miss = 146254, Miss_rate = 0.592, Pending_hits = 4812, Reservation_fails = 244886
	L1D_cache_core[8]: Access = 263929, Miss = 158609, Miss_rate = 0.601, Pending_hits = 5200, Reservation_fails = 283558
	L1D_cache_core[9]: Access = 236088, Miss = 140953, Miss_rate = 0.597, Pending_hits = 4896, Reservation_fails = 250467
	L1D_cache_core[10]: Access = 264703, Miss = 152582, Miss_rate = 0.576, Pending_hits = 5074, Reservation_fails = 257226
	L1D_cache_core[11]: Access = 268734, Miss = 162216, Miss_rate = 0.604, Pending_hits = 5476, Reservation_fails = 296045
	L1D_cache_core[12]: Access = 252480, Miss = 148381, Miss_rate = 0.588, Pending_hits = 4871, Reservation_fails = 261289
	L1D_cache_core[13]: Access = 245835, Miss = 148885, Miss_rate = 0.606, Pending_hits = 5050, Reservation_fails = 277087
	L1D_cache_core[14]: Access = 268992, Miss = 162886, Miss_rate = 0.606, Pending_hits = 5547, Reservation_fails = 303810
	L1D_cache_core[15]: Access = 253459, Miss = 148747, Miss_rate = 0.587, Pending_hits = 4955, Reservation_fails = 263603
	L1D_cache_core[16]: Access = 263082, Miss = 154469, Miss_rate = 0.587, Pending_hits = 5252, Reservation_fails = 282560
	L1D_cache_core[17]: Access = 254149, Miss = 150247, Miss_rate = 0.591, Pending_hits = 4921, Reservation_fails = 272381
	L1D_cache_core[18]: Access = 275122, Miss = 165998, Miss_rate = 0.603, Pending_hits = 5463, Reservation_fails = 318405
	L1D_cache_core[19]: Access = 266285, Miss = 159008, Miss_rate = 0.597, Pending_hits = 5269, Reservation_fails = 300045
	L1D_cache_core[20]: Access = 255809, Miss = 152722, Miss_rate = 0.597, Pending_hits = 5073, Reservation_fails = 276772
	L1D_cache_core[21]: Access = 246623, Miss = 146568, Miss_rate = 0.594, Pending_hits = 5155, Reservation_fails = 274027
	L1D_cache_core[22]: Access = 259353, Miss = 153626, Miss_rate = 0.592, Pending_hits = 5283, Reservation_fails = 279126
	L1D_cache_core[23]: Access = 240921, Miss = 142606, Miss_rate = 0.592, Pending_hits = 4945, Reservation_fails = 273696
	L1D_cache_core[24]: Access = 249907, Miss = 145940, Miss_rate = 0.584, Pending_hits = 4951, Reservation_fails = 262601
	L1D_cache_core[25]: Access = 258127, Miss = 151199, Miss_rate = 0.586, Pending_hits = 4987, Reservation_fails = 264885
	L1D_cache_core[26]: Access = 269666, Miss = 155644, Miss_rate = 0.577, Pending_hits = 5135, Reservation_fails = 291193
	L1D_cache_core[27]: Access = 272099, Miss = 156777, Miss_rate = 0.576, Pending_hits = 4957, Reservation_fails = 291270
	L1D_cache_core[28]: Access = 271545, Miss = 153644, Miss_rate = 0.566, Pending_hits = 5032, Reservation_fails = 266356
	L1D_cache_core[29]: Access = 208225, Miss = 118621, Miss_rate = 0.570, Pending_hits = 4262, Reservation_fails = 154512
	L1D_total_cache_accesses = 7677107
	L1D_total_cache_misses = 4552641
	L1D_total_cache_miss_rate = 0.5930
	L1D_total_cache_pending_hits = 151621
	L1D_total_cache_reservation_fails = 8103267
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2953568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 151621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3627955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8102874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 924616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 151621
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7657760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19347

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 417345
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7685529
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 393
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6489, 14305, 6813, 10152, 4394, 9324, 19052, 3482, 8816, 7831, 17504, 8855, 9678, 6554, 12156, 10138, 12976, 5978, 29714, 7906, 10906, 6087, 6256, 7320, 
gpgpu_n_tot_thrd_icount = 200269536
gpgpu_n_tot_w_icount = 6258423
gpgpu_n_stall_shd_mem = 4393666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4552571
gpgpu_n_mem_write_global = 19347
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9172354
gpgpu_n_store_insn = 93014
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4192357
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201309
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123017	W0_Idle:24765234	W0_Scoreboard:61405678	W1:2018128	W2:769277	W3:503364	W4:374404	W5:296705	W6:226741	W7:194321	W8:167697	W9:138086	W10:116268	W11:106115	W12:90845	W13:93088	W14:87491	W15:73217	W16:76582	W17:72681	W18:66546	W19:60945	W20:63787	W21:63513	W22:63482	W23:59520	W24:59200	W25:55449	W26:55401	W27:55750	W28:52804	W29:44939	W30:40370	W31:27253	W32:84454
single_issue_nums: WS0:1624142	WS1:1548646	WS2:1555697	WS3:1529938	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36420568 {8:4552571,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773880 {40:19347,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 182102840 {40:4552571,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154776 {8:19347,}
maxmflatency = 3198 
max_icnt2mem_latency = 1633 
maxmrqlatency = 2129 
max_icnt2sh_latency = 77 
averagemflatency = 441 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:384676 	5591 	10956 	23637 	24934 	13904 	10891 	12949 	8581 	355 	35 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	768026 	2566321 	1216413 	18718 	2440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1012298 	266951 	1140335 	2125188 	26806 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2346449 	1473382 	640309 	106657 	4991 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1094 	1332 	112 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         5        13        12         5         8         8         6 
dram[1]:        64        64        64        64        64        64        48        50         5         6        12        12         5         6         7         7 
dram[2]:        64        64        64        64        64        64        50        48         4         7        12        12         7         5         5         5 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         7         8         8         7 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         6         8         6         7 
dram[5]:        64        64        64        64        64        64        48        49         5         6        12        12         7         5         4         5 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         5         6 
dram[7]:        64        64        64        64        64        64        49        47         8         5        12        12         5         8         8         8 
dram[8]:        64        64        64        64        64        64        44        44         6         8        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         5         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8        12        16         5         6         5         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84013     85178     48802     49553    155118    164166     93389    100055     72987     74204    105021    107336    101521    100051     60916     17811 
dram[1]:     86680     89365     48960     51614    165993    194695    106122    122039     74610     16441    106187    108663    102610    103099     19727     19961 
dram[2]:    151031    147304     62415     58632    193257    193615    127734    130311     19236     20508    112088    177622    106436    104811     95633     95836 
dram[3]:    174537    171015     57284     67646    192564    191934    138805    143035     22638     22241    175389    175998    103958    101319     94819    103206 
dram[4]:    168512    165221     67850     61796    193319    193691    146770    151547     31716     45776    175754    174943     99493    139670     93602     93806 
dram[5]:    162947    161282     65463     68988    194258     33394    161099    166031     44265     42968    174335    174848    136632    149901     94414     95227 
dram[6]:    159826    161172    130088     31463     32580     75968    171369    177703     57226     24064    173332    172924    159831    158516     95227     43940 
dram[7]:    162795    163401     36454     54997     78798     82443    183225    188600     31491     32311    173530    175355    157512    184220     66616     65893 
dram[8]:     79221    117795     66265     70180     85870    120522    194085    200236     35360     25403    178401    179011    212800    212665     20039     21794 
dram[9]:    111386    109093    130464    126481     99898    103753    227626     48262     36624     42157    180229    182663    212979    213219     21153     20093 
dram[10]:     74204     74724     38275     63684    145744    151366     70147     76918     38999     49504    185302    110064    170402    168402     64895     64347 
dram[11]:     79095     80607     60662     55675    150031    151496     82361     87818     30564     76961    107724    107666     94242     97773     63302     61503 
average row accesses per activate:
dram[0]:  1.180788  1.167226  1.170027  1.172792  1.197685  1.194724  1.144986  1.155894  1.108216  1.125115  1.143761  1.131935  1.108974  1.125058  1.120574  1.091682 
dram[1]:  1.161491  1.158489  1.157534  1.176312  1.183729  1.167175  1.154043  1.177079  1.128978  1.122559  1.128962  1.148431  1.144673  1.131773  1.132735  1.118744 
dram[2]:  1.160987  1.160998  1.174515  1.175626  1.187783  1.186954  1.182475  1.156320  1.097152  1.101879  1.111491  1.135321  1.113879  1.129853  1.142989  1.126321 
dram[3]:  1.174032  1.180651  1.201336  1.195338  1.211127  1.193358  1.164444  1.176788  1.106438  1.088814  1.130107  1.116289  1.113494  1.135487  1.125834  1.137610 
dram[4]:  1.198163  1.212924  1.175107  1.179362  1.186157  1.202782  1.165240  1.183372  1.109691  1.097389  1.126050  1.124841  1.134409  1.129797  1.128798  1.104167 
dram[5]:  1.185096  1.168015  1.173789  1.195791  1.201878  1.180907  1.164107  1.172447  1.106826  1.106128  1.128784  1.125285  1.122403  1.114480  1.114739  1.136189 
dram[6]:  1.154066  1.159819  1.185170  1.183291  1.170146  1.184285  1.179061  1.168530  1.130952  1.112089  1.131986  1.152365  1.141006  1.122433  1.148710  1.134967 
dram[7]:  1.171163  1.160410  1.180036  1.189479  1.186284  1.174308  1.154231  1.170960  1.106067  1.118194  1.132202  1.126688  1.110910  1.112360  1.124357  1.137571 
dram[8]:  1.190132  1.178492  1.163849  1.167560  1.165117  1.177456  1.190153  1.166667  1.110392  1.138284  1.153878  1.141997  1.137255  1.101607  1.135421  1.111060 
dram[9]:  1.190561  1.193347  1.196106  1.149769  1.171441  1.182485  1.160444  1.157531  1.116861  1.117038  1.149716  1.153877  1.114020  1.118091  1.136870  1.121593 
dram[10]:  1.187236  1.177007  1.156665  1.170620  1.171059  1.204157  1.161002  1.171722  1.122324  1.116798  1.146404  1.139061  1.104994  1.107304  1.121060  1.114822 
dram[11]:  1.162727  1.176303  1.171875  1.157945  1.198509  1.189638  1.166963  1.144395  1.139462  1.115653  1.130260  1.128337  1.115280  1.129048  1.146734  1.145844 
average row locality = 496514/431809 = 1.149846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2604      2436      2553      2457      2587      2491      2535      2432      2509      2437      2530      2428      2421      2434      2342      2309 
dram[1]:      2616      2665      2535      2622      2590      2681      2712      2732      2661      2702      2600      2708      2610      2610      2523      2457 
dram[2]:      2585      2557      2544      2537      2625      2584      2618      2589      2620      2639      2602      2475      2502      2528      2477      2449 
dram[3]:      2575      2571      2518      2564      2547      2623      2620      2616      2578      2599      2545      2563      2492      2530      2362      2446 
dram[4]:      2736      2605      2738      2663      2759      2681      2722      2562      2691      2648      2546      2649      2740      2619      2635      2544 
dram[5]:      2463      2454      2472      2443      2560      2474      2426      2468      2497      2491      2498      2470      2485      2463      2390      2360 
dram[6]:      2822      2819      2957      2776      2971      2924      2838      2822      2945      2907      2856      2753      2992      2787      2800      2729 
dram[7]:      2518      2380      2648      2442      2560      2459      2537      2500      2534      2403      2535      2419      2448      2372      2402      2397 
dram[8]:      2793      2640      2685      2613      2632      2601      2804      2611      2746      2667      2812      2654      2725      2536      2571      2421 
dram[9]:      2674      2862      2580      2733      2658      2903      2611      2851      2590      2911      2634      2842      2510      2666      2547      2674 
dram[10]:      2530      2578      2525      2566      2622      2607      2596      2627      2569      2553      2678      2572      2585      2454      2453      2433 
dram[11]:      2555      2482      2475      2412      2572      2365      2621      2338      2541      2402      2525      2409      2464      2299      2491      2302 
total dram reads = 496371
bank skew: 2992/2299 = 1.30
chip skew: 45698/39253 = 1.16
number of total write accesses:
dram[0]:         8         0         0         0         0         0         0         0         0         0         0         0         4        16         0         4 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4        11         8 
dram[2]:        16        10         0         0         0         0         0         0         0         0         0         0         8        16         4        12 
dram[3]:         8        16         0         0         0         0         0         0         0         0         0         0         0         4         0         4 
dram[4]:        12        14         0         0         0         0         0         0         0         0         0         0        12         4        12         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4 
dram[6]:         8        15         0         0         0         0         0         0         0         0         0         0         8         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        20        16        12         4 
dram[8]:        19         4         0         0         0         0         0         0         0         0         0         0         4         4        12         0 
dram[9]:         0        32         0         0         0         0         0         0         0         0         0         0         4        16        12         4 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        16         8         4        16 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        12         8         8         0 
total dram writes = 556
min_bank_accesses = 0!
chip skew: 68/9 = 7.56
average mf latency per bank:
dram[0]:       4213      4403      2197      2390      2163      2304      2362      2393      2339      2558      2402      2556      6730      6483     11364     11564
dram[1]:       4355      4088      2404      2361      2326      2187      2095      2146      2415      2350      2427      2271      6737      6341     10581     10326
dram[2]:       4088      4381      2372      2330      2274      2305      2335      2283      2390      2142      2322      2487      6878      6468     10398     10853
dram[3]:       4239      4292      2393      2448      2278      2140      2330      2378      2288      2375      2336      2368      6632      6630     11467     10985
dram[4]:       4170      4146      2391      2425      2138      2116      2240      2368      2245      2290      2421      2393      5873      6327     10142     10907
dram[5]:       4502      4240      2396      2380      2223      2401      2452      2263      2452      2442      2421      2392      6725      6735     11100     11205
dram[6]:       3405      3474      2114      2191      2091      2219      1943      2071      2161      2261      2137      2324      5627      6152      9545      9945
dram[7]:       4224      4422      2252      2329      2431      2377      2339      2274      2584      2539      2521      2449      6843      7025     10822     10596
dram[8]:       3654      3899      2101      2280      2251      2320      2156      2502      2127      2387      2205      2387      6555      6813     10538     10934
dram[9]:       3879      3597      2313      2045      2298      2108      2396      2108      2534      2263      2347      2265      6884      6686      9870      9678
dram[10]:       4054      4095      2158      2083      2270      2205      2242      2172      2553      2550      2432      2444      6733      6799     10494     10528
dram[11]:       3852      4005      2170      2266      2318      2416      2304      2500      2631      2583      2490      2450      6996      7169     10416     11254
maximum mf latency per bank:
dram[0]:       2480      2108      2512      2422      2502      2659      2368      2149      2623      2390      2278      2295      2700      2763      2282      2473
dram[1]:       2431      2503      2224      2412      2507      2689      2696      2627      2508      2305      2666      2637      2609      2414      2451      2396
dram[2]:       2591      2492      2732      2210      2758      2551      2866      2610      3154      2652      2899      2613      2603      2603      2740      2591
dram[3]:       2507      2508      2467      2536      2643      2793      2906      2729      2413      2968      2737      2806      2420      2690      2503      2423
dram[4]:       3188      2721      2572      2728      2440      2882      2342      2903      2728      3014      3007      2847      2561      2713      2516      2698
dram[5]:       2659      2413      2427      2399      2815      2695      2776      2339      2592      2765      2380      2609      2554      2651      2451      2733
dram[6]:       2503      2749      2355      2615      2717      3198      2749      3094      2670      2888      2777      2889      2786      3096      2915      2688
dram[7]:       2015      2286      2060      2001      2322      2543      2054      2642      2325      2764      2410      2543      2371      2422      2391      2405
dram[8]:       2634      2665      2426      2448      2634      2693      2682      2728      2883      2869      2686      2380      2777      2565      2885      2208
dram[9]:       2255      2566      2239      2305      2248      2565      2224      2681      2516      2347      2404      2748      2701      2397      2507      2515
dram[10]:       2503      2459      2198      2250      2470      2731      2469      2512      2721      2386      2437      2393      2291      2491      2148      2585
dram[11]:       2364      2238      2504      2030      2512      2334      2608      2424      2976      2263      2631      2205      2509      2363      2596      2112

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6457163 n_act=34488 n_pre=34472 n_ref_event=4572360550251980812 n_req=39513 n_rd=39505 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0241
n_activity=1029755 dram_eff=0.1536
bk0: 2604a 6420035i bk1: 2436a 6428155i bk2: 2553a 6423407i bk3: 2457a 6425398i bk4: 2587a 6421653i bk5: 2491a 6428885i bk6: 2535a 6420893i bk7: 2432a 6425377i bk8: 2509a 6418562i bk9: 2437a 6423820i bk10: 2530a 6420716i bk11: 2428a 6424906i bk12: 2421a 6422952i bk13: 2434a 6425838i bk14: 2342a 6430278i bk15: 2309a 6427564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127426
Row_Buffer_Locality_read = 0.127452
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.567165
Bank_Level_Parallism_Col = 1.529254
Bank_Level_Parallism_Ready = 1.078105
write_to_read_ratio_blp_rw_average = 0.001071
GrpLevelPara = 1.319716 

BW Util details:
bwutil = 0.024100 
total_CMD = 6562226 
util_bw = 158148 
Wasted_Col = 512709 
Wasted_Row = 210713 
Idle = 5680656 

BW Util Bottlenecks: 
RCDc_limit = 687668 
RCDWRc_limit = 86 
WTRc_limit = 285 
RTWc_limit = 858 
CCDLc_limit = 17910 
rwq = 0 
CCDLc_limit_alone = 17839 
WTRc_limit_alone = 275 
RTWc_limit_alone = 797 

Commands details: 
total_CMD = 6562226 
n_nop = 6457163 
Read = 39505 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 34488 
n_pre = 34472 
n_ref = 4572360550251980812 
n_req = 39513 
total_req = 39537 

Dual Bus Interface Util: 
issued_total_row = 68960 
issued_total_col = 39537 
Row_Bus_Util =  0.010509 
CoL_Bus_Util = 0.006025 
Either_Row_CoL_Bus_Util = 0.016010 
Issued_on_Two_Bus_Simul_Util = 0.000523 
issued_two_Eff = 0.032685 
queue_avg = 0.231384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6451424 n_act=36586 n_pre=36570 n_ref_event=3908412411465448049 n_req=42036 n_rd=42024 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02564
n_activity=1036944 dram_eff=0.1623
bk0: 2616a 6416232i bk1: 2665a 6409203i bk2: 2535a 6416753i bk3: 2622a 6413339i bk4: 2590a 6419295i bk5: 2681a 6407344i bk6: 2712a 6403851i bk7: 2732a 6404008i bk8: 2661a 6405960i bk9: 2702a 6400922i bk10: 2600a 6409433i bk11: 2708a 6403528i bk12: 2610a 6410444i bk13: 2610a 6408075i bk14: 2523a 6415582i bk15: 2457a 6418107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129960
Row_Buffer_Locality_read = 0.129997
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.807530
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.079051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025643 
total_CMD = 6562226 
util_bw = 168276 
Wasted_Col = 518749 
Wasted_Row = 201590 
Idle = 5673611 

BW Util Bottlenecks: 
RCDc_limit = 713588 
RCDWRc_limit = 80 
WTRc_limit = 1081 
RTWc_limit = 388 
CCDLc_limit = 20525 
rwq = 0 
CCDLc_limit_alone = 20443 
WTRc_limit_alone = 1011 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 6562226 
n_nop = 6451424 
Read = 42024 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 36586 
n_pre = 36570 
n_ref = 3908412411465448049 
n_req = 42036 
total_req = 42069 

Dual Bus Interface Util: 
issued_total_row = 73156 
issued_total_col = 42069 
Row_Bus_Util =  0.011148 
CoL_Bus_Util = 0.006411 
Either_Row_CoL_Bus_Util = 0.016885 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.039918 
queue_avg = 0.261295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6454078 n_act=35749 n_pre=35733 n_ref_event=3908412411465448049 n_req=40948 n_rd=40931 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02499
n_activity=1029053 dram_eff=0.1594
bk0: 2585a 6415738i bk1: 2557a 6418644i bk2: 2544a 6419430i bk3: 2537a 6419821i bk4: 2625a 6415724i bk5: 2584a 6420569i bk6: 2618a 6416958i bk7: 2589a 6414780i bk8: 2620a 6407716i bk9: 2639a 6407588i bk10: 2602a 6410728i bk11: 2475a 6418970i bk12: 2502a 6414200i bk13: 2528a 6415758i bk14: 2477a 6419836i bk15: 2449a 6418765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127259
Row_Buffer_Locality_read = 0.127312
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.718354
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024990 
total_CMD = 6562226 
util_bw = 163988 
Wasted_Col = 516695 
Wasted_Row = 201769 
Idle = 5679774 

BW Util Bottlenecks: 
RCDc_limit = 702958 
RCDWRc_limit = 154 
WTRc_limit = 1260 
RTWc_limit = 510 
CCDLc_limit = 19516 
rwq = 0 
CCDLc_limit_alone = 19432 
WTRc_limit_alone = 1204 
RTWc_limit_alone = 482 

Commands details: 
total_CMD = 6562226 
n_nop = 6454078 
Read = 40931 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 35749 
n_pre = 35733 
n_ref = 3908412411465448049 
n_req = 40948 
total_req = 40997 

Dual Bus Interface Util: 
issued_total_row = 71482 
issued_total_col = 40997 
Row_Bus_Util =  0.010893 
CoL_Bus_Util = 0.006247 
Either_Row_CoL_Bus_Util = 0.016480 
Issued_on_Two_Bus_Simul_Util = 0.000660 
issued_two_Eff = 0.040047 
queue_avg = 0.248447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248447
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6455007 n_act=35384 n_pre=35368 n_ref_event=2891422515659624736 n_req=40757 n_rd=40749 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02486
n_activity=1030521 dram_eff=0.1583
bk0: 2575a 6418689i bk1: 2571a 6416938i bk2: 2518a 6423884i bk3: 2564a 6419206i bk4: 2547a 6423077i bk5: 2623a 6416472i bk6: 2620a 6411111i bk7: 2616a 6413456i bk8: 2578a 6412400i bk9: 2599a 6406514i bk10: 2545a 6414900i bk11: 2563a 6411926i bk12: 2492a 6417051i bk13: 2530a 6416643i bk14: 2362a 6427509i bk15: 2446a 6421991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132125
Row_Buffer_Locality_read = 0.132150
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.712299
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024858 
total_CMD = 6562226 
util_bw = 163124 
Wasted_Col = 511533 
Wasted_Row = 204291 
Idle = 5683278 

BW Util Bottlenecks: 
RCDc_limit = 695620 
RCDWRc_limit = 71 
WTRc_limit = 775 
RTWc_limit = 192 
CCDLc_limit = 19036 
rwq = 0 
CCDLc_limit_alone = 19006 
WTRc_limit_alone = 755 
RTWc_limit_alone = 182 

Commands details: 
total_CMD = 6562226 
n_nop = 6455007 
Read = 40749 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 35384 
n_pre = 35368 
n_ref = 2891422515659624736 
n_req = 40757 
total_req = 40781 

Dual Bus Interface Util: 
issued_total_row = 70752 
issued_total_col = 40781 
Row_Bus_Util =  0.010782 
CoL_Bus_Util = 0.006215 
Either_Row_CoL_Bus_Util = 0.016339 
Issued_on_Two_Bus_Simul_Util = 0.000657 
issued_two_Eff = 0.040235 
queue_avg = 0.249407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6450520 n_act=36924 n_pre=36908 n_ref_event=2891422515659624736 n_req=42552 n_rd=42538 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02596
n_activity=1027119 dram_eff=0.1659
bk0: 2736a 6406416i bk1: 2605a 6417781i bk2: 2738a 6405014i bk3: 2663a 6410868i bk4: 2759a 6407652i bk5: 2681a 6414314i bk6: 2722a 6405195i bk7: 2562a 6417897i bk8: 2691a 6403141i bk9: 2648a 6403180i bk10: 2546a 6413627i bk11: 2649a 6405917i bk12: 2740a 6400989i bk13: 2619a 6410073i bk14: 2635a 6408231i bk15: 2544a 6409453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132520
Row_Buffer_Locality_read = 0.132540
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.859463
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083599
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025962 
total_CMD = 6562226 
util_bw = 170368 
Wasted_Col = 517399 
Wasted_Row = 192660 
Idle = 5681799 

BW Util Bottlenecks: 
RCDc_limit = 717050 
RCDWRc_limit = 107 
WTRc_limit = 1121 
RTWc_limit = 1494 
CCDLc_limit = 20964 
rwq = 0 
CCDLc_limit_alone = 20847 
WTRc_limit_alone = 1059 
RTWc_limit_alone = 1439 

Commands details: 
total_CMD = 6562226 
n_nop = 6450520 
Read = 42538 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 36924 
n_pre = 36908 
n_ref = 2891422515659624736 
n_req = 42552 
total_req = 42592 

Dual Bus Interface Util: 
issued_total_row = 73832 
issued_total_col = 42592 
Row_Bus_Util =  0.011251 
CoL_Bus_Util = 0.006490 
Either_Row_CoL_Bus_Util = 0.017023 
Issued_on_Two_Bus_Simul_Util = 0.000719 
issued_two_Eff = 0.042236 
queue_avg = 0.266944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6457905 n_act=34319 n_pre=34303 n_ref_event=2891422515659624736 n_req=39417 n_rd=39414 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02403
n_activity=1034208 dram_eff=0.1525
bk0: 2463a 6427779i bk1: 2454a 6426393i bk2: 2472a 6423024i bk3: 2443a 6429468i bk4: 2560a 6422091i bk5: 2474a 6424725i bk6: 2426a 6426029i bk7: 2468a 6427427i bk8: 2497a 6417159i bk9: 2491a 6418172i bk10: 2498a 6419734i bk11: 2470a 6420623i bk12: 2485a 6418129i bk13: 2463a 6417367i bk14: 2390a 6421740i bk15: 2360a 6426123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129665
Row_Buffer_Locality_read = 0.129675
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.611630
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080914
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024030 
total_CMD = 6562226 
util_bw = 157692 
Wasted_Col = 507447 
Wasted_Row = 211199 
Idle = 5685888 

BW Util Bottlenecks: 
RCDc_limit = 681367 
RCDWRc_limit = 30 
WTRc_limit = 200 
RTWc_limit = 84 
CCDLc_limit = 17706 
rwq = 0 
CCDLc_limit_alone = 17696 
WTRc_limit_alone = 190 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 6562226 
n_nop = 6457905 
Read = 39414 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34319 
n_pre = 34303 
n_ref = 2891422515659624736 
n_req = 39417 
total_req = 39423 

Dual Bus Interface Util: 
issued_total_row = 68622 
issued_total_col = 39423 
Row_Bus_Util =  0.010457 
CoL_Bus_Util = 0.006008 
Either_Row_CoL_Bus_Util = 0.015897 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.035698 
queue_avg = 0.245854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245854
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6444502 n_act=39650 n_pre=39634 n_ref_event=2891422515659624736 n_req=45714 n_rd=45698 n_rd_L2_A=0 n_write=0 n_wr_bk=63 bw_util=0.02789
n_activity=1032606 dram_eff=0.1773
bk0: 2822a 6392740i bk1: 2819a 6389816i bk2: 2957a 6377835i bk3: 2776a 6396248i bk4: 2971a 6377006i bk5: 2924a 6380243i bk6: 2838a 6389909i bk7: 2822a 6387384i bk8: 2945a 6373750i bk9: 2907a 6372639i bk10: 2856a 6378346i bk11: 2753a 6389903i bk12: 2992a 6368683i bk13: 2787a 6381446i bk14: 2800a 6380570i bk15: 2729a 6388280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132913
Row_Buffer_Locality_read = 0.132938
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 3.317776
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.079933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027894 
total_CMD = 6562226 
util_bw = 183044 
Wasted_Col = 520611 
Wasted_Row = 182941 
Idle = 5675630 

BW Util Bottlenecks: 
RCDc_limit = 746238 
RCDWRc_limit = 127 
WTRc_limit = 1642 
RTWc_limit = 2937 
CCDLc_limit = 25921 
rwq = 0 
CCDLc_limit_alone = 25639 
WTRc_limit_alone = 1564 
RTWc_limit_alone = 2733 

Commands details: 
total_CMD = 6562226 
n_nop = 6444502 
Read = 45698 
Write = 0 
L2_Alloc = 0 
L2_WB = 63 
n_act = 39650 
n_pre = 39634 
n_ref = 2891422515659624736 
n_req = 45714 
total_req = 45761 

Dual Bus Interface Util: 
issued_total_row = 79284 
issued_total_col = 45761 
Row_Bus_Util =  0.012082 
CoL_Bus_Util = 0.006973 
Either_Row_CoL_Bus_Util = 0.017940 
Issued_on_Two_Bus_Simul_Util = 0.001116 
issued_two_Eff = 0.062188 
queue_avg = 0.364860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36486
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6457496 n_act=34512 n_pre=34496 n_ref_event=2891422515659624736 n_req=39568 n_rd=39554 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02414
n_activity=1020679 dram_eff=0.1552
bk0: 2518a 6424795i bk1: 2380a 6431407i bk2: 2648a 6416843i bk3: 2442a 6431250i bk4: 2560a 6421337i bk5: 2459a 6426633i bk6: 2537a 6420955i bk7: 2500a 6423796i bk8: 2534a 6416187i bk9: 2403a 6424725i bk10: 2535a 6419448i bk11: 2419a 6425313i bk12: 2448a 6420826i bk13: 2372a 6425755i bk14: 2402a 6425926i bk15: 2397a 6426667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128058
Row_Buffer_Locality_read = 0.128078
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.602547
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.089592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024142 
total_CMD = 6562226 
util_bw = 158424 
Wasted_Col = 508397 
Wasted_Row = 205397 
Idle = 5690008 

BW Util Bottlenecks: 
RCDc_limit = 685422 
RCDWRc_limit = 142 
WTRc_limit = 691 
RTWc_limit = 300 
CCDLc_limit = 18262 
rwq = 0 
CCDLc_limit_alone = 18231 
WTRc_limit_alone = 676 
RTWc_limit_alone = 284 

Commands details: 
total_CMD = 6562226 
n_nop = 6457496 
Read = 39554 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 34512 
n_pre = 34496 
n_ref = 2891422515659624736 
n_req = 39568 
total_req = 39606 

Dual Bus Interface Util: 
issued_total_row = 69008 
issued_total_col = 39606 
Row_Bus_Util =  0.010516 
CoL_Bus_Util = 0.006035 
Either_Row_CoL_Bus_Util = 0.015960 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.037086 
queue_avg = 0.217566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217566
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6450750 n_act=36935 n_pre=36919 n_ref_event=2891422515659624736 n_req=42522 n_rd=42511 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02594
n_activity=1017524 dram_eff=0.1673
bk0: 2793a 6400196i bk1: 2640a 6413468i bk2: 2685a 6409712i bk3: 2613a 6413173i bk4: 2632a 6411135i bk5: 2601a 6415263i bk6: 2804a 6401017i bk7: 2611a 6410454i bk8: 2746a 6396638i bk9: 2667a 6405904i bk10: 2812a 6398153i bk11: 2654a 6408004i bk12: 2725a 6400885i bk13: 2536a 6412760i bk14: 2571a 6407872i bk15: 2421a 6417494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131697
Row_Buffer_Locality_read = 0.131684
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 2.890095
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025939 
total_CMD = 6562226 
util_bw = 170216 
Wasted_Col = 515865 
Wasted_Row = 190841 
Idle = 5685304 

BW Util Bottlenecks: 
RCDc_limit = 716599 
RCDWRc_limit = 81 
WTRc_limit = 932 
RTWc_limit = 3101 
CCDLc_limit = 21675 
rwq = 0 
CCDLc_limit_alone = 21425 
WTRc_limit_alone = 890 
RTWc_limit_alone = 2893 

Commands details: 
total_CMD = 6562226 
n_nop = 6450750 
Read = 42511 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36935 
n_pre = 36919 
n_ref = 2891422515659624736 
n_req = 42522 
total_req = 42554 

Dual Bus Interface Util: 
issued_total_row = 73854 
issued_total_col = 42554 
Row_Bus_Util =  0.011254 
CoL_Bus_Util = 0.006485 
Either_Row_CoL_Bus_Util = 0.016988 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.044243 
queue_avg = 0.287544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287544
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6449905 n_act=37581 n_pre=37565 n_ref_event=3544670595274797939 n_req=43263 n_rd=43246 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.0264
n_activity=1010530 dram_eff=0.1715
bk0: 2674a 6401153i bk1: 2862a 6388309i bk2: 2580a 6411070i bk3: 2733a 6400075i bk4: 2658a 6402817i bk5: 2903a 6385409i bk6: 2611a 6403722i bk7: 2851a 6384390i bk8: 2590a 6399377i bk9: 2911a 6376427i bk10: 2634a 6399883i bk11: 2842a 6385307i bk12: 2510a 6404379i bk13: 2666a 6392745i bk14: 2547a 6402382i bk15: 2674a 6396387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131567
Row_Buffer_Locality_read = 0.131573
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 3.139783
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.075314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026402 
total_CMD = 6562226 
util_bw = 173256 
Wasted_Col = 510215 
Wasted_Row = 185337 
Idle = 5693418 

BW Util Bottlenecks: 
RCDc_limit = 717896 
RCDWRc_limit = 123 
WTRc_limit = 1208 
RTWc_limit = 2127 
CCDLc_limit = 23261 
rwq = 0 
CCDLc_limit_alone = 23065 
WTRc_limit_alone = 1152 
RTWc_limit_alone = 1987 

Commands details: 
total_CMD = 6562226 
n_nop = 6449905 
Read = 43246 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 37581 
n_pre = 37565 
n_ref = 3544670595274797939 
n_req = 43263 
total_req = 43314 

Dual Bus Interface Util: 
issued_total_row = 75146 
issued_total_col = 43314 
Row_Bus_Util =  0.011451 
CoL_Bus_Util = 0.006601 
Either_Row_CoL_Bus_Util = 0.017116 
Issued_on_Two_Bus_Simul_Util = 0.000936 
issued_two_Eff = 0.054656 
queue_avg = 0.315648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6454106 n_act=35697 n_pre=35681 n_ref_event=3544670595274797939 n_req=40961 n_rd=40948 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02499
n_activity=1019560 dram_eff=0.1609
bk0: 2530a 6423779i bk1: 2578a 6419940i bk2: 2525a 6422068i bk3: 2566a 6423928i bk4: 2622a 6418660i bk5: 2607a 6421739i bk6: 2596a 6417481i bk7: 2627a 6413945i bk8: 2569a 6413596i bk9: 2553a 6413444i bk10: 2678a 6409534i bk11: 2572a 6415964i bk12: 2585a 6412775i bk13: 2454a 6420814i bk14: 2453a 6423382i bk15: 2433a 6422792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128805
Row_Buffer_Locality_read = 0.128846
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.689065
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.079656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024992 
total_CMD = 6562226 
util_bw = 164000 
Wasted_Col = 514264 
Wasted_Row = 198850 
Idle = 5685112 

BW Util Bottlenecks: 
RCDc_limit = 702537 
RCDWRc_limit = 129 
WTRc_limit = 848 
RTWc_limit = 704 
CCDLc_limit = 19233 
rwq = 0 
CCDLc_limit_alone = 19138 
WTRc_limit_alone = 790 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 6562226 
n_nop = 6454106 
Read = 40948 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 35697 
n_pre = 35681 
n_ref = 3544670595274797939 
n_req = 40961 
total_req = 41000 

Dual Bus Interface Util: 
issued_total_row = 71378 
issued_total_col = 41000 
Row_Bus_Util =  0.010877 
CoL_Bus_Util = 0.006248 
Either_Row_CoL_Bus_Util = 0.016476 
Issued_on_Two_Bus_Simul_Util = 0.000649 
issued_two_Eff = 0.039382 
queue_avg = 0.234042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234042
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562226 n_nop=6457946 n_act=34122 n_pre=34106 n_ref_event=3544670595274797939 n_req=39263 n_rd=39253 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02395
n_activity=1030287 dram_eff=0.1526
bk0: 2555a 6424030i bk1: 2482a 6427337i bk2: 2475a 6427419i bk3: 2412a 6431193i bk4: 2572a 6425032i bk5: 2365a 6436076i bk6: 2621a 6416869i bk7: 2338a 6430345i bk8: 2541a 6418350i bk9: 2402a 6425097i bk10: 2525a 6422256i bk11: 2409a 6427073i bk12: 2464a 6422327i bk13: 2299a 6432852i bk14: 2491a 6422940i bk15: 2302a 6435740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131167
Row_Buffer_Locality_read = 0.131200
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.536300
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.088308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023951 
total_CMD = 6562226 
util_bw = 157172 
Wasted_Col = 509873 
Wasted_Row = 210696 
Idle = 5684485 

BW Util Bottlenecks: 
RCDc_limit = 680999 
RCDWRc_limit = 122 
WTRc_limit = 503 
RTWc_limit = 761 
CCDLc_limit = 17223 
rwq = 0 
CCDLc_limit_alone = 17152 
WTRc_limit_alone = 479 
RTWc_limit_alone = 714 

Commands details: 
total_CMD = 6562226 
n_nop = 6457946 
Read = 39253 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 34122 
n_pre = 34106 
n_ref = 3544670595274797939 
n_req = 39263 
total_req = 39293 

Dual Bus Interface Util: 
issued_total_row = 68228 
issued_total_col = 39293 
Row_Bus_Util =  0.010397 
CoL_Bus_Util = 0.005988 
Either_Row_CoL_Bus_Util = 0.015891 
Issued_on_Two_Bus_Simul_Util = 0.000494 
issued_two_Eff = 0.031080 
queue_avg = 0.223907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188579, Miss = 20081, Miss_rate = 0.106, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 189600, Miss = 19424, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 196259, Miss = 20850, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 188845, Miss = 21179, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 189355, Miss = 20573, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 59
L2_cache_bank[5]: Access = 189969, Miss = 20360, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 257
L2_cache_bank[6]: Access = 192067, Miss = 20237, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 193279, Miss = 20515, Miss_rate = 0.106, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 192011, Miss = 21575, Miss_rate = 0.112, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 194078, Miss = 20972, Miss_rate = 0.108, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 190688, Miss = 19791, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 187594, Miss = 19623, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 187201, Miss = 23183, Miss_rate = 0.124, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 191391, Miss = 22521, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 192107, Miss = 20187, Miss_rate = 0.105, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 188021, Miss = 19373, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 191536, Miss = 21775, Miss_rate = 0.114, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[17]: Access = 191791, Miss = 20743, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 190579, Miss = 20808, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 191603, Miss = 22446, Miss_rate = 0.117, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 190417, Miss = 20558, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 188463, Miss = 20392, Miss_rate = 0.108, Pending_hits = 3, Reservation_fails = 21
L2_cache_bank[22]: Access = 189409, Miss = 20246, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 187076, Miss = 19009, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4571918
L2_total_cache_misses = 496421
L2_total_cache_miss_rate = 0.1086
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 337
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4056023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4552571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19347
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 337
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4571918
icnt_total_pkts_simt_to_mem=4571918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4571918
Req_Network_cycles = 2558906
Req_Network_injected_packets_per_cycle =       1.7867 
Req_Network_conflicts_per_cycle =       1.3486
Req_Network_conflicts_per_cycle_util =       8.1400
Req_Bank_Level_Parallism =      10.7841
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.2207
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1151

Reply_Network_injected_packets_num = 4571918
Reply_Network_cycles = 2558906
Reply_Network_injected_packets_per_cycle =        1.7867
Reply_Network_conflicts_per_cycle =        0.7917
Reply_Network_conflicts_per_cycle_util =       4.7826
Reply_Bank_Level_Parallism =      10.7935
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2069
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0596
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 58 min, 49 sec (7129 sec)
gpgpu_simulation_rate = 5799 (inst/sec)
gpgpu_simulation_rate = 358 (cycle/sec)
gpgpu_silicon_slowdown = 3812849x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcb7013ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb7013a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701398..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb701388..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f1cc52ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1038754
gpu_sim_insn = 12861985
gpu_ipc =      12.3821
gpu_tot_sim_cycle = 3597660
gpu_tot_sim_insn = 54209011
gpu_tot_ipc =      15.0679
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9495% 
gpu_tot_occupancy = 40.5845% 
max_total_param_size = 0
gpu_stall_dramfull = 61929
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1959
partiton_level_parallism_total  =       1.9048
partiton_level_parallism_util =      11.3910
partiton_level_parallism_util_total  =      10.9812
L2_BW  =      95.9184 GB/Sec
L2_BW_total  =      83.2033 GB/Sec
gpu_total_sim_rate=5369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 397076, Miss = 244232, Miss_rate = 0.615, Pending_hits = 7403, Reservation_fails = 470974
	L1D_cache_core[1]: Access = 350916, Miss = 222015, Miss_rate = 0.633, Pending_hits = 7484, Reservation_fails = 419756
	L1D_cache_core[2]: Access = 351099, Miss = 219479, Miss_rate = 0.625, Pending_hits = 7323, Reservation_fails = 407908
	L1D_cache_core[3]: Access = 387887, Miss = 240634, Miss_rate = 0.620, Pending_hits = 7939, Reservation_fails = 456921
	L1D_cache_core[4]: Access = 354075, Miss = 221830, Miss_rate = 0.627, Pending_hits = 7804, Reservation_fails = 403138
	L1D_cache_core[5]: Access = 368076, Miss = 230908, Miss_rate = 0.627, Pending_hits = 7901, Reservation_fails = 457884
	L1D_cache_core[6]: Access = 367353, Miss = 230615, Miss_rate = 0.628, Pending_hits = 7781, Reservation_fails = 437410
	L1D_cache_core[7]: Access = 356524, Miss = 219107, Miss_rate = 0.615, Pending_hits = 7269, Reservation_fails = 400617
	L1D_cache_core[8]: Access = 381561, Miss = 238116, Miss_rate = 0.624, Pending_hits = 7903, Reservation_fails = 463723
	L1D_cache_core[9]: Access = 341164, Miss = 211506, Miss_rate = 0.620, Pending_hits = 7318, Reservation_fails = 407497
	L1D_cache_core[10]: Access = 381970, Miss = 228859, Miss_rate = 0.599, Pending_hits = 7794, Reservation_fails = 420811
	L1D_cache_core[11]: Access = 388418, Miss = 243216, Miss_rate = 0.626, Pending_hits = 8208, Reservation_fails = 482362
	L1D_cache_core[12]: Access = 364744, Miss = 222607, Miss_rate = 0.610, Pending_hits = 7446, Reservation_fails = 423347
	L1D_cache_core[13]: Access = 355509, Miss = 223801, Miss_rate = 0.630, Pending_hits = 7716, Reservation_fails = 446345
	L1D_cache_core[14]: Access = 388720, Miss = 245069, Miss_rate = 0.630, Pending_hits = 8773, Reservation_fails = 495690
	L1D_cache_core[15]: Access = 365983, Miss = 223242, Miss_rate = 0.610, Pending_hits = 7417, Reservation_fails = 425336
	L1D_cache_core[16]: Access = 380157, Miss = 232360, Miss_rate = 0.611, Pending_hits = 8158, Reservation_fails = 454888
	L1D_cache_core[17]: Access = 366469, Miss = 225484, Miss_rate = 0.615, Pending_hits = 7374, Reservation_fails = 444682
	L1D_cache_core[18]: Access = 397634, Miss = 249008, Miss_rate = 0.626, Pending_hits = 8262, Reservation_fails = 511131
	L1D_cache_core[19]: Access = 384279, Miss = 238761, Miss_rate = 0.621, Pending_hits = 8093, Reservation_fails = 482449
	L1D_cache_core[20]: Access = 369857, Miss = 229647, Miss_rate = 0.621, Pending_hits = 7819, Reservation_fails = 450322
	L1D_cache_core[21]: Access = 357109, Miss = 220956, Miss_rate = 0.619, Pending_hits = 7836, Reservation_fails = 445532
	L1D_cache_core[22]: Access = 374614, Miss = 230612, Miss_rate = 0.616, Pending_hits = 7845, Reservation_fails = 450526
	L1D_cache_core[23]: Access = 348187, Miss = 214239, Miss_rate = 0.615, Pending_hits = 7457, Reservation_fails = 441119
	L1D_cache_core[24]: Access = 361216, Miss = 219239, Miss_rate = 0.607, Pending_hits = 7443, Reservation_fails = 420997
	L1D_cache_core[25]: Access = 372931, Miss = 227670, Miss_rate = 0.610, Pending_hits = 7683, Reservation_fails = 430120
	L1D_cache_core[26]: Access = 388430, Miss = 234348, Miss_rate = 0.603, Pending_hits = 7867, Reservation_fails = 471599
	L1D_cache_core[27]: Access = 392169, Miss = 235795, Miss_rate = 0.601, Pending_hits = 7875, Reservation_fails = 462799
	L1D_cache_core[28]: Access = 390788, Miss = 231285, Miss_rate = 0.592, Pending_hits = 7736, Reservation_fails = 430982
	L1D_cache_core[29]: Access = 301926, Miss = 179037, Miss_rate = 0.593, Pending_hits = 6415, Reservation_fails = 270199
	L1D_total_cache_accesses = 11086841
	L1D_total_cache_misses = 6833677
	L1D_total_cache_miss_rate = 0.6164
	L1D_total_cache_pending_hits = 231342
	L1D_total_cache_reservation_fails = 13187064
	L1D_cache_data_port_util = 0.121
	L1D_cache_fill_port_util = 0.205
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4002545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5418091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13186671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1415516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 231342
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11067494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19347

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 530396
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12656275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 393
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8663, 18187, 8735, 12942, 5560, 11862, 24250, 4396, 11242, 9893, 21806, 10973, 12356, 8224, 15534, 12900, 16634, 7396, 38160, 10080, 13696, 7701, 7814, 9158, 
gpgpu_n_tot_thrd_icount = 252452960
gpgpu_n_tot_w_icount = 7889155
gpgpu_n_stall_shd_mem = 7173781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6833607
gpgpu_n_mem_write_global = 19347
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12650730
gpgpu_n_store_insn = 93014
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6875400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 298381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169870	W0_Idle:35071057	W0_Scoreboard:90127202	W1:2510592	W2:947753	W3:619118	W4:460844	W5:366072	W6:281047	W7:244215	W8:213613	W9:178033	W10:151270	W11:138997	W12:119320	W13:122651	W14:115485	W15:96548	W16:101111	W17:95951	W18:87934	W19:80397	W20:84117	W21:83874	W22:83993	W23:78737	W24:78212	W25:73263	W26:73073	W27:73468	W28:69616	W29:59030	W30:53171	W31:35821	W32:111829
single_issue_nums: WS0:2051495	WS1:1949763	WS2:1961182	WS3:1926715	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54668856 {8:6833607,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773880 {40:19347,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273344280 {40:6833607,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154776 {8:19347,}
maxmflatency = 3790 
max_icnt2mem_latency = 1633 
maxmrqlatency = 3081 
max_icnt2sh_latency = 80 
averagemflatency = 450 
avg_icnt2mem_latency = 228 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:578369 	8514 	16738 	35525 	38306 	21607 	17257 	20823 	14078 	758 	96 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105988 	3722059 	1992901 	27766 	4240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1464030 	347048 	1591386 	3392129 	57738 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3515060 	2223152 	951266 	156255 	7059 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1513 	1871 	187 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         5        13        12         5         8         8         6 
dram[1]:        64        64        64        64        64        64        48        50         5         6        12        12         6         6         8         7 
dram[2]:        64        64        64        64        64        64        50        48         4         7        12        12         7         5         5         5 
dram[3]:        64        64        64        64        64        64        49        48         6         6        12        12         7         8         8         7 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         6         8         7         7 
dram[5]:        64        64        64        64        64        64        48        49         5         6        12        12         7         5         5         5 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         6         6         9         6 
dram[7]:        64        64        64        64        64        64        49        47         8         5        12        12         5         8         8         8 
dram[8]:        64        64        64        64        64        64        46        44         6         8        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8        12        16         5         6         5         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84013     85178     48948     52260    155118    164166     93389    100055     72987     74204    105021    109738    101521    100051     60916     17811 
dram[1]:     86680     89365     53291     56426    165993    194695    106122    122039     74610     18860    113791    116630    102610    103099     19727     19961 
dram[2]:    151031    147304     62415     58632    193257    193615    127734    130311     19236     20508    120279    177622    106436    104811     95633     95836 
dram[3]:    174537    171015     57284     67646    192564    191934    138805    143035     23984     24245    175389    175998    103958    101319     94819    103206 
dram[4]:    168512    165221     67850     61796    193319    193691    146770    151547     32771     45776    175754    174943     99493    139670     93602     93806 
dram[5]:    162947    161282     65463     68988    194258     33394    161099    166031     44265     42968    174335    174848    136632    149901     94414     95227 
dram[6]:    159826    161172    130088     52435     32580     75968    171369    177703     57226     24064    173332    172924    159831    158516     95227     43940 
dram[7]:    162795    163401     50108     54997     78798     82443    183225    188600     31491     32311    173530    175355    157512    184220     66616     65893 
dram[8]:     79221    117795     66265     70180     85870    120522    194085    200236     35360     25403    178401    179011    212800    212665     20039     21794 
dram[9]:    111386    109093    130464    126481     99898    103753    227626     48262     36624     42157    180229    182663    212979    213219     21153     20093 
dram[10]:     74204     74724     38275     63684    145744    151366     70147     76918     38999     49504    185302    110064    170402    168402     64895     64347 
dram[11]:     79095     80607     60662     55675    150031    151496     82361     87818     34044     76961    107724    107666     94242     97773     63302     61503 
average row accesses per activate:
dram[0]:  1.177864  1.168133  1.171013  1.174992  1.198895  1.195948  1.145536  1.153011  1.105080  1.127653  1.142303  1.139470  1.107543  1.127373  1.123313  1.099562 
dram[1]:  1.162954  1.157274  1.158540  1.175407  1.178058  1.165468  1.152058  1.172650  1.123330  1.118839  1.128132  1.144568  1.142939  1.132086  1.132187  1.120836 
dram[2]:  1.159741  1.154602  1.175503  1.171542  1.189149  1.184425  1.182495  1.157506  1.096899  1.105205  1.110454  1.132632  1.114687  1.126325  1.135716  1.123907 
dram[3]:  1.178647  1.183150  1.201070  1.194685  1.208346  1.187500  1.160494  1.183403  1.101868  1.088914  1.124600  1.116879  1.114589  1.143412  1.125907  1.133395 
dram[4]:  1.198962  1.211057  1.175607  1.183626  1.182126  1.190378  1.166998  1.178506  1.108578  1.098077  1.128063  1.125105  1.136512  1.132875  1.125847  1.106463 
dram[5]:  1.183058  1.167401  1.172338  1.198379  1.201798  1.177966  1.164717  1.173034  1.104712  1.104631  1.136188  1.127717  1.124851  1.117417  1.114654  1.135609 
dram[6]:  1.155116  1.159730  1.184852  1.178941  1.170833  1.179576  1.179692  1.166530  1.131807  1.115095  1.132179  1.152216  1.145284  1.128404  1.157652  1.134250 
dram[7]:  1.171182  1.163940  1.180029  1.187861  1.183034  1.169322  1.159222  1.176087  1.105640  1.109991  1.131138  1.125573  1.109319  1.115183  1.127706  1.134496 
dram[8]:  1.185289  1.170703  1.166331  1.166963  1.168865  1.173576  1.194546  1.175178  1.113551  1.136108  1.155731  1.145994  1.132600  1.095157  1.130372  1.110039 
dram[9]:  1.190336  1.194727  1.198775  1.151380  1.173837  1.180894  1.159812  1.156763  1.113766  1.114808  1.148458  1.146652  1.118634  1.125695  1.145908  1.123933 
dram[10]:  1.186650  1.177146  1.159672  1.170554  1.166716  1.196965  1.158468  1.170225  1.119123  1.116110  1.143984  1.135041  1.104343  1.108124  1.124581  1.120936 
dram[11]:  1.172134  1.173463  1.172307  1.158816  1.197667  1.182654  1.167496  1.147229  1.140366  1.119472  1.126951  1.125501  1.111876  1.130956  1.150378  1.147406 
average row locality = 752115/654194 = 1.149682
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3924      3716      3862      3740      3906      3778      3849      3715      3807      3719      3829      3701      3654      3677      3580      3509 
dram[1]:      3965      4021      3873      3967      3930      4050      4114      4116      4035      4086      3962      4109      3980      3931      3816      3698 
dram[2]:      3929      3872      3858      3845      3967      3924      3972      3917      3962      3992      3941      3766      3807      3819      3747      3724 
dram[3]:      3915      3871      3817      3866      3851      3933      3948      3936      3894      3919      3863      3851      3773      3825      3567      3677 
dram[4]:      4153      3959      4164      4048      4193      4033      4109      3882      4084      3997      3867      4020      4166      3954      3986      3835 
dram[5]:      3727      3710      3755      3697      3877      3753      3684      3715      3798      3769      3821      3735      3774      3720      3636      3556 
dram[6]:      4264      4286      4474      4210      4496      4447      4287      4280      4448      4447      4317      4186      4514      4226      4252      4118 
dram[7]:      3804      3628      4018      3699      3891      3743      3815      3787      3862      3633      3847      3684      3706      3616      3642      3641 
dram[8]:      4216      4011      4053      3942      3987      3935      4249      3958      4158      4040      4245      4019      4114      3842      3889      3681 
dram[9]:      4039      4338      3914      4130      4011      4413      3948      4302      3916      4389      3984      4316      3797      4042      3859      4078 
dram[10]:      3839      3891      3813      3864      3982      3944      3933      3946      3880      3845      4060      3900      3910      3706      3691      3683 
dram[11]:      3891      3741      3776      3641      3902      3600      3987      3561      3859      3645      3826      3650      3712      3486      3799      3495 
total dram reads = 751885
bank skew: 4514/3486 = 1.29
chip skew: 69252/59571 = 1.16
number of total write accesses:
dram[0]:        11         4         0         0         0         0         0         0         0         0         0         0         8        18         0        11 
dram[1]:        12        14         0         0         0         0         0         0         0         0         0         0         8        12        14        12 
dram[2]:        21        11         0         0         0         0         0         0         0         0         0         0        12        23         7        15 
dram[3]:        16        19         0         0         0         0         0         0         0         0         0         0         4         8         4         7 
dram[4]:        19        18         0         0         0         0         0         0         0         0         0         0        19         8        14         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         4         4         0         9 
dram[6]:        12        17         0         0         0         0         0         0         0         0         0         0        11         4        27        18 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        25        19        19         9 
dram[8]:        23         4         0         0         0         0         0         0         0         0         0         0        12         8        16         4 
dram[9]:         4        42         0         0         0         0         0         0         0         0         0         0        12        24        19        11 
dram[10]:         4        11         0         0         0         0         0         0         0         0         0         0        23        16         4        22 
dram[11]:        16         0         0         0         0         0         0         0         0         0         0         0        19        10        11         0 
total dram writes = 847
min_bank_accesses = 0!
chip skew: 112/22 = 5.09
average mf latency per bank:
dram[0]:       4267      4393      2205      2377      2170      2300      2355      2380      2336      2548      2404      2546      6779      6596     11483     11744
dram[1]:       4374      4141      2388      2371      2324      2199      2090      2151      2419      2361      2413      2270      6682      6445     10783     10592
dram[2]:       4099      4420      2374      2331      2279      2305      2334      2294      2397      2155      2321      2483      6882      6619     10611     11034
dram[3]:       4240      4355      2392      2461      2276      2153      2330      2393      2292      2388      2333      2383      6660      6721     11630     11250
dram[4]:       4190      4162      2388      2432      2136      2130      2253      2370      2248      2306      2423      2394      5948      6450     10343     11137
dram[5]:       4386      4272      2390      2383      2217      2404      2436      2280      2450      2457      2404      2399      6796      6832     11234     11450
dram[6]:       3438      3496      2121      2196      2095      2217      1951      2074      2172      2248      2142      2317      5712      6228      9710     10173
dram[7]:       4273      4428      2254      2340      2424      2364      2360      2277      2575      2553      2526      2442      6959      7065     10984     10734
dram[8]:       3681      3915      2110      2295      2253      2330      2160      2507      2136      2391      2213      2394      6632      6796     10706     11117
dram[9]:       3903      3633      2315      2054      2308      2104      2408      2116      2543      2283      2356      2261      6910      6698     10020      9798
dram[10]:       4062      4144      2165      2103      2262      2209      2247      2190      2574      2573      2432      2443      6839      6914     10769     10760
dram[11]:       3858      4047      2154      2274      2312      2413      2293      2490      2633      2583      2492      2449      7153      7244     10532     11429
maximum mf latency per bank:
dram[0]:       2480      2233      2512      2422      2502      2659      2575      2489      2623      2592      2278      2295      2700      2763      2534      2473
dram[1]:       2431      2503      2435      2440      2549      2689      2696      2685      2784      2490      2744      2637      2662      2637      2451      2492
dram[2]:       2801      2492      2872      2266      2758      2551      2866      2610      3154      2652      2899      2613      2765      2603      2745      2591
dram[3]:       2507      2532      2475      2536      2643      2793      2906      2729      2806      2968      2876      2806      2420      2690      2503      2546
dram[4]:       3188      2757      2742      2758      2636      2882      2596      2903      2892      3014      3007      2847      2616      2769      2601      2889
dram[5]:       2659      2413      2427      2399      2815      2695      2776      2492      2700      2765      2579      2609      2753      2691      2461      2733
dram[6]:       2690      2834      2474      2688      2717      3198      2749      3094      3037      2955      2777      2889      2786      3096      3790      2814
dram[7]:       2015      2438      2546      2147      2451      2543      2151      2642      2449      2764      2563      2543      2534      2676      2748      2566
dram[8]:       2696      2810      2730      2530      2690      2693      2682      2728      2883      2991      2693      2692      2777      2763      2885      2208
dram[9]:       2512      2566      2239      2344      2381      2565      2493      2681      2567      2375      2863      2748      2701      2429      3432      2940
dram[10]:       2503      2685      2198      2250      2470      2731      2469      2512      2721      2591      2698      2516      2291      2491      2148      2585
dram[11]:       3041      2387      2779      2117      2512      2335      2703      2695      2976      2263      2631      2205      2509      2377      2596      2360

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9066910 n_act=52297 n_pre=52281 n_ref_event=4572360550251980812 n_req=59980 n_rd=59966 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02602
n_activity=1522436 dram_eff=0.1577
bk0: 3924a 9008349i bk1: 3716a 9020249i bk2: 3862a 9013581i bk3: 3740a 9016103i bk4: 3906a 9011274i bk5: 3778a 9022063i bk6: 3849a 9008606i bk7: 3715a 9015270i bk8: 3807a 9003870i bk9: 3719a 9012220i bk10: 3829a 9008223i bk11: 3701a 9015721i bk12: 3654a 9014071i bk13: 3677a 9017541i bk14: 3580a 9021685i bk15: 3509a 9021092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128259
Row_Buffer_Locality_read = 0.128289
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.644963
Bank_Level_Parallism_Col = 1.500350
Bank_Level_Parallism_Ready = 1.080491
write_to_read_ratio_blp_rw_average = 0.000862
GrpLevelPara = 1.329494 

BW Util details:
bwutil = 0.026021 
total_CMD = 9226076 
util_bw = 240072 
Wasted_Col = 767400 
Wasted_Row = 304783 
Idle = 7913821 

BW Util Bottlenecks: 
RCDc_limit = 1037464 
RCDWRc_limit = 140 
WTRc_limit = 633 
RTWc_limit = 1000 
CCDLc_limit = 27520 
rwq = 0 
CCDLc_limit_alone = 27417 
WTRc_limit_alone = 593 
RTWc_limit_alone = 937 

Commands details: 
total_CMD = 9226076 
n_nop = 9066910 
Read = 59966 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 52297 
n_pre = 52281 
n_ref = 4572360550251980812 
n_req = 59980 
total_req = 60018 

Dual Bus Interface Util: 
issued_total_row = 104578 
issued_total_col = 60018 
Row_Bus_Util =  0.011335 
CoL_Bus_Util = 0.006505 
Either_Row_CoL_Bus_Util = 0.017252 
Issued_on_Two_Bus_Simul_Util = 0.000589 
issued_two_Eff = 0.034115 
queue_avg = 0.262889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9058618 n_act=55494 n_pre=55478 n_ref_event=3908412411465448049 n_req=63672 n_rd=63653 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.02763
n_activity=1536449 dram_eff=0.1659
bk0: 3965a 9001260i bk1: 4021a 8993523i bk2: 3873a 9001471i bk3: 3967a 8997393i bk4: 3930a 9005715i bk5: 4050a 8988646i bk6: 4114a 8984972i bk7: 4116a 8985488i bk8: 4035a 8985945i bk9: 4086a 8979885i bk10: 3962a 8990969i bk11: 4109a 8982224i bk12: 3980a 8993382i bk13: 3931a 8990765i bk14: 3816a 9003739i bk15: 3698a 9007097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128644
Row_Buffer_Locality_read = 0.128682
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.880047
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076768
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027628 
total_CMD = 9226076 
util_bw = 254900 
Wasted_Col = 777722 
Wasted_Row = 292410 
Idle = 7901044 

BW Util Bottlenecks: 
RCDc_limit = 1077666 
RCDWRc_limit = 137 
WTRc_limit = 1586 
RTWc_limit = 619 
CCDLc_limit = 31656 
rwq = 0 
CCDLc_limit_alone = 31536 
WTRc_limit_alone = 1488 
RTWc_limit_alone = 597 

Commands details: 
total_CMD = 9226076 
n_nop = 9058618 
Read = 63653 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 55494 
n_pre = 55478 
n_ref = 3908412411465448049 
n_req = 63672 
total_req = 63725 

Dual Bus Interface Util: 
issued_total_row = 110972 
issued_total_col = 63725 
Row_Bus_Util =  0.012028 
CoL_Bus_Util = 0.006907 
Either_Row_CoL_Bus_Util = 0.018151 
Issued_on_Two_Bus_Simul_Util = 0.000785 
issued_two_Eff = 0.043229 
queue_avg = 0.293426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9062166 n_act=54248 n_pre=54232 n_ref_event=3908412411465448049 n_req=62067 n_rd=62042 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.02694
n_activity=1526072 dram_eff=0.1629
bk0: 3929a 9001721i bk1: 3872a 9004406i bk2: 3858a 9007333i bk3: 3845a 9007189i bk4: 3967a 9002758i bk5: 3924a 9008122i bk6: 3972a 9002424i bk7: 3917a 9000831i bk8: 3962a 8990828i bk9: 3992a 8990288i bk10: 3941a 8995055i bk11: 3766a 9005030i bk12: 3807a 8998734i bk13: 3819a 9002684i bk14: 3747a 9007205i bk15: 3724a 9006094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126170
Row_Buffer_Locality_read = 0.126221
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.789759
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.074862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026937 
total_CMD = 9226076 
util_bw = 248524 
Wasted_Col = 774692 
Wasted_Row = 293610 
Idle = 7909250 

BW Util Bottlenecks: 
RCDc_limit = 1062592 
RCDWRc_limit = 233 
WTRc_limit = 1666 
RTWc_limit = 1185 
CCDLc_limit = 30031 
rwq = 0 
CCDLc_limit_alone = 29870 
WTRc_limit_alone = 1590 
RTWc_limit_alone = 1100 

Commands details: 
total_CMD = 9226076 
n_nop = 9062166 
Read = 62042 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 54248 
n_pre = 54232 
n_ref = 3908412411465448049 
n_req = 62067 
total_req = 62131 

Dual Bus Interface Util: 
issued_total_row = 108480 
issued_total_col = 62131 
Row_Bus_Util =  0.011758 
CoL_Bus_Util = 0.006734 
Either_Row_CoL_Bus_Util = 0.017766 
Issued_on_Two_Bus_Simul_Util = 0.000726 
issued_two_Eff = 0.040882 
queue_avg = 0.282668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9064369 n_act=53418 n_pre=53402 n_ref_event=2891422515659624736 n_req=61521 n_rd=61506 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02669
n_activity=1526065 dram_eff=0.1614
bk0: 3915a 9007267i bk1: 3871a 9005197i bk2: 3817a 9015423i bk3: 3866a 9008993i bk4: 3851a 9013993i bk5: 3933a 9004744i bk6: 3948a 8996259i bk7: 3936a 9001620i bk8: 3894a 8998193i bk9: 3919a 8989301i bk10: 3863a 9001327i bk11: 3851a 8999141i bk12: 3773a 9004803i bk13: 3825a 9005314i bk14: 3567a 9021890i bk15: 3677a 9012073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131906
Row_Buffer_Locality_read = 0.131938
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.765529
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026691 
total_CMD = 9226076 
util_bw = 246256 
Wasted_Col = 765938 
Wasted_Row = 297068 
Idle = 7916814 

BW Util Bottlenecks: 
RCDc_limit = 1047055 
RCDWRc_limit = 127 
WTRc_limit = 1173 
RTWc_limit = 2950 
CCDLc_limit = 29463 
rwq = 0 
CCDLc_limit_alone = 29218 
WTRc_limit_alone = 1133 
RTWc_limit_alone = 2745 

Commands details: 
total_CMD = 9226076 
n_nop = 9064369 
Read = 61506 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 53418 
n_pre = 53402 
n_ref = 2891422515659624736 
n_req = 61521 
total_req = 61564 

Dual Bus Interface Util: 
issued_total_row = 106820 
issued_total_col = 61564 
Row_Bus_Util =  0.011578 
CoL_Bus_Util = 0.006673 
Either_Row_CoL_Bus_Util = 0.017527 
Issued_on_Two_Bus_Simul_Util = 0.000724 
issued_two_Eff = 0.041291 
queue_avg = 0.285449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9056969 n_act=55962 n_pre=55946 n_ref_event=2891422515659624736 n_req=64472 n_rd=64450 n_rd_L2_A=0 n_write=0 n_wr_bk=78 bw_util=0.02798
n_activity=1523291 dram_eff=0.1694
bk0: 4153a 8988167i bk1: 3959a 9003447i bk2: 4164a 8982607i bk3: 4048a 8992831i bk4: 4193a 8987843i bk5: 4033a 8997589i bk6: 4109a 8985602i bk7: 3882a 9003735i bk8: 4084a 8982234i bk9: 3997a 8983902i bk10: 3867a 8997001i bk11: 4020a 8987430i bk12: 4166a 8978260i bk13: 3954a 8993787i bk14: 3986a 8990343i bk15: 3835a 8993188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132166
Row_Buffer_Locality_read = 0.132180
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.939652
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027976 
total_CMD = 9226076 
util_bw = 258112 
Wasted_Col = 774541 
Wasted_Row = 280880 
Idle = 7912543 

BW Util Bottlenecks: 
RCDc_limit = 1081913 
RCDWRc_limit = 172 
WTRc_limit = 1671 
RTWc_limit = 1720 
CCDLc_limit = 32297 
rwq = 0 
CCDLc_limit_alone = 32138 
WTRc_limit_alone = 1575 
RTWc_limit_alone = 1657 

Commands details: 
total_CMD = 9226076 
n_nop = 9056969 
Read = 64450 
Write = 0 
L2_Alloc = 0 
L2_WB = 78 
n_act = 55962 
n_pre = 55946 
n_ref = 2891422515659624736 
n_req = 64472 
total_req = 64528 

Dual Bus Interface Util: 
issued_total_row = 111908 
issued_total_col = 64528 
Row_Bus_Util =  0.012130 
CoL_Bus_Util = 0.006994 
Either_Row_CoL_Bus_Util = 0.018329 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.043339 
queue_avg = 0.310021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9067969 n_act=51980 n_pre=51964 n_ref_event=2891422515659624736 n_req=59734 n_rd=59727 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.0259
n_activity=1532368 dram_eff=0.156
bk0: 3727a 9019889i bk1: 3710a 9017678i bk2: 3755a 9012684i bk3: 3697a 9022557i bk4: 3877a 9012614i bk5: 3753a 9014067i bk6: 3684a 9016918i bk7: 3715a 9021602i bk8: 3798a 9002731i bk9: 3769a 9005357i bk10: 3821a 9007178i bk11: 3735a 9009815i bk12: 3774a 9006347i bk13: 3720a 9005659i bk14: 3636a 9010591i bk15: 3556a 9016965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130026
Row_Buffer_Locality_read = 0.130042
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.675413
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025904 
total_CMD = 9226076 
util_bw = 238996 
Wasted_Col = 761586 
Wasted_Row = 308513 
Idle = 7916981 

BW Util Bottlenecks: 
RCDc_limit = 1028575 
RCDWRc_limit = 60 
WTRc_limit = 440 
RTWc_limit = 1979 
CCDLc_limit = 26990 
rwq = 0 
CCDLc_limit_alone = 26848 
WTRc_limit_alone = 424 
RTWc_limit_alone = 1853 

Commands details: 
total_CMD = 9226076 
n_nop = 9067969 
Read = 59727 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 51980 
n_pre = 51964 
n_ref = 2891422515659624736 
n_req = 59734 
total_req = 59749 

Dual Bus Interface Util: 
issued_total_row = 103944 
issued_total_col = 59749 
Row_Bus_Util =  0.011266 
CoL_Bus_Util = 0.006476 
Either_Row_CoL_Bus_Util = 0.017137 
Issued_on_Two_Bus_Simul_Util = 0.000605 
issued_two_Eff = 0.035331 
queue_avg = 0.292936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9047983 n_act=60034 n_pre=60018 n_ref_event=2891422515659624736 n_req=69276 n_rd=69252 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.03006
n_activity=1530936 dram_eff=0.1812
bk0: 4264a 8966464i bk1: 4286a 8959638i bk2: 4474a 8943781i bk3: 4210a 8970066i bk4: 4496a 8943382i bk5: 4447a 8945532i bk6: 4287a 8960727i bk7: 4280a 8957150i bk8: 4448a 8937224i bk9: 4447a 8934694i bk10: 4317a 8944431i bk11: 4186a 8961557i bk12: 4514a 8932302i bk13: 4226a 8949193i bk14: 4252a 8944923i bk15: 4118a 8962167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133582
Row_Buffer_Locality_read = 0.133585
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 3.411100
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.077816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030063 
total_CMD = 9226076 
util_bw = 277364 
Wasted_Col = 778670 
Wasted_Row = 266156 
Idle = 7903886 

BW Util Bottlenecks: 
RCDc_limit = 1124055 
RCDWRc_limit = 176 
WTRc_limit = 2241 
RTWc_limit = 7291 
CCDLc_limit = 40304 
rwq = 0 
CCDLc_limit_alone = 39672 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 6775 

Commands details: 
total_CMD = 9226076 
n_nop = 9047983 
Read = 69252 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 60034 
n_pre = 60018 
n_ref = 2891422515659624736 
n_req = 69276 
total_req = 69341 

Dual Bus Interface Util: 
issued_total_row = 120052 
issued_total_col = 69341 
Row_Bus_Util =  0.013012 
CoL_Bus_Util = 0.007516 
Either_Row_CoL_Bus_Util = 0.019303 
Issued_on_Two_Bus_Simul_Util = 0.001225 
issued_two_Eff = 0.063450 
queue_avg = 0.438857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438857
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9067351 n_act=52377 n_pre=52361 n_ref_event=2891422515659624736 n_req=60037 n_rd=60016 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.02605
n_activity=1511704 dram_eff=0.159
bk0: 3804a 9016032i bk1: 3628a 9025608i bk2: 4018a 9002873i bk3: 3699a 9026345i bk4: 3891a 9009207i bk5: 3743a 9017627i bk6: 3815a 9013997i bk7: 3787a 9016431i bk8: 3862a 9002261i bk9: 3633a 9015564i bk10: 3847a 9008477i bk11: 3684a 9015376i bk12: 3706a 9009760i bk13: 3616a 9015198i bk14: 3642a 9018606i bk15: 3641a 9016529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127771
Row_Buffer_Locality_read = 0.127799
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 2.669509
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026051 
total_CMD = 9226076 
util_bw = 240352 
Wasted_Col = 762475 
Wasted_Row = 297517 
Idle = 7925732 

BW Util Bottlenecks: 
RCDc_limit = 1035413 
RCDWRc_limit = 203 
WTRc_limit = 1104 
RTWc_limit = 490 
CCDLc_limit = 28082 
rwq = 0 
CCDLc_limit_alone = 28039 
WTRc_limit_alone = 1083 
RTWc_limit_alone = 468 

Commands details: 
total_CMD = 9226076 
n_nop = 9067351 
Read = 60016 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 52377 
n_pre = 52361 
n_ref = 2891422515659624736 
n_req = 60037 
total_req = 60088 

Dual Bus Interface Util: 
issued_total_row = 104738 
issued_total_col = 60088 
Row_Bus_Util =  0.011352 
CoL_Bus_Util = 0.006513 
Either_Row_CoL_Bus_Util = 0.017204 
Issued_on_Two_Bus_Simul_Util = 0.000661 
issued_two_Eff = 0.038438 
queue_avg = 0.251280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25128
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9057384 n_act=55920 n_pre=55904 n_ref_event=2891422515659624736 n_req=64356 n_rd=64339 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02792
n_activity=1506146 dram_eff=0.171
bk0: 4216a 8979570i bk1: 4011a 8995784i bk2: 4053a 8993325i bk3: 3942a 8996815i bk4: 3987a 8994703i bk5: 3935a 8998809i bk6: 4249a 8978151i bk7: 3958a 8995037i bk8: 4158a 8972118i bk9: 4040a 8986158i bk10: 4245a 8975649i bk11: 4019a 8990468i bk12: 4114a 8977516i bk13: 3842a 8994725i bk14: 3889a 8988529i bk15: 3681a 9002918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131285
Row_Buffer_Locality_read = 0.131289
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 2.976952
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.079012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027923 
total_CMD = 9226076 
util_bw = 257624 
Wasted_Col = 771683 
Wasted_Row = 276669 
Idle = 7920100 

BW Util Bottlenecks: 
RCDc_limit = 1080116 
RCDWRc_limit = 141 
WTRc_limit = 1420 
RTWc_limit = 4410 
CCDLc_limit = 33455 
rwq = 0 
CCDLc_limit_alone = 33112 
WTRc_limit_alone = 1358 
RTWc_limit_alone = 4129 

Commands details: 
total_CMD = 9226076 
n_nop = 9057384 
Read = 64339 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 55920 
n_pre = 55904 
n_ref = 2891422515659624736 
n_req = 64356 
total_req = 64406 

Dual Bus Interface Util: 
issued_total_row = 111824 
issued_total_col = 64406 
Row_Bus_Util =  0.012120 
CoL_Bus_Util = 0.006981 
Either_Row_CoL_Bus_Util = 0.018284 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.044685 
queue_avg = 0.336691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336691
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9056185 n_act=56856 n_pre=56840 n_ref_event=3544670595274797939 n_req=65506 n_rd=65476 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.02844
n_activity=1498466 dram_eff=0.1751
bk0: 4039a 8979918i bk1: 4338a 8957782i bk2: 3914a 8995005i bk3: 4130a 8978279i bk4: 4011a 8981648i bk5: 4413a 8953635i bk6: 3948a 8984117i bk7: 4302a 8955505i bk8: 3916a 8976772i bk9: 4389a 8943689i bk10: 3984a 8975884i bk11: 4316a 8952558i bk12: 3797a 8984058i bk13: 4042a 8964732i bk14: 3859a 8980065i bk15: 4078a 8969414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132202
Row_Buffer_Locality_read = 0.132201
Row_Buffer_Locality_write = 0.133333
Bank_Level_Parallism = 3.228852
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.071051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028436 
total_CMD = 9226076 
util_bw = 262352 
Wasted_Col = 762571 
Wasted_Row = 270855 
Idle = 7930298 

BW Util Bottlenecks: 
RCDc_limit = 1080902 
RCDWRc_limit = 205 
WTRc_limit = 1972 
RTWc_limit = 8461 
CCDLc_limit = 36046 
rwq = 0 
CCDLc_limit_alone = 35353 
WTRc_limit_alone = 1881 
RTWc_limit_alone = 7859 

Commands details: 
total_CMD = 9226076 
n_nop = 9056185 
Read = 65476 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 56856 
n_pre = 56840 
n_ref = 3544670595274797939 
n_req = 65506 
total_req = 65588 

Dual Bus Interface Util: 
issued_total_row = 113696 
issued_total_col = 65588 
Row_Bus_Util =  0.012323 
CoL_Bus_Util = 0.007109 
Either_Row_CoL_Bus_Util = 0.018414 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.055288 
queue_avg = 0.386620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9062796 n_act=53985 n_pre=53969 n_ref_event=3544670595274797939 n_req=61908 n_rd=61887 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02687
n_activity=1510226 dram_eff=0.1641
bk0: 3839a 9014078i bk1: 3891a 9007646i bk2: 3813a 9013280i bk3: 3864a 9015649i bk4: 3982a 9004186i bk5: 3944a 9009780i bk6: 3933a 9003144i bk7: 3946a 9001157i bk8: 3880a 8998113i bk9: 3845a 8999896i bk10: 4060a 8991780i bk11: 3900a 9000359i bk12: 3910a 8997922i bk13: 3706a 9008926i bk14: 3691a 9014188i bk15: 3683a 9012317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128174
Row_Buffer_Locality_read = 0.128218
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.760123
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.080167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026866 
total_CMD = 9226076 
util_bw = 247868 
Wasted_Col = 769714 
Wasted_Row = 290263 
Idle = 7918231 

BW Util Bottlenecks: 
RCDc_limit = 1058099 
RCDWRc_limit = 193 
WTRc_limit = 1394 
RTWc_limit = 945 
CCDLc_limit = 29494 
rwq = 0 
CCDLc_limit_alone = 29373 
WTRc_limit_alone = 1326 
RTWc_limit_alone = 892 

Commands details: 
total_CMD = 9226076 
n_nop = 9062796 
Read = 61887 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 53985 
n_pre = 53969 
n_ref = 3544670595274797939 
n_req = 61908 
total_req = 61967 

Dual Bus Interface Util: 
issued_total_row = 107954 
issued_total_col = 61967 
Row_Bus_Util =  0.011701 
CoL_Bus_Util = 0.006717 
Either_Row_CoL_Bus_Util = 0.017698 
Issued_on_Two_Bus_Simul_Util = 0.000720 
issued_two_Eff = 0.040672 
queue_avg = 0.270920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27092
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9226076 n_nop=9068174 n_act=51761 n_pre=51745 n_ref_event=3544670595274797939 n_req=59586 n_rd=59571 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02585
n_activity=1527106 dram_eff=0.1562
bk0: 3891a 9014672i bk1: 3741a 9020381i bk2: 3776a 9018316i bk3: 3641a 9027043i bk4: 3902a 9014904i bk5: 3600a 9029984i bk6: 3987a 9002514i bk7: 3561a 9025140i bk8: 3859a 9005687i bk9: 3645a 9015554i bk10: 3826a 9009386i bk11: 3650a 9017782i bk12: 3712a 9011969i bk13: 3486a 9027733i bk14: 3799a 9011986i bk15: 3495a 9030364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131474
Row_Buffer_Locality_read = 0.131507
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.609763
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.089016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025852 
total_CMD = 9226076 
util_bw = 238508 
Wasted_Col = 763228 
Wasted_Row = 307894 
Idle = 7916446 

BW Util Bottlenecks: 
RCDc_limit = 1027706 
RCDWRc_limit = 173 
WTRc_limit = 807 
RTWc_limit = 843 
CCDLc_limit = 26710 
rwq = 0 
CCDLc_limit_alone = 26626 
WTRc_limit_alone = 775 
RTWc_limit_alone = 791 

Commands details: 
total_CMD = 9226076 
n_nop = 9068174 
Read = 59571 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 51761 
n_pre = 51745 
n_ref = 3544670595274797939 
n_req = 59586 
total_req = 59627 

Dual Bus Interface Util: 
issued_total_row = 103506 
issued_total_col = 59627 
Row_Bus_Util =  0.011219 
CoL_Bus_Util = 0.006463 
Either_Row_CoL_Bus_Util = 0.017115 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.033128 
queue_avg = 0.259414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282646, Miss = 30411, Miss_rate = 0.108, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[1]: Access = 284745, Miss = 29555, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 292899, Miss = 31678, Miss_rate = 0.108, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 283670, Miss = 31980, Miss_rate = 0.113, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 283674, Miss = 31183, Miss_rate = 0.110, Pending_hits = 8, Reservation_fails = 59
L2_cache_bank[5]: Access = 285841, Miss = 30861, Miss_rate = 0.108, Pending_hits = 5, Reservation_fails = 281
L2_cache_bank[6]: Access = 286700, Miss = 30628, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 290017, Miss = 30881, Miss_rate = 0.106, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 288236, Miss = 32730, Miss_rate = 0.114, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[9]: Access = 291413, Miss = 31729, Miss_rate = 0.109, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 284286, Miss = 30072, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281571, Miss = 29655, Miss_rate = 0.105, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 280844, Miss = 35054, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 287634, Miss = 34204, Miss_rate = 0.119, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 287772, Miss = 30590, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 281937, Miss = 29432, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 286461, Miss = 32918, Miss_rate = 0.115, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[17]: Access = 287309, Miss = 31428, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 284503, Miss = 31472, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 8
L2_cache_bank[19]: Access = 287339, Miss = 34012, Miss_rate = 0.118, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[20]: Access = 285698, Miss = 31108, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 283184, Miss = 30781, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 21
L2_cache_bank[22]: Access = 284088, Miss = 30754, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 280487, Miss = 28819, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6852954
L2_total_cache_misses = 751935
L2_total_cache_miss_rate = 0.1097
L2_total_cache_pending_hits = 282
L2_total_cache_reservation_fails = 369
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6081441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6833607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19347
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 369
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6852954
icnt_total_pkts_simt_to_mem=6852954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6852954
Req_Network_cycles = 3597660
Req_Network_injected_packets_per_cycle =       1.9048 
Req_Network_conflicts_per_cycle =       1.4432
Req_Network_conflicts_per_cycle_util =       8.3161
Req_Bank_Level_Parallism =      10.9761
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1202
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1234

Reply_Network_injected_packets_num = 6852954
Reply_Network_cycles = 3597660
Reply_Network_injected_packets_per_cycle =        1.9048
Reply_Network_conflicts_per_cycle =        0.8435
Reply_Network_conflicts_per_cycle_util =       4.8648
Reply_Bank_Level_Parallism =      10.9865
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2193
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0635
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 15 sec (10095 sec)
gpgpu_simulation_rate = 5369 (inst/sec)
gpgpu_simulation_rate = 356 (cycle/sec)
gpgpu_silicon_slowdown = 3834269x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcb7013dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcb7013d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f1cc5304a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5776
gpu_sim_insn = 390700
gpu_ipc =      67.6420
gpu_tot_sim_cycle = 3603436
gpu_tot_sim_insn = 54599711
gpu_tot_ipc =      15.1521
gpu_tot_issued_cta = 540
gpu_occupancy = 72.6973% 
gpu_tot_occupancy = 40.6036% 
max_total_param_size = 0
gpu_stall_dramfull = 61929
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5007
partiton_level_parallism_total  =       1.9026
partiton_level_parallism_util =      11.8525
partiton_level_parallism_util_total  =      10.9815
L2_BW  =      21.8702 GB/Sec
L2_BW_total  =      83.1049 GB/Sec
gpu_total_sim_rate=5402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 397196, Miss = 244328, Miss_rate = 0.615, Pending_hits = 7403, Reservation_fails = 471077
	L1D_cache_core[1]: Access = 351036, Miss = 222112, Miss_rate = 0.633, Pending_hits = 7507, Reservation_fails = 419865
	L1D_cache_core[2]: Access = 351219, Miss = 219576, Miss_rate = 0.625, Pending_hits = 7346, Reservation_fails = 408011
	L1D_cache_core[3]: Access = 388007, Miss = 240731, Miss_rate = 0.620, Pending_hits = 7961, Reservation_fails = 457024
	L1D_cache_core[4]: Access = 354195, Miss = 221927, Miss_rate = 0.627, Pending_hits = 7827, Reservation_fails = 403247
	L1D_cache_core[5]: Access = 368196, Miss = 231005, Miss_rate = 0.627, Pending_hits = 7924, Reservation_fails = 457987
	L1D_cache_core[6]: Access = 367473, Miss = 230712, Miss_rate = 0.628, Pending_hits = 7804, Reservation_fails = 437513
	L1D_cache_core[7]: Access = 356644, Miss = 219204, Miss_rate = 0.615, Pending_hits = 7290, Reservation_fails = 400722
	L1D_cache_core[8]: Access = 381681, Miss = 238213, Miss_rate = 0.624, Pending_hits = 7926, Reservation_fails = 463831
	L1D_cache_core[9]: Access = 341284, Miss = 211603, Miss_rate = 0.620, Pending_hits = 7341, Reservation_fails = 407606
	L1D_cache_core[10]: Access = 382090, Miss = 228956, Miss_rate = 0.599, Pending_hits = 7817, Reservation_fails = 420919
	L1D_cache_core[11]: Access = 388538, Miss = 243313, Miss_rate = 0.626, Pending_hits = 8231, Reservation_fails = 482470
	L1D_cache_core[12]: Access = 364864, Miss = 222704, Miss_rate = 0.610, Pending_hits = 7469, Reservation_fails = 423456
	L1D_cache_core[13]: Access = 355629, Miss = 223898, Miss_rate = 0.630, Pending_hits = 7739, Reservation_fails = 446453
	L1D_cache_core[14]: Access = 388840, Miss = 245166, Miss_rate = 0.631, Pending_hits = 8796, Reservation_fails = 495798
	L1D_cache_core[15]: Access = 366103, Miss = 223339, Miss_rate = 0.610, Pending_hits = 7440, Reservation_fails = 425441
	L1D_cache_core[16]: Access = 380277, Miss = 232457, Miss_rate = 0.611, Pending_hits = 8181, Reservation_fails = 454996
	L1D_cache_core[17]: Access = 366589, Miss = 225581, Miss_rate = 0.615, Pending_hits = 7397, Reservation_fails = 444785
	L1D_cache_core[18]: Access = 397754, Miss = 249105, Miss_rate = 0.626, Pending_hits = 8285, Reservation_fails = 511236
	L1D_cache_core[19]: Access = 384399, Miss = 238858, Miss_rate = 0.621, Pending_hits = 8116, Reservation_fails = 482552
	L1D_cache_core[20]: Access = 369977, Miss = 229744, Miss_rate = 0.621, Pending_hits = 7842, Reservation_fails = 450425
	L1D_cache_core[21]: Access = 357229, Miss = 221053, Miss_rate = 0.619, Pending_hits = 7850, Reservation_fails = 445635
	L1D_cache_core[22]: Access = 374734, Miss = 230709, Miss_rate = 0.616, Pending_hits = 7867, Reservation_fails = 450631
	L1D_cache_core[23]: Access = 348307, Miss = 214336, Miss_rate = 0.615, Pending_hits = 7480, Reservation_fails = 441224
	L1D_cache_core[24]: Access = 361336, Miss = 219336, Miss_rate = 0.607, Pending_hits = 7466, Reservation_fails = 421105
	L1D_cache_core[25]: Access = 373051, Miss = 227767, Miss_rate = 0.611, Pending_hits = 7693, Reservation_fails = 430229
	L1D_cache_core[26]: Access = 388550, Miss = 234445, Miss_rate = 0.603, Pending_hits = 7890, Reservation_fails = 471707
	L1D_cache_core[27]: Access = 392289, Miss = 235892, Miss_rate = 0.601, Pending_hits = 7898, Reservation_fails = 462908
	L1D_cache_core[28]: Access = 390908, Miss = 231382, Miss_rate = 0.592, Pending_hits = 7746, Reservation_fails = 431091
	L1D_cache_core[29]: Access = 302025, Miss = 179117, Miss_rate = 0.593, Pending_hits = 6434, Reservation_fails = 270278
	L1D_total_cache_accesses = 11090420
	L1D_total_cache_misses = 6836569
	L1D_total_cache_miss_rate = 0.6164
	L1D_total_cache_pending_hits = 231966
	L1D_total_cache_reservation_fails = 13190222
	L1D_cache_data_port_util = 0.121
	L1D_cache_fill_port_util = 0.205
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4002608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5418836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13189829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1417663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 231966
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11071073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19347

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 533554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12656275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 393
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8681, 18205, 8753, 12960, 5578, 11880, 24268, 4414, 11260, 9911, 21824, 10991, 12374, 8242, 15552, 12918, 16652, 7414, 38178, 10098, 13714, 7719, 7832, 9176, 
gpgpu_n_tot_thrd_icount = 252866656
gpgpu_n_tot_w_icount = 7902083
gpgpu_n_stall_shd_mem = 7173781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6836499
gpgpu_n_mem_write_global = 19347
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12696530
gpgpu_n_store_insn = 93014
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6875400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 298381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174270	W0_Idle:35072520	W0_Scoreboard:90187955	W1:2510592	W2:947753	W3:619118	W4:460844	W5:366072	W6:281047	W7:244215	W8:213613	W9:178033	W10:151270	W11:138997	W12:119320	W13:122651	W14:115485	W15:96548	W16:101111	W17:95951	W18:87934	W19:80397	W20:84125	W21:83874	W22:83993	W23:78737	W24:78212	W25:73263	W26:73073	W27:73468	W28:69616	W29:59030	W30:53171	W31:35821	W32:124749
single_issue_nums: WS0:2054727	WS1:1952995	WS2:1964414	WS3:1929947	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54691992 {8:6836499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773880 {40:19347,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273459960 {40:6836499,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154776 {8:19347,}
maxmflatency = 3790 
max_icnt2mem_latency = 1633 
maxmrqlatency = 3081 
max_icnt2sh_latency = 80 
averagemflatency = 450 
avg_icnt2mem_latency = 228 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:578396 	8515 	16742 	35542 	38329 	21607 	17257 	20823 	14078 	758 	96 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1106259 	3724678 	1992903 	27766 	4240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1464463 	348131 	1592762 	3392129 	57738 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3516479 	2224011 	951672 	156442 	7080 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1513 	1872 	187 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         5        13        12         5         8         8         6 
dram[1]:        64        64        64        64        64        64        48        50         5         6        12        12         6         6         8         7 
dram[2]:        64        64        64        64        64        64        50        48         4         7        12        12         7         5         5         5 
dram[3]:        64        64        64        64        64        64        49        48         6         6        12        12         7         8         8         7 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         6         8         7         7 
dram[5]:        64        64        64        64        64        64        48        49         5         6        12        12         7         5         5         5 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         6         6         9         6 
dram[7]:        64        64        64        64        64        64        49        47         8         5        12        12         5         8         8         8 
dram[8]:        64        64        64        64        64        64        46        44         6         8        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8        12        16         5         6         5         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84013     85178     48948     52260    155118    164166     93389    100055     72987     74204    105021    109738    101521    100051     60916     17811 
dram[1]:     86680     89365     53291     56426    165993    194695    106122    122039     74610     18860    113791    116630    102610    103099     19727     19961 
dram[2]:    151031    147304     62415     58632    193257    193615    127734    130311     19236     20508    120279    177622    106436    104811     95633     95836 
dram[3]:    174537    171015     57284     67646    192564    191934    138805    143035     23984     24245    175389    175998    103958    101319     94819    103206 
dram[4]:    168512    165221     67850     61796    193319    193691    146770    151547     32771     45776    175754    174943     99493    139670     93602     93806 
dram[5]:    162947    161282     65463     68988    194258     33394    161099    166031     44265     42968    174335    174848    136632    149901     94414     95227 
dram[6]:    159826    161172    130088     52435     32580     75968    171369    177703     57226     24064    173332    172924    159831    158516     95227     43940 
dram[7]:    162795    163401     50108     54997     78798     82443    183225    188600     31491     32311    173530    175355    157512    184220     66616     65893 
dram[8]:     79221    117795     66265     70180     85870    120522    194085    200236     35360     25403    178401    179011    212800    212665     20039     21794 
dram[9]:    111386    109093    130464    126481     99898    103753    227626     48262     36624     42157    180229    182663    212979    213219     21153     20093 
dram[10]:     74204     74724     38275     63684    145744    151366     70147     76918     38999     49504    185302    110064    170402    168402     64895     64347 
dram[11]:     79095     80607     60662     55675    150031    151496     82361     87818     34044     76961    107724    107666     94242     97773     63302     61503 
average row accesses per activate:
dram[0]:  1.177864  1.168133  1.171013  1.174992  1.198895  1.195948  1.145536  1.153011  1.105080  1.127653  1.142303  1.139470  1.108419  1.128252  1.123313  1.099562 
dram[1]:  1.162954  1.157274  1.158540  1.175407  1.178058  1.165468  1.152058  1.172650  1.123330  1.118839  1.128132  1.144568  1.143759  1.133199  1.132187  1.120836 
dram[2]:  1.159741  1.154602  1.175503  1.171542  1.189149  1.184425  1.182495  1.157506  1.096899  1.105205  1.110454  1.132632  1.114946  1.126288  1.135716  1.123907 
dram[3]:  1.178647  1.183150  1.201070  1.194685  1.208346  1.187500  1.160494  1.183403  1.101868  1.088914  1.124600  1.116879  1.115441  1.143412  1.125907  1.133395 
dram[4]:  1.198962  1.211057  1.175607  1.183626  1.182126  1.190378  1.166998  1.178506  1.108578  1.098077  1.128063  1.125105  1.136475  1.132837  1.125847  1.106463 
dram[5]:  1.183058  1.167401  1.172338  1.198379  1.201798  1.177966  1.164717  1.173034  1.104712  1.104631  1.136188  1.127717  1.124814  1.117417  1.114654  1.135609 
dram[6]:  1.155116  1.159730  1.184852  1.178941  1.170833  1.179576  1.179692  1.166530  1.131807  1.115095  1.132179  1.152216  1.145284  1.128404  1.157652  1.134250 
dram[7]:  1.171182  1.163940  1.180029  1.187861  1.183034  1.169322  1.159222  1.176087  1.105640  1.109991  1.131138  1.125573  1.110182  1.116071  1.127706  1.134496 
dram[8]:  1.185289  1.170703  1.166331  1.166963  1.168865  1.173576  1.194546  1.175178  1.113551  1.136108  1.155731  1.145994  1.133938  1.095984  1.130372  1.110039 
dram[9]:  1.190336  1.194727  1.198775  1.151380  1.173837  1.180894  1.159812  1.156763  1.113766  1.114808  1.148458  1.146652  1.119482  1.126494  1.145908  1.123933 
dram[10]:  1.186650  1.177146  1.159672  1.170554  1.166716  1.196965  1.158468  1.170225  1.119123  1.116110  1.143984  1.135041  1.105441  1.109286  1.124581  1.120936 
dram[11]:  1.172134  1.173463  1.172307  1.158816  1.197667  1.182654  1.167496  1.147229  1.140366  1.119472  1.126951  1.125501  1.113038  1.131886  1.150378  1.147406 
average row locality = 752187/654214 = 1.149757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3924      3716      3862      3740      3906      3778      3849      3715      3807      3719      3829      3701      3658      3681      3580      3509 
dram[1]:      3965      4021      3873      3967      3930      4050      4114      4116      4035      4086      3962      4109      3984      3936      3816      3698 
dram[2]:      3929      3872      3858      3845      3967      3924      3972      3917      3962      3992      3941      3766      3809      3820      3747      3724 
dram[3]:      3915      3871      3817      3866      3851      3933      3948      3936      3894      3919      3863      3851      3777      3825      3567      3677 
dram[4]:      4153      3959      4164      4048      4193      4033      4109      3882      4084      3997      3867      4020      4167      3955      3986      3835 
dram[5]:      3727      3710      3755      3697      3877      3753      3684      3715      3798      3769      3821      3735      3775      3720      3636      3556 
dram[6]:      4264      4286      4474      4210      4496      4447      4287      4280      4448      4447      4317      4186      4514      4226      4252      4118 
dram[7]:      3804      3628      4018      3699      3891      3743      3815      3787      3862      3633      3847      3684      3710      3620      3642      3641 
dram[8]:      4216      4011      4053      3942      3987      3935      4249      3958      4158      4040      4245      4019      4120      3846      3889      3681 
dram[9]:      4039      4338      3914      4130      4011      4413      3948      4302      3916      4389      3984      4316      3801      4046      3859      4078 
dram[10]:      3839      3891      3813      3864      3982      3944      3933      3946      3880      3845      4060      3900      3915      3711      3691      3683 
dram[11]:      3891      3741      3776      3641      3902      3600      3987      3561      3859      3645      3826      3650      3717      3490      3799      3495 
total dram reads = 751957
bank skew: 4514/3490 = 1.29
chip skew: 69252/59580 = 1.16
number of total write accesses:
dram[0]:        11         4         0         0         0         0         0         0         0         0         0         0         8        18         0        11 
dram[1]:        12        14         0         0         0         0         0         0         0         0         0         0         8        12        14        12 
dram[2]:        21        11         0         0         0         0         0         0         0         0         0         0        12        23         7        15 
dram[3]:        16        19         0         0         0         0         0         0         0         0         0         0         4         8         4         7 
dram[4]:        19        18         0         0         0         0         0         0         0         0         0         0        19         8        14         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         4         4         0         9 
dram[6]:        12        17         0         0         0         0         0         0         0         0         0         0        11         4        27        18 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        25        19        19         9 
dram[8]:        23         4         0         0         0         0         0         0         0         0         0         0        12         8        16         4 
dram[9]:         4        42         0         0         0         0         0         0         0         0         0         0        12        24        19        11 
dram[10]:         4        11         0         0         0         0         0         0         0         0         0         0        23        16         4        22 
dram[11]:        16         0         0         0         0         0         0         0         0         0         0         0        19        10        11         0 
total dram writes = 847
min_bank_accesses = 0!
chip skew: 112/22 = 5.09
average mf latency per bank:
dram[0]:       4270      4395      2205      2377      2170      2300      2355      2380      2336      2548      2404      2546      6774      6591     11489     11750
dram[1]:       4376      4143      2388      2371      2324      2199      2090      2151      2419      2361      2413      2270      6678      6439     10789     10598
dram[2]:       4102      4423      2374      2331      2279      2305      2334      2294      2397      2155      2321      2483      6881      6620     10617     11040
dram[3]:       4242      4357      2392      2461      2276      2153      2330      2393      2292      2388      2333      2383      6656      6723     11636     11256
dram[4]:       4192      4164      2388      2432      2136      2130      2253      2370      2248      2306      2423      2394      5948      6451     10348     11143
dram[5]:       4388      4274      2390      2383      2217      2404      2436      2280      2450      2457      2404      2399      6796      6835     11240     11456
dram[6]:       3440      3497      2121      2196      2095      2217      1951      2074      2172      2248      2142      2317      5714      6230      9715     10178
dram[7]:       4275      4429      2254      2340      2424      2364      2360      2277      2575      2553      2526      2442      6956      7060     10990     10740
dram[8]:       3682      3917      2110      2295      2253      2330      2160      2507      2136      2391      2213      2394      6624      6792     10711     11123
dram[9]:       3905      3635      2315      2054      2308      2104      2408      2116      2543      2283      2356      2261      6905      6695     10025      9803
dram[10]:       4064      4145      2165      2103      2262      2209      2247      2190      2574      2573      2432      2443      6833      6908     10776     10766
dram[11]:       3860      4049      2154      2274      2312      2413      2293      2490      2633      2583      2492      2449      7146      7239     10538     11435
maximum mf latency per bank:
dram[0]:       2480      2233      2512      2422      2502      2659      2575      2489      2623      2592      2278      2295      2700      2763      2534      2473
dram[1]:       2431      2503      2435      2440      2549      2689      2696      2685      2784      2490      2744      2637      2662      2637      2451      2492
dram[2]:       2801      2492      2872      2266      2758      2551      2866      2610      3154      2652      2899      2613      2765      2603      2745      2591
dram[3]:       2507      2532      2475      2536      2643      2793      2906      2729      2806      2968      2876      2806      2420      2690      2503      2546
dram[4]:       3188      2757      2742      2758      2636      2882      2596      2903      2892      3014      3007      2847      2616      2769      2601      2889
dram[5]:       2659      2413      2427      2399      2815      2695      2776      2492      2700      2765      2579      2609      2753      2691      2461      2733
dram[6]:       2690      2834      2474      2688      2717      3198      2749      3094      3037      2955      2777      2889      2786      3096      3790      2814
dram[7]:       2015      2438      2546      2147      2451      2543      2151      2642      2449      2764      2563      2543      2534      2676      2748      2566
dram[8]:       2696      2810      2730      2530      2690      2693      2682      2728      2883      2991      2693      2692      2777      2763      2885      2208
dram[9]:       2512      2566      2239      2344      2381      2565      2493      2681      2567      2375      2863      2748      2701      2429      3432      2940
dram[10]:       2503      2685      2198      2250      2470      2731      2469      2512      2721      2591      2698      2516      2291      2491      2148      2585
dram[11]:       3041      2387      2779      2117      2512      2335      2703      2695      2976      2263      2631      2205      2509      2377      2596      2360

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9081708 n_act=52299 n_pre=52283 n_ref_event=4572360550251980812 n_req=59988 n_rd=59974 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02598
n_activity=1522582 dram_eff=0.1577
bk0: 3924a 9023157i bk1: 3716a 9035059i bk2: 3862a 9028391i bk3: 3740a 9030913i bk4: 3906a 9026084i bk5: 3778a 9036873i bk6: 3849a 9023416i bk7: 3715a 9030080i bk8: 3807a 9018680i bk9: 3719a 9027031i bk10: 3829a 9023034i bk11: 3701a 9030533i bk12: 3658a 9028819i bk13: 3681a 9032287i bk14: 3580a 9036493i bk15: 3509a 9035900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128342
Row_Buffer_Locality_read = 0.128372
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.644839
Bank_Level_Parallism_Col = 1.500305
Bank_Level_Parallism_Ready = 1.080481
write_to_read_ratio_blp_rw_average = 0.000862
GrpLevelPara = 1.329464 

BW Util details:
bwutil = 0.025983 
total_CMD = 9240886 
util_bw = 240104 
Wasted_Col = 767458 
Wasted_Row = 304807 
Idle = 7928517 

BW Util Bottlenecks: 
RCDc_limit = 1037510 
RCDWRc_limit = 140 
WTRc_limit = 633 
RTWc_limit = 1000 
CCDLc_limit = 27532 
rwq = 0 
CCDLc_limit_alone = 27429 
WTRc_limit_alone = 593 
RTWc_limit_alone = 937 

Commands details: 
total_CMD = 9240886 
n_nop = 9081708 
Read = 59974 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 52299 
n_pre = 52283 
n_ref = 4572360550251980812 
n_req = 59988 
total_req = 60026 

Dual Bus Interface Util: 
issued_total_row = 104582 
issued_total_col = 60026 
Row_Bus_Util =  0.011317 
CoL_Bus_Util = 0.006496 
Either_Row_CoL_Bus_Util = 0.017225 
Issued_on_Two_Bus_Simul_Util = 0.000588 
issued_two_Eff = 0.034113 
queue_avg = 0.262490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26249
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9073415 n_act=55496 n_pre=55480 n_ref_event=3908412411465448049 n_req=63681 n_rd=63662 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.02759
n_activity=1536589 dram_eff=0.1659
bk0: 3965a 9016069i bk1: 4021a 9008332i bk2: 3873a 9016281i bk3: 3967a 9012203i bk4: 3930a 9020525i bk5: 4050a 9003456i bk6: 4114a 8999782i bk7: 4116a 9000298i bk8: 4035a 9000756i bk9: 4086a 8994696i bk10: 3962a 9005780i bk11: 4109a 8997035i bk12: 3984a 9008127i bk13: 3936a 9005509i bk14: 3816a 9018547i bk15: 3698a 9021906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128735
Row_Buffer_Locality_read = 0.128774
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.879964
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076758
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027588 
total_CMD = 9240886 
util_bw = 254936 
Wasted_Col = 777754 
Wasted_Row = 292434 
Idle = 7915762 

BW Util Bottlenecks: 
RCDc_limit = 1077702 
RCDWRc_limit = 137 
WTRc_limit = 1586 
RTWc_limit = 619 
CCDLc_limit = 31664 
rwq = 0 
CCDLc_limit_alone = 31544 
WTRc_limit_alone = 1488 
RTWc_limit_alone = 597 

Commands details: 
total_CMD = 9240886 
n_nop = 9073415 
Read = 63662 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 55496 
n_pre = 55480 
n_ref = 3908412411465448049 
n_req = 63681 
total_req = 63734 

Dual Bus Interface Util: 
issued_total_row = 110976 
issued_total_col = 63734 
Row_Bus_Util =  0.012009 
CoL_Bus_Util = 0.006897 
Either_Row_CoL_Bus_Util = 0.018123 
Issued_on_Two_Bus_Simul_Util = 0.000783 
issued_two_Eff = 0.043225 
queue_avg = 0.292986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9076969 n_act=54250 n_pre=54234 n_ref_event=3908412411465448049 n_req=62070 n_rd=62045 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.0269
n_activity=1526186 dram_eff=0.1628
bk0: 3929a 9016530i bk1: 3872a 9019215i bk2: 3858a 9022143i bk3: 3845a 9021999i bk4: 3967a 9017568i bk5: 3924a 9022932i bk6: 3972a 9017234i bk7: 3917a 9015641i bk8: 3962a 9005639i bk9: 3992a 9005099i bk10: 3941a 9009866i bk11: 3766a 9019841i bk12: 3809a 9013491i bk13: 3820a 9017434i bk14: 3747a 9022013i bk15: 3724a 9020903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126180
Row_Buffer_Locality_read = 0.126231
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.789716
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.074859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026895 
total_CMD = 9240886 
util_bw = 248536 
Wasted_Col = 774720 
Wasted_Row = 293634 
Idle = 7923996 

BW Util Bottlenecks: 
RCDc_limit = 1062632 
RCDWRc_limit = 233 
WTRc_limit = 1666 
RTWc_limit = 1185 
CCDLc_limit = 30033 
rwq = 0 
CCDLc_limit_alone = 29872 
WTRc_limit_alone = 1590 
RTWc_limit_alone = 1100 

Commands details: 
total_CMD = 9240886 
n_nop = 9076969 
Read = 62045 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 54250 
n_pre = 54234 
n_ref = 3908412411465448049 
n_req = 62070 
total_req = 62134 

Dual Bus Interface Util: 
issued_total_row = 108484 
issued_total_col = 62134 
Row_Bus_Util =  0.011740 
CoL_Bus_Util = 0.006724 
Either_Row_CoL_Bus_Util = 0.017738 
Issued_on_Two_Bus_Simul_Util = 0.000725 
issued_two_Eff = 0.040880 
queue_avg = 0.282219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9079173 n_act=53419 n_pre=53403 n_ref_event=2891422515659624736 n_req=61525 n_rd=61510 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02665
n_activity=1526167 dram_eff=0.1614
bk0: 3915a 9022076i bk1: 3871a 9020006i bk2: 3817a 9030233i bk3: 3866a 9023803i bk4: 3851a 9028803i bk5: 3933a 9019554i bk6: 3948a 9011069i bk7: 3936a 9016430i bk8: 3894a 9013004i bk9: 3919a 9004112i bk10: 3863a 9016138i bk11: 3851a 9013952i bk12: 3777a 9019550i bk13: 3825a 9020123i bk14: 3567a 9036699i bk15: 3677a 9026882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131946
Row_Buffer_Locality_read = 0.131979
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.765437
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026650 
total_CMD = 9240886 
util_bw = 246272 
Wasted_Col = 765968 
Wasted_Row = 297092 
Idle = 7931554 

BW Util Bottlenecks: 
RCDc_limit = 1047079 
RCDWRc_limit = 127 
WTRc_limit = 1173 
RTWc_limit = 2950 
CCDLc_limit = 29469 
rwq = 0 
CCDLc_limit_alone = 29224 
WTRc_limit_alone = 1133 
RTWc_limit_alone = 2745 

Commands details: 
total_CMD = 9240886 
n_nop = 9079173 
Read = 61510 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 53419 
n_pre = 53403 
n_ref = 2891422515659624736 
n_req = 61525 
total_req = 61568 

Dual Bus Interface Util: 
issued_total_row = 106822 
issued_total_col = 61568 
Row_Bus_Util =  0.011560 
CoL_Bus_Util = 0.006663 
Either_Row_CoL_Bus_Util = 0.017500 
Issued_on_Two_Bus_Simul_Util = 0.000723 
issued_two_Eff = 0.041289 
queue_avg = 0.285000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9071773 n_act=55964 n_pre=55948 n_ref_event=2891422515659624736 n_req=64474 n_rd=64452 n_rd_L2_A=0 n_write=0 n_wr_bk=78 bw_util=0.02793
n_activity=1523406 dram_eff=0.1694
bk0: 4153a 9002976i bk1: 3959a 9018256i bk2: 4164a 8997417i bk3: 4048a 9007641i bk4: 4193a 9002653i bk5: 4033a 9012399i bk6: 4109a 9000412i bk7: 3882a 9018545i bk8: 4084a 8997045i bk9: 3997a 8998713i bk10: 3867a 9011812i bk11: 4020a 9002241i bk12: 4167a 8993022i bk13: 3955a 9008548i bk14: 3986a 9005151i bk15: 3835a 9007997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132162
Row_Buffer_Locality_read = 0.132176
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.939586
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080911
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027932 
total_CMD = 9240886 
util_bw = 258120 
Wasted_Col = 774574 
Wasted_Row = 280904 
Idle = 7927288 

BW Util Bottlenecks: 
RCDc_limit = 1081957 
RCDWRc_limit = 172 
WTRc_limit = 1671 
RTWc_limit = 1720 
CCDLc_limit = 32297 
rwq = 0 
CCDLc_limit_alone = 32138 
WTRc_limit_alone = 1575 
RTWc_limit_alone = 1657 

Commands details: 
total_CMD = 9240886 
n_nop = 9071773 
Read = 64452 
Write = 0 
L2_Alloc = 0 
L2_WB = 78 
n_act = 55964 
n_pre = 55948 
n_ref = 2891422515659624736 
n_req = 64474 
total_req = 64530 

Dual Bus Interface Util: 
issued_total_row = 111912 
issued_total_col = 64530 
Row_Bus_Util =  0.012111 
CoL_Bus_Util = 0.006983 
Either_Row_CoL_Bus_Util = 0.018301 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.043338 
queue_avg = 0.309525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309525
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9082776 n_act=51981 n_pre=51965 n_ref_event=2891422515659624736 n_req=59735 n_rd=59728 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02586
n_activity=1532470 dram_eff=0.156
bk0: 3727a 9034698i bk1: 3710a 9032487i bk2: 3755a 9027493i bk3: 3697a 9037366i bk4: 3877a 9027423i bk5: 3753a 9028878i bk6: 3684a 9031729i bk7: 3715a 9036413i bk8: 3798a 9017542i bk9: 3769a 9020168i bk10: 3821a 9021989i bk11: 3735a 9024626i bk12: 3775a 9021109i bk13: 3720a 9020468i bk14: 3636a 9025400i bk15: 3556a 9031774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130024
Row_Buffer_Locality_read = 0.130040
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.675349
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081689
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025863 
total_CMD = 9240886 
util_bw = 239000 
Wasted_Col = 761610 
Wasted_Row = 308537 
Idle = 7931739 

BW Util Bottlenecks: 
RCDc_limit = 1028599 
RCDWRc_limit = 60 
WTRc_limit = 440 
RTWc_limit = 1979 
CCDLc_limit = 26990 
rwq = 0 
CCDLc_limit_alone = 26848 
WTRc_limit_alone = 424 
RTWc_limit_alone = 1853 

Commands details: 
total_CMD = 9240886 
n_nop = 9082776 
Read = 59728 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 51981 
n_pre = 51965 
n_ref = 2891422515659624736 
n_req = 59735 
total_req = 59750 

Dual Bus Interface Util: 
issued_total_row = 103946 
issued_total_col = 59750 
Row_Bus_Util =  0.011248 
CoL_Bus_Util = 0.006466 
Either_Row_CoL_Bus_Util = 0.017110 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.035330 
queue_avg = 0.292466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292466
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9062793 n_act=60034 n_pre=60018 n_ref_event=2891422515659624736 n_req=69276 n_rd=69252 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.03001
n_activity=1530936 dram_eff=0.1812
bk0: 4264a 8981274i bk1: 4286a 8974448i bk2: 4474a 8958591i bk3: 4210a 8984876i bk4: 4496a 8958192i bk5: 4447a 8960342i bk6: 4287a 8975537i bk7: 4280a 8971960i bk8: 4448a 8952034i bk9: 4447a 8949504i bk10: 4317a 8959241i bk11: 4186a 8976367i bk12: 4514a 8947112i bk13: 4226a 8964003i bk14: 4252a 8959733i bk15: 4118a 8976977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133582
Row_Buffer_Locality_read = 0.133585
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 3.411100
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.077816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030015 
total_CMD = 9240886 
util_bw = 277364 
Wasted_Col = 778670 
Wasted_Row = 266156 
Idle = 7918696 

BW Util Bottlenecks: 
RCDc_limit = 1124055 
RCDWRc_limit = 176 
WTRc_limit = 2241 
RTWc_limit = 7291 
CCDLc_limit = 40304 
rwq = 0 
CCDLc_limit_alone = 39672 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 6775 

Commands details: 
total_CMD = 9240886 
n_nop = 9062793 
Read = 69252 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 60034 
n_pre = 60018 
n_ref = 2891422515659624736 
n_req = 69276 
total_req = 69341 

Dual Bus Interface Util: 
issued_total_row = 120052 
issued_total_col = 69341 
Row_Bus_Util =  0.012991 
CoL_Bus_Util = 0.007504 
Either_Row_CoL_Bus_Util = 0.019272 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.063450 
queue_avg = 0.438154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9082149 n_act=52379 n_pre=52363 n_ref_event=2891422515659624736 n_req=60045 n_rd=60024 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.02601
n_activity=1511837 dram_eff=0.159
bk0: 3804a 9030842i bk1: 3628a 9040418i bk2: 4018a 9017683i bk3: 3699a 9041155i bk4: 3891a 9024017i bk5: 3743a 9032437i bk6: 3815a 9028807i bk7: 3787a 9031241i bk8: 3862a 9017071i bk9: 3633a 9030374i bk10: 3847a 9023288i bk11: 3684a 9030187i bk12: 3710a 9024507i bk13: 3620a 9029944i bk14: 3642a 9033414i bk15: 3641a 9031337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127854
Row_Buffer_Locality_read = 0.127882
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 2.669409
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085252
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026013 
total_CMD = 9240886 
util_bw = 240384 
Wasted_Col = 762520 
Wasted_Row = 297541 
Idle = 7940441 

BW Util Bottlenecks: 
RCDc_limit = 1035450 
RCDWRc_limit = 203 
WTRc_limit = 1104 
RTWc_limit = 490 
CCDLc_limit = 28094 
rwq = 0 
CCDLc_limit_alone = 28051 
WTRc_limit_alone = 1083 
RTWc_limit_alone = 468 

Commands details: 
total_CMD = 9240886 
n_nop = 9082149 
Read = 60024 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 52379 
n_pre = 52363 
n_ref = 2891422515659624736 
n_req = 60045 
total_req = 60096 

Dual Bus Interface Util: 
issued_total_row = 104742 
issued_total_col = 60096 
Row_Bus_Util =  0.011335 
CoL_Bus_Util = 0.006503 
Either_Row_CoL_Bus_Util = 0.017178 
Issued_on_Two_Bus_Simul_Util = 0.000660 
issued_two_Eff = 0.038435 
queue_avg = 0.250900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9072180 n_act=55922 n_pre=55906 n_ref_event=2891422515659624736 n_req=64366 n_rd=64349 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02788
n_activity=1506279 dram_eff=0.1711
bk0: 4216a 8994380i bk1: 4011a 9010594i bk2: 4053a 9008135i bk3: 3942a 9011625i bk4: 3987a 9009513i bk5: 3935a 9013619i bk6: 4249a 8992961i bk7: 3958a 9009847i bk8: 4158a 8986928i bk9: 4040a 9000968i bk10: 4245a 8990459i bk11: 4019a 9005278i bk12: 4120a 8992253i bk13: 3846a 9009468i bk14: 3889a 9003338i bk15: 3681a 9017727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131389
Row_Buffer_Locality_read = 0.131393
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 2.976834
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.079000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027883 
total_CMD = 9240886 
util_bw = 257664 
Wasted_Col = 771723 
Wasted_Row = 276693 
Idle = 7934806 

BW Util Bottlenecks: 
RCDc_limit = 1080148 
RCDWRc_limit = 141 
WTRc_limit = 1420 
RTWc_limit = 4410 
CCDLc_limit = 33471 
rwq = 0 
CCDLc_limit_alone = 33128 
WTRc_limit_alone = 1358 
RTWc_limit_alone = 4129 

Commands details: 
total_CMD = 9240886 
n_nop = 9072180 
Read = 64349 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 55922 
n_pre = 55906 
n_ref = 2891422515659624736 
n_req = 64366 
total_req = 64416 

Dual Bus Interface Util: 
issued_total_row = 111828 
issued_total_col = 64416 
Row_Bus_Util =  0.012101 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.018256 
Issued_on_Two_Bus_Simul_Util = 0.000816 
issued_two_Eff = 0.044681 
queue_avg = 0.336188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336188
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9070983 n_act=56858 n_pre=56842 n_ref_event=3544670595274797939 n_req=65514 n_rd=65484 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.02839
n_activity=1498645 dram_eff=0.1751
bk0: 4039a 8994727i bk1: 4338a 8972591i bk2: 3914a 9009815i bk3: 4130a 8993089i bk4: 4011a 8996458i bk5: 4413a 8968445i bk6: 3948a 8998927i bk7: 4302a 8970315i bk8: 3916a 8991583i bk9: 4389a 8958500i bk10: 3984a 8990695i bk11: 4316a 8967369i bk12: 3801a 8998805i bk13: 4046a 8979482i bk14: 3859a 8994872i bk15: 4078a 8984222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132277
Row_Buffer_Locality_read = 0.132277
Row_Buffer_Locality_write = 0.133333
Bank_Level_Parallism = 3.228657
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.071043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028394 
total_CMD = 9240886 
util_bw = 262384 
Wasted_Col = 762629 
Wasted_Row = 270888 
Idle = 7944985 

BW Util Bottlenecks: 
RCDc_limit = 1080950 
RCDWRc_limit = 205 
WTRc_limit = 1972 
RTWc_limit = 8461 
CCDLc_limit = 36056 
rwq = 0 
CCDLc_limit_alone = 35363 
WTRc_limit_alone = 1881 
RTWc_limit_alone = 7859 

Commands details: 
total_CMD = 9240886 
n_nop = 9070983 
Read = 65484 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 56858 
n_pre = 56842 
n_ref = 3544670595274797939 
n_req = 65514 
total_req = 65596 

Dual Bus Interface Util: 
issued_total_row = 113700 
issued_total_col = 65596 
Row_Bus_Util =  0.012304 
CoL_Bus_Util = 0.007098 
Either_Row_CoL_Bus_Util = 0.018386 
Issued_on_Two_Bus_Simul_Util = 0.001016 
issued_two_Eff = 0.055284 
queue_avg = 0.386015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9077592 n_act=53987 n_pre=53971 n_ref_event=3544670595274797939 n_req=61918 n_rd=61897 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02683
n_activity=1510480 dram_eff=0.1641
bk0: 3839a 9028887i bk1: 3891a 9022455i bk2: 3813a 9028090i bk3: 3864a 9030459i bk4: 3982a 9018996i bk5: 3944a 9024590i bk6: 3933a 9017954i bk7: 3946a 9015967i bk8: 3880a 9012923i bk9: 3845a 9014706i bk10: 4060a 9006591i bk11: 3900a 9015171i bk12: 3915a 9012665i bk13: 3711a 9023683i bk14: 3691a 9028996i bk15: 3683a 9027126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128283
Row_Buffer_Locality_read = 0.128326
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.759945
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.080155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026827 
total_CMD = 9240886 
util_bw = 247908 
Wasted_Col = 769772 
Wasted_Row = 290311 
Idle = 7932895 

BW Util Bottlenecks: 
RCDc_limit = 1058147 
RCDWRc_limit = 193 
WTRc_limit = 1394 
RTWc_limit = 945 
CCDLc_limit = 29504 
rwq = 0 
CCDLc_limit_alone = 29383 
WTRc_limit_alone = 1326 
RTWc_limit_alone = 892 

Commands details: 
total_CMD = 9240886 
n_nop = 9077592 
Read = 61897 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 53987 
n_pre = 53971 
n_ref = 3544670595274797939 
n_req = 61918 
total_req = 61977 

Dual Bus Interface Util: 
issued_total_row = 107958 
issued_total_col = 61977 
Row_Bus_Util =  0.011683 
CoL_Bus_Util = 0.006707 
Either_Row_CoL_Bus_Util = 0.017671 
Issued_on_Two_Bus_Simul_Util = 0.000719 
issued_two_Eff = 0.040669 
queue_avg = 0.270493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270493
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240886 n_nop=9082971 n_act=51763 n_pre=51747 n_ref_event=3544670595274797939 n_req=59595 n_rd=59580 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02581
n_activity=1527223 dram_eff=0.1562
bk0: 3891a 9029482i bk1: 3741a 9035191i bk2: 3776a 9033126i bk3: 3641a 9041853i bk4: 3902a 9029714i bk5: 3600a 9044794i bk6: 3987a 9017324i bk7: 3561a 9039950i bk8: 3859a 9020497i bk9: 3645a 9030364i bk10: 3826a 9024197i bk11: 3650a 9032593i bk12: 3717a 9026707i bk13: 3490a 9042474i bk14: 3799a 9026794i bk15: 3495a 9045173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131571
Row_Buffer_Locality_read = 0.131605
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.609703
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.089003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025814 
total_CMD = 9240886 
util_bw = 238544 
Wasted_Col = 763258 
Wasted_Row = 307918 
Idle = 7931166 

BW Util Bottlenecks: 
RCDc_limit = 1027743 
RCDWRc_limit = 173 
WTRc_limit = 807 
RTWc_limit = 843 
CCDLc_limit = 26716 
rwq = 0 
CCDLc_limit_alone = 26632 
WTRc_limit_alone = 775 
RTWc_limit_alone = 791 

Commands details: 
total_CMD = 9240886 
n_nop = 9082971 
Read = 59580 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 51763 
n_pre = 51747 
n_ref = 3544670595274797939 
n_req = 59595 
total_req = 59636 

Dual Bus Interface Util: 
issued_total_row = 103510 
issued_total_col = 59636 
Row_Bus_Util =  0.011201 
CoL_Bus_Util = 0.006453 
Either_Row_CoL_Bus_Util = 0.017089 
Issued_on_Two_Bus_Simul_Util = 0.000566 
issued_two_Eff = 0.033125 
queue_avg = 0.259034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282766, Miss = 30415, Miss_rate = 0.108, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[1]: Access = 284865, Miss = 29559, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 293019, Miss = 31682, Miss_rate = 0.108, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 283790, Miss = 31985, Miss_rate = 0.113, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 283794, Miss = 31185, Miss_rate = 0.110, Pending_hits = 8, Reservation_fails = 59
L2_cache_bank[5]: Access = 285961, Miss = 30862, Miss_rate = 0.108, Pending_hits = 5, Reservation_fails = 281
L2_cache_bank[6]: Access = 286820, Miss = 30632, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 290137, Miss = 30881, Miss_rate = 0.106, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 288356, Miss = 32731, Miss_rate = 0.114, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[9]: Access = 291532, Miss = 31730, Miss_rate = 0.109, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 284402, Miss = 30073, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281687, Miss = 29655, Miss_rate = 0.105, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 280960, Miss = 35054, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 287750, Miss = 34204, Miss_rate = 0.119, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 287921, Miss = 30594, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 282057, Miss = 29436, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 286581, Miss = 32924, Miss_rate = 0.115, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[17]: Access = 287429, Miss = 31432, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 284623, Miss = 31476, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 8
L2_cache_bank[19]: Access = 287459, Miss = 34016, Miss_rate = 0.118, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[20]: Access = 285818, Miss = 31113, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 283304, Miss = 30786, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 21
L2_cache_bank[22]: Access = 284208, Miss = 30759, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 280607, Miss = 28823, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6855846
L2_total_cache_misses = 752007
L2_total_cache_miss_rate = 0.1097
L2_total_cache_pending_hits = 282
L2_total_cache_reservation_fails = 369
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6084261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6836499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19347
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 369
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6855846
icnt_total_pkts_simt_to_mem=6855846
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6855846
Req_Network_cycles = 3603436
Req_Network_injected_packets_per_cycle =       1.9026 
Req_Network_conflicts_per_cycle =       1.4418
Req_Network_conflicts_per_cycle_util =       8.3180
Req_Bank_Level_Parallism =      10.9764
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1056
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1233

Reply_Network_injected_packets_num = 6855846
Reply_Network_cycles = 3603436
Reply_Network_injected_packets_per_cycle =        1.9026
Reply_Network_conflicts_per_cycle =        0.8426
Reply_Network_conflicts_per_cycle_util =       4.8656
Reply_Bank_Level_Parallism =      10.9863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2190
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0634
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 27 sec (10107 sec)
gpgpu_simulation_rate = 5402 (inst/sec)
gpgpu_simulation_rate = 356 (cycle/sec)
gpgpu_silicon_slowdown = 3834269x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 10103818.810000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 18.354000 ms.
Correct
GPGPU-Sim: *** exit detected ***
