;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP 100, 200
	JMP 100, 200
	SUB 49, @-1
	SPL 0, <-2
	CMP 0, 0
	JMP 100, 200
	JMN @12, #200
	SUB 9, @-1
	JMP 100, 200
	SLT 30, 9
	SUB 149, 0
	SUB @127, 106
	SUB @127, 104
	SUB 9, @-1
	SUB 9, <-1
	SUB 9, @-1
	SLT 149, 0
	SUB @121, 103
	SUB @121, 103
	JMP 100, 200
	SPL 0, <402
	CMP 490, 0
	SLT 20, @12
	SUB 0, 0
	CMP 0, 0
	CMP 0, 0
	CMP 0, 0
	SUB 9, @-1
	SUB 9, @-1
	SUB #14, 0
	SUB 941, 100
	SPL 30, 9
	SPL 30, 9
	SUB #0, -40
	SPL 0, <402
	SUB 94, @10
	CMP 490, 0
	CMP @121, 103
	CMP 490, 0
	CMP 490, -1
	SLT @149, 0
	ADD #-270, <1
	JMZ 0, 900
	MOV -1, <-20
	JMZ 0, 900
	MOV -7, <-20
	JMZ 0, 900
