// Seed: 1110803168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(posedge 1 or id_3) id_2)
  else;
  module_2 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_0.id_5 = 0;
endmodule
