Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 12:24:27 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    58          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.763        0.000                      0                  168        0.130        0.000                      0                  168        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.763        0.000                      0                  168        0.130        0.000                      0                  168        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.366ns (28.625%)  route 3.406ns (71.375%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 f  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.854     6.457    spi_master_inst/clk_div_counter[2]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.327     6.784 f  spi_master_inst/FSM_onehot_next_state[3]_i_4/O
                         net (fo=1, routed)           0.684     7.467    spi_master_inst/FSM_onehot_next_state[3]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.348     7.815 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=3, routed)           0.683     8.498    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  spi_master_inst/miso_buffer[12]_i_2/O
                         net (fo=13, routed)          0.842     9.464    spi_master_inst/bit_count
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.148     9.612 r  spi_master_inst/miso_buffer[7]_i_1/O
                         net (fo=1, routed)           0.344     9.956    spi_master_inst/miso_buffer[7]
    SLICE_X0Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.518    14.890    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X0Y37          FDRE (Setup_fdre_C_CE)      -0.409    14.718    spi_master_inst/miso_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.336ns (28.082%)  route 3.421ns (71.918%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 f  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.854     6.457    spi_master_inst/clk_div_counter[2]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.327     6.784 f  spi_master_inst/FSM_onehot_next_state[3]_i_4/O
                         net (fo=1, routed)           0.684     7.467    spi_master_inst/FSM_onehot_next_state[3]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.348     7.815 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=3, routed)           0.683     8.498    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  spi_master_inst/miso_buffer[12]_i_2/O
                         net (fo=13, routed)          0.582     9.204    spi_master_inst/bit_count
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.118     9.322 r  spi_master_inst/miso_buffer[9]_i_1/O
                         net (fo=1, routed)           0.619     9.941    spi_master_inst/miso_buffer[9]
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.517    14.889    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.407    14.719    spi_master_inst/miso_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.804ns (54.259%)  route 2.364ns (45.740%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.185    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.819     6.460    spi_master_inst/counter_reg[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     6.584 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.584    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.134 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.134    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.248    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.544     8.907    spi_master_inst_n_3
    SLICE_X1Y34          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.031    counter[0]_i_7_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.563    counter_reg[0]_i_2_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    counter_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    counter_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    counter_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.353 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.353    counter_reg[20]_i_1_n_6
    SLICE_X1Y39          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.520    14.892    Clock100MHz_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.342ns (27.249%)  route 3.583ns (72.751%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 f  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.854     6.457    spi_master_inst/clk_div_counter[2]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.327     6.784 f  spi_master_inst/FSM_onehot_next_state[3]_i_4/O
                         net (fo=1, routed)           0.684     7.467    spi_master_inst/FSM_onehot_next_state[3]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.348     7.815 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=3, routed)           0.683     8.498    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  spi_master_inst/miso_buffer[12]_i_2/O
                         net (fo=13, routed)          0.842     9.464    spi_master_inst/bit_count
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     9.588 r  spi_master_inst/miso_buffer[12]_i_1/O
                         net (fo=1, routed)           0.521    10.109    spi_master_inst/miso_buffer[12]
    SLICE_X2Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.517    14.889    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_CE)      -0.169    14.957    spi_master_inst/miso_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 2.783ns (54.073%)  route 2.364ns (45.927%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.185    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.819     6.460    spi_master_inst/counter_reg[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     6.584 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.584    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.134 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.134    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.248    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.544     8.907    spi_master_inst_n_3
    SLICE_X1Y34          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.031    counter[0]_i_7_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.563    counter_reg[0]_i_2_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    counter_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    counter_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    counter_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.332 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.332    counter_reg[20]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.520    14.892    Clock100MHz_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.337ns (28.886%)  route 3.292ns (71.114%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 f  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.854     6.457    spi_master_inst/clk_div_counter[2]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.327     6.784 f  spi_master_inst/FSM_onehot_next_state[3]_i_4/O
                         net (fo=1, routed)           0.684     7.467    spi_master_inst/FSM_onehot_next_state[3]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.348     7.815 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=3, routed)           0.683     8.498    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  spi_master_inst/miso_buffer[12]_i_2/O
                         net (fo=13, routed)          0.736     9.359    spi_master_inst/bit_count
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.119     9.478 r  spi_master_inst/miso_buffer[11]_i_1/O
                         net (fo=1, routed)           0.335     9.812    spi_master_inst/miso_buffer[11]
    SLICE_X3Y39          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.520    14.892    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.413    14.716    spi_master_inst/miso_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 2.709ns (53.403%)  route 2.364ns (46.597%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.185    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.819     6.460    spi_master_inst/counter_reg[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     6.584 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.584    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.134 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.134    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.248    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.544     8.907    spi_master_inst_n_3
    SLICE_X1Y34          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.031    counter[0]_i_7_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.563    counter_reg[0]_i_2_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    counter_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    counter_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    counter_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.258 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.258    counter_reg[20]_i_1_n_5
    SLICE_X1Y39          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.520    14.892    Clock100MHz_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.342ns (27.987%)  route 3.453ns (72.013%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 f  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.854     6.457    spi_master_inst/clk_div_counter[2]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.327     6.784 f  spi_master_inst/FSM_onehot_next_state[3]_i_4/O
                         net (fo=1, routed)           0.684     7.467    spi_master_inst/FSM_onehot_next_state[3]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.348     7.815 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=3, routed)           0.683     8.498    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  spi_master_inst/miso_buffer[12]_i_2/O
                         net (fo=13, routed)          0.620     9.243    spi_master_inst/bit_count
    SLICE_X3Y38          LUT5 (Prop_lut5_I0_O)        0.124     9.367 r  spi_master_inst/miso_buffer[6]_i_1/O
                         net (fo=1, routed)           0.612     9.979    spi_master_inst/miso_buffer[6]
    SLICE_X3Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.891    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.923    spi_master_inst/miso_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.334ns (28.850%)  route 3.290ns (71.150%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.603 f  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.854     6.457    spi_master_inst/clk_div_counter[2]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.327     6.784 f  spi_master_inst/FSM_onehot_next_state[3]_i_4/O
                         net (fo=1, routed)           0.684     7.467    spi_master_inst/FSM_onehot_next_state[3]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.348     7.815 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=3, routed)           0.683     8.498    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  spi_master_inst/miso_buffer[12]_i_2/O
                         net (fo=13, routed)          0.735     9.357    spi_master_inst/bit_count
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.116     9.473 r  spi_master_inst/miso_buffer[8]_i_1/O
                         net (fo=1, routed)           0.334     9.808    spi_master_inst/miso_buffer[8]
    SLICE_X2Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.891    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_CE)      -0.373    14.755    spi_master_inst/miso_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.693ns (53.255%)  route 2.364ns (46.745%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.185    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.819     6.460    spi_master_inst/counter_reg[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     6.584 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.584    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.134 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.134    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.248    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.544     8.907    spi_master_inst_n_3
    SLICE_X1Y34          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.031    counter[0]_i_7_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.563    counter_reg[0]_i_2_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    counter_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    counter_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    counter_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.019    counter_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.242 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.242    counter_reg[20]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.520    14.892    Clock100MHz_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X7Y33          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDSE (Prop_fdse_C_Q)         0.141     1.644 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.087     1.731    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.085     1.601    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  spi_master_inst/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.059     1.691    spi_master_inst/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X2Y31          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.010     1.526    spi_master_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    Clock100MHz_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.735    next_state[1]
    SLICE_X2Y32          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.018    Clock100MHz_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.060     1.564    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/clk_div_counter_reg[6]/Q
                         net (fo=3, routed)           0.159     1.806    spi_master_inst/clk_div_counter[6]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.851    spi_master_inst/clk_div_counter[7]_i_2_n_0
    SLICE_X2Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.019    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.639    spi_master_inst/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.148     1.651 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.087     1.738    spi_master_inst/Q[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.098     1.836 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    spi_master_inst_n_4
    SLICE_X2Y31          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     1.624    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.945%)  route 0.135ns (42.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=8, routed)           0.135     1.781    spi_master_inst/clk_div_counter[0]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  spi_master_inst/clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    spi_master_inst/clk_div_counter[4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.019    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092     1.611    spi_master_inst/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.118     1.785    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X7Y33          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X7Y33          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X7Y33          FDSE (Hold_fdse_C_D)         0.091     1.607    spi_master_inst/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.119     1.786    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  spi_master_inst/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    spi_master_inst/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.092     1.608    spi_master_inst/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.586%)  route 0.125ns (37.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.125     1.768    lcd_clk_cnt_reg[26]
    SLICE_X15Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.813    lcd_reset_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.836     1.994    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.091     1.586    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 spi_start_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.945%)  route 0.154ns (42.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  spi_start_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_start_pulse_reg/Q
                         net (fo=3, routed)           0.154     1.821    spi_master_inst/start
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.048     1.869 r  spi_master_inst/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.869    spi_master_inst/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X3Y31          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.107     1.623    spi_master_inst/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.618ns  (logic 13.654ns (35.357%)  route 24.964ns (64.643%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  U2/temperature_int_reg[3]/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[3]/Q
                         net (fo=99, routed)          2.702     3.161    U2/temperature_int_reg[3]
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.146     3.307 r  U2/znak[3]_i_274/O
                         net (fo=4, routed)           0.643     3.950    U2/znak[3]_i_274_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     4.680 r  U2/znak_reg[1]_i_587/CO[3]
                         net (fo=1, routed)           0.000     4.680    U2/znak_reg[1]_i_587_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  U2/znak_reg[1]_i_469/CO[3]
                         net (fo=1, routed)           0.000     4.794    U2/znak_reg[1]_i_469_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.951 r  U2/znak_reg[1]_i_292/CO[1]
                         net (fo=36, routed)          1.231     6.182    U2/znak_reg[1]_i_292_n_2
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.967 r  U2/znak_reg[1]_i_320/CO[3]
                         net (fo=6, routed)           0.807     7.774    U2/znak_reg[1]_i_320_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.372 r  U2/znak_reg[1]_i_321/O[1]
                         net (fo=3, routed)           0.586     8.958    U2/znak_reg[1]_i_321_n_6
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.303     9.261 r  U2/znak[3]_i_630/O
                         net (fo=1, routed)           0.624     9.885    U2/znak[3]_i_630_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.435 r  U2/znak_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    10.435    U2/znak_reg[3]_i_441_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  U2/znak_reg[1]_i_615/CO[3]
                         net (fo=1, routed)           0.000    10.552    U2/znak_reg[1]_i_615_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  U2/znak_reg[1]_i_503/CO[3]
                         net (fo=1, routed)           0.000    10.669    U2/znak_reg[1]_i_503_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.888 r  U2/znak_reg[1]_i_345/O[0]
                         net (fo=3, routed)           0.991    11.879    U2/znak_reg[1]_i_345_n_7
    SLICE_X11Y51         LUT3 (Prop_lut3_I1_O)        0.323    12.202 r  U2/znak[1]_i_502/O
                         net (fo=2, routed)           0.449    12.652    U2/znak[1]_i_502_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I1_O)        0.355    13.007 r  U2/znak[1]_i_337/O
                         net (fo=2, routed)           0.699    13.705    U2/znak[1]_i_337_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.327    14.032 r  U2/znak[1]_i_341/O
                         net (fo=1, routed)           0.000    14.032    U2/znak[1]_i_341_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.433 r  U2/znak_reg[1]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.433    U2/znak_reg[1]_i_180_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.672 r  U2/znak_reg[1]_i_80/O[2]
                         net (fo=8, routed)           1.446    16.118    U2/znak_reg[1]_i_80_n_5
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.302    16.420 r  U2/znak[1]_i_79/O
                         net (fo=1, routed)           0.000    16.420    U2/znak[1]_i_79_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.964 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.862    17.826    U2/znak_reg[1]_i_32_n_5
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.301    18.127 r  U2/znak[1]_i_72/O
                         net (fo=1, routed)           0.000    18.127    U2/znak[1]_i_72_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.528 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.528    U2/znak_reg[1]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.799 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.137    19.936    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.399    20.335 r  U2/znak[1]_i_413/O
                         net (fo=78, routed)          2.998    23.333    U2/znak[1]_i_413_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I1_O)        0.328    23.661 r  U2/znak[1]_i_535/O
                         net (fo=2, routed)           0.626    24.288    U2/znak[1]_i_535_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.814 r  U2/znak_reg[1]_i_686/CO[3]
                         net (fo=1, routed)           0.000    24.814    U2/znak_reg[1]_i_686_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.928 r  U2/znak_reg[1]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.928    U2/znak_reg[1]_i_634_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.042 r  U2/znak_reg[1]_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.042    U2/znak_reg[1]_i_528_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.156 r  U2/znak_reg[1]_i_377/CO[3]
                         net (fo=1, routed)           0.000    25.156    U2/znak_reg[1]_i_377_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.270 r  U2/znak_reg[1]_i_212/CO[3]
                         net (fo=1, routed)           0.001    25.270    U2/znak_reg[1]_i_212_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.509 r  U2/znak_reg[1]_i_442/O[2]
                         net (fo=4, routed)           1.133    26.643    U2/znak_reg[1]_i_442_n_5
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.302    26.945 r  U2/znak[1]_i_242/O
                         net (fo=1, routed)           0.784    27.729    U2/znak[1]_i_242_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    28.167 r  U2/znak_reg[1]_i_104/O[3]
                         net (fo=3, routed)           0.818    28.985    U2/znak_reg[1]_i_104_n_4
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.306    29.291 r  U2/znak[1]_i_106/O
                         net (fo=2, routed)           1.413    30.704    U2/znak[1]_i_106_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I1_O)        0.152    30.856 r  U2/znak[1]_i_40/O
                         net (fo=2, routed)           0.817    31.673    U2/znak[1]_i_40_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.326    31.999 r  U2/znak[1]_i_44/O
                         net (fo=1, routed)           0.000    31.999    U2/znak[1]_i_44_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.379 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.001    32.380    U2/znak_reg[1]_i_19_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.599 r  U2/znak_reg[1]_i_35/O[0]
                         net (fo=2, routed)           0.450    33.049    U2/znak_reg[1]_i_35_n_7
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    33.768 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.749    34.517    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.303    34.820 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    34.820    U2/znak[1]_i_10_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    35.068 f  U2/znak_reg[1]_i_5/O[3]
                         net (fo=3, routed)           1.441    36.509    U2/znak_reg[1]_i_5_n_4
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.306    36.815 r  U2/znak[2]_i_5/O
                         net (fo=1, routed)           0.593    37.407    U2/znak[2]_i_5_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.124    37.531 r  U2/znak[2]_i_3/O
                         net (fo=1, routed)           0.962    38.494    U2/znak[2]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    38.618 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    38.618    U2/p_1_in[2]
    SLICE_X12Y37         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.413ns  (logic 13.749ns (35.793%)  route 24.664ns (64.207%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  U2/temperature_int_reg[3]/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[3]/Q
                         net (fo=99, routed)          2.702     3.161    U2/temperature_int_reg[3]
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.146     3.307 r  U2/znak[3]_i_274/O
                         net (fo=4, routed)           0.643     3.950    U2/znak[3]_i_274_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     4.680 r  U2/znak_reg[1]_i_587/CO[3]
                         net (fo=1, routed)           0.000     4.680    U2/znak_reg[1]_i_587_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  U2/znak_reg[1]_i_469/CO[3]
                         net (fo=1, routed)           0.000     4.794    U2/znak_reg[1]_i_469_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.951 r  U2/znak_reg[1]_i_292/CO[1]
                         net (fo=36, routed)          1.231     6.182    U2/znak_reg[1]_i_292_n_2
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.967 r  U2/znak_reg[1]_i_320/CO[3]
                         net (fo=6, routed)           0.807     7.774    U2/znak_reg[1]_i_320_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.372 r  U2/znak_reg[1]_i_321/O[1]
                         net (fo=3, routed)           0.586     8.958    U2/znak_reg[1]_i_321_n_6
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.303     9.261 r  U2/znak[3]_i_630/O
                         net (fo=1, routed)           0.624     9.885    U2/znak[3]_i_630_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.435 r  U2/znak_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    10.435    U2/znak_reg[3]_i_441_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  U2/znak_reg[1]_i_615/CO[3]
                         net (fo=1, routed)           0.000    10.552    U2/znak_reg[1]_i_615_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  U2/znak_reg[1]_i_503/CO[3]
                         net (fo=1, routed)           0.000    10.669    U2/znak_reg[1]_i_503_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.888 r  U2/znak_reg[1]_i_345/O[0]
                         net (fo=3, routed)           0.991    11.879    U2/znak_reg[1]_i_345_n_7
    SLICE_X11Y51         LUT3 (Prop_lut3_I1_O)        0.323    12.202 r  U2/znak[1]_i_502/O
                         net (fo=2, routed)           0.449    12.652    U2/znak[1]_i_502_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I1_O)        0.355    13.007 r  U2/znak[1]_i_337/O
                         net (fo=2, routed)           0.699    13.705    U2/znak[1]_i_337_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.327    14.032 r  U2/znak[1]_i_341/O
                         net (fo=1, routed)           0.000    14.032    U2/znak[1]_i_341_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.433 r  U2/znak_reg[1]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.433    U2/znak_reg[1]_i_180_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.672 r  U2/znak_reg[1]_i_80/O[2]
                         net (fo=8, routed)           1.446    16.118    U2/znak_reg[1]_i_80_n_5
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.302    16.420 r  U2/znak[1]_i_79/O
                         net (fo=1, routed)           0.000    16.420    U2/znak[1]_i_79_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.964 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.862    17.826    U2/znak_reg[1]_i_32_n_5
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.301    18.127 r  U2/znak[1]_i_72/O
                         net (fo=1, routed)           0.000    18.127    U2/znak[1]_i_72_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.528 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.528    U2/znak_reg[1]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.799 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.137    19.936    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.399    20.335 r  U2/znak[1]_i_413/O
                         net (fo=78, routed)          2.998    23.333    U2/znak[1]_i_413_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I1_O)        0.328    23.661 r  U2/znak[1]_i_535/O
                         net (fo=2, routed)           0.626    24.288    U2/znak[1]_i_535_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.814 r  U2/znak_reg[1]_i_686/CO[3]
                         net (fo=1, routed)           0.000    24.814    U2/znak_reg[1]_i_686_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.928 r  U2/znak_reg[1]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.928    U2/znak_reg[1]_i_634_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.042 r  U2/znak_reg[1]_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.042    U2/znak_reg[1]_i_528_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.156 r  U2/znak_reg[1]_i_377/CO[3]
                         net (fo=1, routed)           0.000    25.156    U2/znak_reg[1]_i_377_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.270 r  U2/znak_reg[1]_i_212/CO[3]
                         net (fo=1, routed)           0.001    25.270    U2/znak_reg[1]_i_212_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.509 r  U2/znak_reg[1]_i_442/O[2]
                         net (fo=4, routed)           1.133    26.643    U2/znak_reg[1]_i_442_n_5
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.302    26.945 r  U2/znak[1]_i_242/O
                         net (fo=1, routed)           0.784    27.729    U2/znak[1]_i_242_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    28.167 r  U2/znak_reg[1]_i_104/O[3]
                         net (fo=3, routed)           0.818    28.985    U2/znak_reg[1]_i_104_n_4
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.306    29.291 r  U2/znak[1]_i_106/O
                         net (fo=2, routed)           1.413    30.704    U2/znak[1]_i_106_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I1_O)        0.152    30.856 r  U2/znak[1]_i_40/O
                         net (fo=2, routed)           0.817    31.673    U2/znak[1]_i_40_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.326    31.999 r  U2/znak[1]_i_44/O
                         net (fo=1, routed)           0.000    31.999    U2/znak[1]_i_44_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.379 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.001    32.380    U2/znak_reg[1]_i_19_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.703 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.706    33.408    U2/znak_reg[1]_i_35_n_6
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    34.127 r  U2/znak_reg[1]_i_18/O[2]
                         net (fo=1, routed)           0.803    34.930    U2/znak_reg[1]_i_18_n_5
    SLICE_X5Y46          LUT6 (Prop_lut6_I5_O)        0.302    35.232 r  U2/znak[3]_i_27/O
                         net (fo=1, routed)           0.000    35.232    U2/znak[3]_i_27_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.479 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.516    36.995    U2/znak_reg[3]_i_16_n_7
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.299    37.294 r  U2/znak[1]_i_6/O
                         net (fo=1, routed)           0.412    37.705    U2/znak[1]_i_6_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.124    37.829 r  U2/znak[1]_i_3/O
                         net (fo=1, routed)           0.459    38.289    U2/znak[1]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    38.413 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    38.413    U2/p_1_in[1]
    SLICE_X12Y37         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.254ns  (logic 13.884ns (36.295%)  route 24.370ns (63.705%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  U2/temperature_int_reg[3]/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[3]/Q
                         net (fo=99, routed)          2.702     3.161    U2/temperature_int_reg[3]
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.146     3.307 r  U2/znak[3]_i_274/O
                         net (fo=4, routed)           0.643     3.950    U2/znak[3]_i_274_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     4.680 r  U2/znak_reg[1]_i_587/CO[3]
                         net (fo=1, routed)           0.000     4.680    U2/znak_reg[1]_i_587_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  U2/znak_reg[1]_i_469/CO[3]
                         net (fo=1, routed)           0.000     4.794    U2/znak_reg[1]_i_469_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.951 r  U2/znak_reg[1]_i_292/CO[1]
                         net (fo=36, routed)          1.231     6.182    U2/znak_reg[1]_i_292_n_2
    SLICE_X13Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     6.967 r  U2/znak_reg[1]_i_320/CO[3]
                         net (fo=6, routed)           0.807     7.774    U2/znak_reg[1]_i_320_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.372 r  U2/znak_reg[1]_i_321/O[1]
                         net (fo=3, routed)           0.586     8.958    U2/znak_reg[1]_i_321_n_6
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.303     9.261 r  U2/znak[3]_i_630/O
                         net (fo=1, routed)           0.624     9.885    U2/znak[3]_i_630_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.435 r  U2/znak_reg[3]_i_441/CO[3]
                         net (fo=1, routed)           0.000    10.435    U2/znak_reg[3]_i_441_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  U2/znak_reg[1]_i_615/CO[3]
                         net (fo=1, routed)           0.000    10.552    U2/znak_reg[1]_i_615_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  U2/znak_reg[1]_i_503/CO[3]
                         net (fo=1, routed)           0.000    10.669    U2/znak_reg[1]_i_503_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.888 r  U2/znak_reg[1]_i_345/O[0]
                         net (fo=3, routed)           0.991    11.879    U2/znak_reg[1]_i_345_n_7
    SLICE_X11Y51         LUT3 (Prop_lut3_I1_O)        0.323    12.202 r  U2/znak[1]_i_502/O
                         net (fo=2, routed)           0.449    12.652    U2/znak[1]_i_502_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I1_O)        0.355    13.007 r  U2/znak[1]_i_337/O
                         net (fo=2, routed)           0.699    13.705    U2/znak[1]_i_337_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.327    14.032 r  U2/znak[1]_i_341/O
                         net (fo=1, routed)           0.000    14.032    U2/znak[1]_i_341_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.433 r  U2/znak_reg[1]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.433    U2/znak_reg[1]_i_180_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.672 r  U2/znak_reg[1]_i_80/O[2]
                         net (fo=8, routed)           1.446    16.118    U2/znak_reg[1]_i_80_n_5
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.302    16.420 r  U2/znak[1]_i_79/O
                         net (fo=1, routed)           0.000    16.420    U2/znak[1]_i_79_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.964 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.862    17.826    U2/znak_reg[1]_i_32_n_5
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.301    18.127 r  U2/znak[1]_i_72/O
                         net (fo=1, routed)           0.000    18.127    U2/znak[1]_i_72_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.528 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.528    U2/znak_reg[1]_i_29_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.799 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.137    19.936    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.399    20.335 r  U2/znak[1]_i_413/O
                         net (fo=78, routed)          2.998    23.333    U2/znak[1]_i_413_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I1_O)        0.328    23.661 r  U2/znak[1]_i_535/O
                         net (fo=2, routed)           0.626    24.288    U2/znak[1]_i_535_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.814 r  U2/znak_reg[1]_i_686/CO[3]
                         net (fo=1, routed)           0.000    24.814    U2/znak_reg[1]_i_686_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.928 r  U2/znak_reg[1]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.928    U2/znak_reg[1]_i_634_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.042 r  U2/znak_reg[1]_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.042    U2/znak_reg[1]_i_528_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.156 r  U2/znak_reg[1]_i_377/CO[3]
                         net (fo=1, routed)           0.000    25.156    U2/znak_reg[1]_i_377_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.270 r  U2/znak_reg[1]_i_212/CO[3]
                         net (fo=1, routed)           0.001    25.270    U2/znak_reg[1]_i_212_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.509 r  U2/znak_reg[1]_i_442/O[2]
                         net (fo=4, routed)           1.133    26.643    U2/znak_reg[1]_i_442_n_5
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.302    26.945 r  U2/znak[1]_i_242/O
                         net (fo=1, routed)           0.784    27.729    U2/znak[1]_i_242_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    28.167 r  U2/znak_reg[1]_i_104/O[3]
                         net (fo=3, routed)           0.818    28.985    U2/znak_reg[1]_i_104_n_4
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.306    29.291 r  U2/znak[1]_i_106/O
                         net (fo=2, routed)           1.413    30.704    U2/znak[1]_i_106_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I1_O)        0.152    30.856 r  U2/znak[1]_i_40/O
                         net (fo=2, routed)           0.817    31.673    U2/znak[1]_i_40_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.326    31.999 r  U2/znak[1]_i_44/O
                         net (fo=1, routed)           0.000    31.999    U2/znak[1]_i_44_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.379 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.001    32.380    U2/znak_reg[1]_i_19_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.599 r  U2/znak_reg[1]_i_35/O[0]
                         net (fo=2, routed)           0.450    33.049    U2/znak_reg[1]_i_35_n_7
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    33.768 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.749    34.517    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.303    34.820 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    34.820    U2/znak[1]_i_10_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    35.068 r  U2/znak_reg[1]_i_5/O[3]
                         net (fo=3, routed)           1.441    36.509    U2/znak_reg[1]_i_5_n_4
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.334    36.843 r  U2/znak[3]_i_8/O
                         net (fo=1, routed)           0.799    37.642    U2/znak[3]_i_8_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.326    37.968 r  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.162    38.130    U2/znak[3]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    38.254 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    38.254    U2/p_1_in[3]
    SLICE_X12Y37         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.426ns  (logic 7.540ns (29.655%)  route 17.886ns (70.345%))
  Logic Levels:           22  (CARRY4=11 FDRE=1 LUT3=3 LUT4=2 LUT5=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  U2/temperature_int_reg[7]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.524     0.524 f  U2/temperature_int_reg[7]/Q
                         net (fo=92, routed)          3.713     4.237    U2/temperature_int_reg[7]
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.150     4.387 r  U2/znak[3]_i_685/O
                         net (fo=2, routed)           0.789     5.176    U2/znak[3]_i_685_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.328     5.504 r  U2/znak[3]_i_689/O
                         net (fo=1, routed)           0.000     5.504    U2/znak[3]_i_689_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.036 r  U2/znak_reg[3]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.036    U2/znak_reg[3]_i_495_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.150 r  U2/znak_reg[3]_i_310/CO[3]
                         net (fo=1, routed)           0.000     6.150    U2/znak_reg[3]_i_310_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.307 r  U2/znak_reg[3]_i_196/CO[1]
                         net (fo=32, routed)          0.834     7.140    U2/znak_reg[3]_i_196_n_2
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     7.953 r  U2/znak_reg[3]_i_717/CO[2]
                         net (fo=5, routed)           1.133     9.086    U2/znak_reg[3]_i_717_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     9.852 r  U2/znak_reg[3]_i_543/CO[3]
                         net (fo=17, routed)          1.367    11.219    U2/znak_reg[3]_i_543_n_0
    SLICE_X15Y59         LUT4 (Prop_lut4_I1_O)        0.118    11.337 r  U2/znak[3]_i_537/O
                         net (fo=2, routed)           0.988    12.325    U2/znak[3]_i_537_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.326    12.651 r  U2/znak[3]_i_541/O
                         net (fo=1, routed)           0.000    12.651    U2/znak[3]_i_541_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.184 r  U2/znak_reg[3]_i_349/CO[3]
                         net (fo=1, routed)           0.000    13.184    U2/znak_reg[3]_i_349_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.499 r  U2/znak_reg[3]_i_217/O[3]
                         net (fo=15, routed)          2.138    15.637    U2/znak_reg[3]_i_217_n_4
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.335    15.972 r  U2/znak[3]_i_211/O
                         net (fo=1, routed)           0.572    16.543    U2/znak[3]_i_211_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    17.252 r  U2/znak_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.252    U2/znak_reg[3]_i_93_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.474 r  U2/znak_reg[3]_i_42/O[0]
                         net (fo=3, routed)           0.816    18.291    U2/znak_reg[3]_i_42_n_7
    SLICE_X2Y61          LUT3 (Prop_lut3_I1_O)        0.299    18.590 r  U2/znak[3]_i_90/O
                         net (fo=1, routed)           0.000    18.590    U2/znak[3]_i_90_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.970 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          2.571    21.540    U2/znak_reg[3]_i_41_n_0
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.664 r  U2/znak[3]_i_25/O
                         net (fo=1, routed)           0.000    21.664    U2/znak[3]_i_25_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.916 r  U2/znak_reg[3]_i_14/O[0]
                         net (fo=1, routed)           1.102    23.018    U2/znak4[0]
    SLICE_X13Y41         LUT5 (Prop_lut5_I2_O)        0.295    23.313 r  U2/znak[0]_i_3/O
                         net (fo=1, routed)           1.004    24.317    U2/znak[0]_i_3_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.124    24.441 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.263    24.704    U2/znak[0]_i_2_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    24.828 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.598    25.426    U2/p_1_in[0]
    SLICE_X13Y35         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.130ns (61.198%)  route 2.619ns (38.802%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.619     3.038    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.711     6.749 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.749    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 4.055ns (62.331%)  route 2.451ns (37.669%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X12Y30         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.451     2.969    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.506 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.506    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.064ns (62.509%)  route 2.438ns (37.491%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.438     2.956    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.502 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.502    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 4.065ns (63.052%)  route 2.382ns (36.948%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.382     2.900    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.448 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.448    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 4.184ns (68.230%)  route 1.948ns (31.770%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           1.948     2.426    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     6.132 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.132    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.100ns  (logic 3.981ns (65.262%)  route 2.119ns (34.738%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.119     2.575    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.100 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.100    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.110     0.251    U2/state_reg_n_0_[4]
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  U2/ready_i_1/O
                         net (fo=1, routed)           0.000     0.296    U2/ready_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  U2/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.111     0.252    U2/state_reg_n_0_[1]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.297 r  U2/LCD_RS_i_2/O
                         net (fo=1, routed)           0.000     0.297    U2/LCD_RS_i_2_n_0
    SLICE_X10Y31         FDCE                                         r  U2/LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.226ns (74.065%)  route 0.079ns (25.935%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.079     0.220    U2/state_reg_n_0_[4]
    SLICE_X13Y31         MUXF7 (Prop_muxf7_S_O)       0.085     0.305 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.305    U2/state[4]
    SLICE_X13Y31         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.185%)  route 0.128ns (40.815%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  U2/char_no_reg[5]/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[5]/Q
                         net (fo=6, routed)           0.128     0.269    U2/char_no_reg_n_0_[5]
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.314    U2/char_no[5]_i_2_n_0
    SLICE_X13Y36         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  U2/char_no_reg[4]/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[4]/Q
                         net (fo=7, routed)           0.145     0.286    U2/char_no_reg_n_0_[4]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  U2/char_no[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    U2/char_no[4]_i_1_n_0
    SLICE_X13Y36         FDCE                                         r  U2/char_no_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/next_command_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.312%)  route 0.143ns (40.688%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE                         0.000     0.000 r  U2/line_no_reg[0]/C
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U2/line_no_reg[0]/Q
                         net (fo=14, routed)          0.143     0.307    U2/line_no_reg_n_0_[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.352 r  U2/next_command[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    U2/next_command[1]
    SLICE_X12Y33         FDCE                                         r  U2/next_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.349%)  route 0.169ns (47.651%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[6]/C
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[6]/Q
                         net (fo=1, routed)           0.169     0.310    U2/data0[2]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  U2/LCD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U2/LCD_DATA[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  U2/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    U2/reset_cnt_reg[0]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.042     0.361 r  U2/reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    U2/plusOp[1]
    SLICE_X13Y30         FDRE                                         r  U2/reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    U2/reset_cnt_reg[0]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  U2/reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    U2/reset_cnt[0]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  U2/reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    U2/reset_cnt_reg[0]
    SLICE_X13Y30         LUT4 (Prop_lut4_I1_O)        0.043     0.364 r  U2/reset_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.364    U2/plusOp[3]
    SLICE_X13Y30         FDRE                                         r  U2/reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 4.054ns (65.059%)  route 2.177ns (34.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.631     5.183    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           2.177     7.878    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.415 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.415    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 4.047ns (68.645%)  route 1.848ns (31.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.628     5.180    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.848     7.546    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.075 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.075    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[12]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 1.325ns (47.240%)  route 1.480ns (52.760%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.635     5.187    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=2, routed)           0.941     6.583    U2/Q[5]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.124     6.707 r  U2/temperature_int[11]_i_4/O
                         net (fo=1, routed)           0.000     6.707    U2/temperature_int[11]_i_4_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.220 r  U2/temperature_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    U2/temperature_int_reg[11]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.452 r  U2/temperature_int_reg[12]_i_2/O[0]
                         net (fo=3, routed)           0.539     7.992    U2/temperature_int00_in[12]
    SLICE_X4Y41          FDRE                                         r  U2/temperature_int_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.120    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.664     6.239    U2/reset
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.363 r  U2/temperature_int[12]_i_1/O
                         net (fo=13, routed)          1.470     7.833    U2/temperature_int[12]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  U2/temperature_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.120    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.664     6.239    U2/reset
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.363 r  U2/temperature_int[12]_i_1/O
                         net (fo=13, routed)          1.470     7.833    U2/temperature_int[12]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  U2/temperature_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.120    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.664     6.239    U2/reset
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.363 r  U2/temperature_int[12]_i_1/O
                         net (fo=13, routed)          1.470     7.833    U2/temperature_int[12]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  U2/temperature_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.120    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.664     6.239    U2/reset
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.363 r  U2/temperature_int[12]_i_1/O
                         net (fo=13, routed)          1.470     7.833    U2/temperature_int[12]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  U2/temperature_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[12]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.619ns  (logic 1.325ns (50.601%)  route 1.294ns (49.399%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.635     5.187    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=2, routed)           0.941     6.583    U2/Q[5]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.124     6.707 r  U2/temperature_int[11]_i_4/O
                         net (fo=1, routed)           0.000     6.707    U2/temperature_int[11]_i_4_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.220 r  U2/temperature_int_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    U2/temperature_int_reg[11]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.452 r  U2/temperature_int_reg[12]_i_2/O[0]
                         net (fo=3, routed)           0.353     7.805    U2/temperature_int00_in[12]
    SLICE_X4Y41          FDRE                                         r  U2/temperature_int_reg[12]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.580ns (21.620%)  route 2.103ns (78.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.120    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.631     7.207    U2/reset
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.471     7.803    U2/reset_cnt[3]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.580ns (21.620%)  route 2.103ns (78.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.120    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.631     7.207    U2/reset
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.471     7.803    U2/reset_cnt[3]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  U2/reset_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.249ns (68.195%)  route 0.116ns (31.805%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.116     1.763    U2/Q[0]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  U2/temperature_int_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    U2/temperature_int00_in[3]
    SLICE_X3Y37          FDRE                                         r  U2/temperature_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.267     1.888    U2/reset
    SLICE_X12Y37         FDCE                                         f  U2/znak_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.267     1.888    U2/reset
    SLICE_X12Y37         FDCE                                         f  U2/znak_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.267     1.888    U2/reset
    SLICE_X12Y37         FDCE                                         f  U2/znak_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.277     1.898    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.277     1.898    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.277     1.898    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.277     1.898    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.277     1.898    U2/reset
    SLICE_X13Y36         FDCE                                         f  U2/char_no_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.703%)  route 0.277ns (66.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.277     1.898    U2/reset
    SLICE_X13Y36         FDCE                                         f  U2/char_no_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 1.491ns (48.427%)  route 1.588ns (51.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.588     3.079    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X3Y39          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.520     4.892    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.040ns  (logic 1.491ns (49.048%)  route 1.549ns (50.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.549     3.040    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X2Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519     4.891    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 1.491ns (51.701%)  route 1.393ns (48.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.393     2.884    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516     4.888    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 1.491ns (54.674%)  route 1.236ns (45.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.236     2.727    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X3Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519     4.891    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 1.491ns (54.717%)  route 1.234ns (45.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.234     2.725    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X0Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.518     4.890    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.491ns (57.101%)  route 1.120ns (42.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.120     2.611    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X4Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.517     4.889    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 1.491ns (57.238%)  route 1.114ns (42.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.114     2.605    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X2Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.517     4.889    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 1.491ns (57.652%)  route 1.095ns (42.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.095     2.586    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X2Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.518     4.890    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.416ns  (logic 1.491ns (61.722%)  route 0.925ns (38.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.925     2.416    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.517     4.889    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.259ns (41.576%)  route 0.364ns (58.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.364     0.623    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.021    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.259ns (37.907%)  route 0.424ns (62.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.424     0.683    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X2Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.021    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.259ns (36.605%)  route 0.448ns (63.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.448     0.707    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X2Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.022    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.259ns (36.045%)  route 0.459ns (63.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.459     0.718    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X4Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.022    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.259ns (34.200%)  route 0.498ns (65.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.498     0.757    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X0Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.022    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.259ns (33.969%)  route 0.503ns (66.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.503     0.762    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X3Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.024    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.259ns (31.304%)  route 0.568ns (68.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.568     0.827    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.020    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.259ns (29.453%)  route 0.620ns (70.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.620     0.879    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X2Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.024    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.259ns (29.353%)  route 0.623ns (70.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.623     0.882    spi_master_inst/miso_buffer_reg[4]_0[0]
    SLICE_X3Y39          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.024    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C





