# compile verilog/system verilog design source files
verilog work  --include "../../../../GenshinKitchen.srcs/sources_1/new" \
"../../../../GenshinKitchen.srcs/sources_1/new/TargetRegister.v" \

verilog xil_defaultlib  --include "../../../../GenshinKitchen.srcs/sources_1/new" \
"../../../../GenshinKitchen.srcs/sim_1/new/SimForReg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
