// Seed: 3088656095
module module_0 (
    output wor id_0,
    output wor id_1
    , id_4,
    output supply0 id_2
);
  timeunit 1ps;
  assign id_2 = id_4;
  timeunit 1ps;
  assign module_1.id_4 = 0;
  logic [1 'b0 : -1] \id_5 ;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    output tri id_4,
    output wand id_5,
    input supply0 id_6,
    output wor id_7,
    output tri1 id_8
);
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
endmodule
