<profile>

<section name = "Vitis HLS Report for 'ad2dma'" level="0">
<item name = "Date">Mon Jan 10 19:33:46 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">urllc-demo-vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">64.00 ns, 4.085 ns, 17.28 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">203, 203, 12.992 us, 12.992 us, 204, 204, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_11_1">201, 201, 3, 1, 1, 200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_fu_170_p2">+, 0, 0, 8, 8, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_191">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln11_fu_164_p2">icmp, 0, 0, 4, 8, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 8, 16</column>
<column name="i_fu_82">9, 2, 8, 16</column>
<column name="inputs_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outs_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_82">8, 0, 8, 0</column>
<column name="tmp_1_reg_227">4, 0, 4, 0</column>
<column name="tmp_2_reg_232">4, 0, 4, 0</column>
<column name="tmp_3_reg_237">1, 0, 1, 0</column>
<column name="tmp_4_reg_242">1, 0, 1, 0</column>
<column name="tmp_5_reg_247">1, 0, 1, 0</column>
<column name="tmp_6_reg_252">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ad2dma, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ad2dma, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ad2dma, return value</column>
<column name="inputs_TVALID">in, 1, axis, inputs_V_dest_V, pointer</column>
<column name="inputs_TREADY">out, 1, axis, inputs_V_dest_V, pointer</column>
<column name="inputs_TDEST">in, 1, axis, inputs_V_dest_V, pointer</column>
<column name="outs_TREADY">in, 1, axis, outs_V_dest_V, pointer</column>
<column name="outs_TVALID">out, 1, axis, outs_V_dest_V, pointer</column>
<column name="outs_TDEST">out, 1, axis, outs_V_dest_V, pointer</column>
<column name="ad_address0">out, 8, ap_memory, ad, array</column>
<column name="ad_ce0">out, 1, ap_memory, ad, array</column>
<column name="ad_q0">in, 32, ap_memory, ad, array</column>
<column name="da_address0">out, 8, ap_memory, da, array</column>
<column name="da_ce0">out, 1, ap_memory, da, array</column>
<column name="da_we0">out, 1, ap_memory, da, array</column>
<column name="da_d0">out, 32, ap_memory, da, array</column>
<column name="inputs_TDATA">in, 32, axis, inputs_V_data_V, pointer</column>
<column name="inputs_TKEEP">in, 4, axis, inputs_V_keep_V, pointer</column>
<column name="inputs_TSTRB">in, 4, axis, inputs_V_strb_V, pointer</column>
<column name="inputs_TUSER">in, 1, axis, inputs_V_user_V, pointer</column>
<column name="inputs_TLAST">in, 1, axis, inputs_V_last_V, pointer</column>
<column name="inputs_TID">in, 1, axis, inputs_V_id_V, pointer</column>
<column name="outs_TDATA">out, 32, axis, outs_V_data_V, pointer</column>
<column name="outs_TKEEP">out, 4, axis, outs_V_keep_V, pointer</column>
<column name="outs_TSTRB">out, 4, axis, outs_V_strb_V, pointer</column>
<column name="outs_TUSER">out, 1, axis, outs_V_user_V, pointer</column>
<column name="outs_TLAST">out, 1, axis, outs_V_last_V, pointer</column>
<column name="outs_TID">out, 1, axis, outs_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
