Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Sep 28 18:42:25 2025
| Host         : debian-vm running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file build/timing.rpt
| Design       : tp_lvl
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1073)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1073)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: adapter/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adapter/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adapter/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_cache/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_cache/current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_cache/current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_cache/effective_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_cache/effective_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_cache/effective_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_is_branch_address_conditional_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_is_memory_address_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/memory_addr_is_write_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_1_fwd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_1_fwd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_1_fwd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_2_fwd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_2_fwd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_2_fwd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/output_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/thirty_two_bit_op_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_is_branch_addr_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[9]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[0]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[1]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[2]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[3]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[4]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[5]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: if_cache/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: if_cache/current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: if_cache/current_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_memory/read_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_memory/read_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_controller/rd_current_connect_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_controller/read_response_accepted_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_is_branch_addr_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_valid_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/read_access\.rvalid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/reader_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/done_executing_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.057    -3141.669                   2054                22717        0.120        0.000                      0                22717        4.500        0.000                       0                 13458  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.057    -3141.669                   2054                22717        0.120        0.000                      0                22717        4.500        0.000                       0                 13458  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2054  Failing Endpoints,  Worst Slack       -7.057ns,  Total Violation    -3141.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.057ns  (required time - arrival time)
  Source:                 memory_stage/result_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage/requested_mem_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 7.266ns (42.943%)  route 9.654ns (57.057%))
  Logic Levels:           45  (CARRY4=24 LUT3=2 LUT4=3 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.812     0.812 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.457    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.538 r  clk_IBUF_BUFG_inst/O
                         net (fo=13457, unplaced)     0.584     2.122    memory_stage/clk_IBUF_BUFG
                         FDRE                                         r  memory_stage/result_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     2.519 r  memory_stage/result_q_reg[31]/Q
                         net (fo=5, unplaced)         0.807     3.326    writeback/operand_2_pt_d_inferred_i_1_0[31]
                         LUT6 (Prop_lut6_I0_O)        0.232     3.558 r  writeback/result_d_inferred_i_1174/O
                         net (fo=6, unplaced)         0.379     3.937    writeback/operand_1[31]
                         LUT3 (Prop_lut3_I2_O)        0.105     4.042 r  writeback/result_d_inferred_i_804/O
                         net (fo=22, unplaced)        0.409     4.451    writeback/result_d_inferred_i_804_n_2
                         LUT6 (Prop_lut6_I1_O)        0.105     4.556 f  writeback/result_d_inferred_i_721/O
                         net (fo=156, unplaced)       0.458     5.014    writeback/result_d_inferred_i_721_n_2
                         LUT5 (Prop_lut5_I0_O)        0.105     5.119 r  writeback/result_d_inferred_i_1221/O
                         net (fo=3, unplaced)         0.555     5.674    writeback/result_d_inferred_i_1221_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     6.104 r  writeback/result_d_inferred_i_865/CO[3]
                         net (fo=1, unplaced)         0.000     6.104    writeback/result_d_inferred_i_865_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.204 r  writeback/result_d_inferred_i_840/CO[3]
                         net (fo=1, unplaced)         0.000     6.204    writeback/result_d_inferred_i_840_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.304 r  writeback/result_d_inferred_i_830/CO[3]
                         net (fo=1, unplaced)         0.000     6.304    writeback/result_d_inferred_i_830_n_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     6.581 r  writeback/result_d_inferred_i_802/O[3]
                         net (fo=1, unplaced)         0.519     7.100    writeback/execute_stage/data6[47]
                         LUT4 (Prop_lut4_I3_O)        0.250     7.350 r  writeback/result_d_inferred_i_1161/O
                         net (fo=1, unplaced)         0.347     7.697    writeback/result_d_inferred_i_1161_n_2
                         LUT6 (Prop_lut6_I5_O)        0.105     7.802 f  writeback/result_d_inferred_i_796/O
                         net (fo=1, unplaced)         0.347     8.149    writeback/result_d_inferred_i_796_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     8.254 r  writeback/result_d_inferred_i_404/O
                         net (fo=1, unplaced)         0.347     8.601    writeback/result_d_inferred_i_404_n_2
                         LUT6 (Prop_lut6_I3_O)        0.105     8.706 f  writeback/result_d_inferred_i_123/O
                         net (fo=1, unplaced)         0.347     9.053    writeback/result_d_inferred_i_123_n_2
                         LUT5 (Prop_lut5_I3_O)        0.105     9.158 r  writeback/result_d_inferred_i_17/O
                         net (fo=4, unplaced)         0.371     9.529    writeback/address_reg_reg[63][47]
                         LUT3 (Prop_lut3_I2_O)        0.105     9.634 r  writeback/wr_next_connect_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     9.634    memory_controller/wr_next_connect_carry__5_0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.948 r  memory_controller/wr_next_connect_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     9.948    memory_controller/wr_next_connect_carry__4_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.048 r  memory_controller/wr_next_connect_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.048    memory_controller/wr_next_connect_carry__5_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.148 f  memory_controller/wr_next_connect_carry__6/CO[3]
                         net (fo=300, unplaced)       0.897    11.045    memory_controller/wr_next_connect_carry__6_i_4[0]
                         LUT6 (Prop_lut6_I5_O)        0.105    11.150 r  memory_controller/wstrb_reg[7]_i_4/O
                         net (fo=2, unplaced)         0.593    11.743    data_cache/data_memory_interface\\.awvalid
                         LUT5 (Prop_lut5_I1_O)        0.105    11.848 f  data_cache/current_state[1]_i_3/O
                         net (fo=57, unplaced)        0.433    12.281    uart/previous_aw_accept_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.105    12.386 r  uart/previous_aw_accept_i_1/O
                         net (fo=2, unplaced)         0.358    12.744    data_cache/output_valid_reg_i_3
                         LUT6 (Prop_lut6_I4_O)        0.105    12.849 f  data_cache/output_valid_i_5/O
                         net (fo=1, unplaced)         0.000    12.849    writeback/result_is_final_instruction_q_reg
                         MUXF7 (Prop_muxf7_I1_O)      0.206    13.055 f  writeback/output_valid_reg_i_3/O
                         net (fo=10, unplaced)        0.392    13.447    decode_stage/memory_stage_stall_out
                         LUT6 (Prop_lut6_I0_O)        0.242    13.689 f  decode_stage/rd[4]_i_6/O
                         net (fo=1, unplaced)         0.347    14.036    decode_stage/rd[4]_i_6_n_2
                         LUT6 (Prop_lut6_I5_O)        0.105    14.141 r  decode_stage/rd[4]_i_1/O
                         net (fo=223, unplaced)       0.467    14.608    decode_stage/p_0_in
                         LUT4 (Prop_lut4_I1_O)        0.105    14.713 r  decode_stage/pc_next_inferred_i_83/O
                         net (fo=1, unplaced)         0.000    14.713    decode_stage/pc_next_inferred_i_83_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.157 r  decode_stage/pc_next_inferred_i_82/CO[3]
                         net (fo=1, unplaced)         0.000    15.157    decode_stage/pc_next_inferred_i_82_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.257 r  decode_stage/pc_next_inferred_i_81/CO[3]
                         net (fo=1, unplaced)         0.000    15.257    decode_stage/pc_next_inferred_i_81_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.357 r  decode_stage/pc_next_inferred_i_80/CO[3]
                         net (fo=1, unplaced)         0.000    15.357    decode_stage/pc_next_inferred_i_80_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.457 r  decode_stage/pc_next_inferred_i_79/CO[3]
                         net (fo=1, unplaced)         0.000    15.457    decode_stage/pc_next_inferred_i_79_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.557 r  decode_stage/pc_next_inferred_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    15.557    decode_stage/pc_next_inferred_i_78_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.657 r  decode_stage/pc_next_inferred_i_77/CO[3]
                         net (fo=1, unplaced)         0.000    15.657    decode_stage/pc_next_inferred_i_77_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.757 r  decode_stage/pc_next_inferred_i_76/CO[3]
                         net (fo=1, unplaced)         0.000    15.757    decode_stage/pc_next_inferred_i_76_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.857 r  decode_stage/pc_next_inferred_i_75/CO[3]
                         net (fo=1, unplaced)         0.000    15.857    decode_stage/pc_next_inferred_i_75_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.957 r  decode_stage/pc_next_inferred_i_74/CO[3]
                         net (fo=1, unplaced)         0.000    15.957    decode_stage/pc_next_inferred_i_74_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.057 r  decode_stage/pc_next_inferred_i_73/CO[3]
                         net (fo=1, unplaced)         0.000    16.057    decode_stage/pc_next_inferred_i_73_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.157 r  decode_stage/pc_next_inferred_i_72/CO[3]
                         net (fo=1, unplaced)         0.000    16.157    decode_stage/pc_next_inferred_i_72_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.257 r  decode_stage/pc_next_inferred_i_71/CO[3]
                         net (fo=1, unplaced)         0.000    16.257    decode_stage/pc_next_inferred_i_71_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.357 r  decode_stage/pc_next_inferred_i_70/CO[3]
                         net (fo=1, unplaced)         0.000    16.357    decode_stage/pc_next_inferred_i_70_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.457 r  decode_stage/pc_next_inferred_i_69/CO[3]
                         net (fo=1, unplaced)         0.000    16.457    decode_stage/pc_next_inferred_i_69_n_2
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    16.671 r  decode_stage/pc_next_inferred_i_68/O[2]
                         net (fo=2, unplaced)         0.595    17.266    decode_stage/pc_if_write[58]
                         LUT6 (Prop_lut6_I0_O)        0.244    17.510 r  decode_stage/pc_if_write_en0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    17.510    fetch_stage/pc_if_write_en0_carry__4_0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.824 r  fetch_stage/pc_if_write_en0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    17.824    fetch_stage/pc_if_write_en0_carry__3_n_2
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    17.974 r  fetch_stage/pc_if_write_en0_carry__4/CO[1]
                         net (fo=2, unplaced)         0.251    18.225    register_table/pc_storage_reg[0]_2[0]
                         LUT4 (Prop_lut4_I0_O)        0.277    18.502 r  register_table/pc_next_inferred_i_67/O
                         net (fo=63, unplaced)        0.435    18.937    register_table/pc_next_inferred_i_67_n_2
                         LUT6 (Prop_lut6_I3_O)        0.105    19.042 r  register_table/pc_next_inferred_i_54/O
                         net (fo=2, unplaced)         0.000    19.042    fetch_stage/D[10]
                         FDRE                                         r  fetch_stage/requested_mem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.775    10.775 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.388    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    11.465 r  clk_IBUF_BUFG_inst/O
                         net (fo=13457, unplaced)     0.439    11.904    fetch_stage/clk_IBUF_BUFG
                         FDRE                                         r  fetch_stage/requested_mem_addr_reg[10]/C
                         clock pessimism              0.073    11.977    
                         clock uncertainty           -0.035    11.942    
                         FDRE (Setup_fdre_C_D)        0.043    11.985    fetch_stage/requested_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                         -19.042    
  -------------------------------------------------------------------
                         slack                                 -7.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 memory_stage/should_end_program_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeback/done_executing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.245ns (67.304%)  route 0.119ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.665    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=13457, unplaced)     0.114     0.805    memory_stage/clk_IBUF_BUFG
                         FDRE                                         r  memory_stage/should_end_program_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.952 r  memory_stage/should_end_program_q_reg/Q
                         net (fo=1, unplaced)         0.119     1.071    writeback/done_executing_reg_1
                         LUT3 (Prop_lut3_I2_O)        0.098     1.169 r  writeback/done_executing_i_1/O
                         net (fo=1, unplaced)         0.000     1.169    writeback/done_executing_i_1_n_2
                         FDRE                                         r  writeback/done_executing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.712    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.741 r  clk_IBUF_BUFG_inst/O
                         net (fo=13457, unplaced)     0.259     1.000    writeback/clk_IBUF_BUFG
                         FDRE                                         r  writeback/done_executing_reg/C
                         clock pessimism             -0.051     0.950    
                         FDRE (Hold_fdre_C_D)         0.099     1.049    writeback/done_executing_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528                main_memory/generate_blocks[0].mem_blk_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                requested_bit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                requested_bit_reg/C



