TimeQuest Timing Analyzer report for lcd_test
Mon Nov 27 17:07:50 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk'
 42. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lcd_test                                                           ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6F17C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 163.37 MHz ; 163.37 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; -0.052  ; -0.101        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 104.990 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk                                              ; 0.460 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.664  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.275 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                        ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.052 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.756      ;
; -0.049 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.753      ;
; -0.043 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.747      ;
; -0.036 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.740      ;
; -0.014 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.718      ;
; -0.009 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.713      ;
; 0.078  ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.626      ;
; 0.079  ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.625      ;
; 0.142  ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.514      ; 4.563      ;
; 0.149  ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.514      ; 4.556      ;
; 0.338  ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.366      ;
; 0.343  ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.361      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 104.990 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 6.041      ;
; 105.261 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.770      ;
; 105.273 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.758      ;
; 105.456 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.575      ;
; 105.530 ; sync_module:inst1|count_v[4] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.501      ;
; 105.560 ; sync_module:inst1|count_v[7] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.471      ;
; 105.598 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.433      ;
; 105.603 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.428      ;
; 105.607 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.425      ;
; 105.610 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.422      ;
; 105.610 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.422      ;
; 105.653 ; sync_module:inst1|count_v[8] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.378      ;
; 105.681 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.350      ;
; 105.681 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.350      ;
; 105.686 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.345      ;
; 105.686 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.345      ;
; 105.690 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.342      ;
; 105.690 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.342      ;
; 105.693 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.339      ;
; 105.693 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.339      ;
; 105.693 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.339      ;
; 105.693 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.339      ;
; 105.729 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.303      ;
; 105.759 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.272      ;
; 105.760 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.271      ;
; 105.760 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.271      ;
; 105.791 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.241      ;
; 105.795 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.237      ;
; 105.802 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.231      ;
; 105.802 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.231      ;
; 105.802 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.231      ;
; 105.802 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.231      ;
; 105.802 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.231      ;
; 105.802 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.231      ;
; 105.821 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.210      ;
; 105.822 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.209      ;
; 105.822 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.209      ;
; 105.825 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.206      ;
; 105.826 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.205      ;
; 105.826 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.205      ;
; 105.850 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.181      ;
; 105.855 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.176      ;
; 105.859 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.173      ;
; 105.862 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.170      ;
; 105.862 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.170      ;
; 105.876 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.157      ;
; 105.876 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.157      ;
; 105.876 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.157      ;
; 105.876 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.157      ;
; 105.876 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.157      ;
; 105.894 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.137      ;
; 105.899 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.132      ;
; 105.903 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.129      ;
; 105.906 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.126      ;
; 105.906 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.126      ;
; 105.931 ; sync_module:inst1|count_v[9] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.100      ;
; 105.960 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.072      ;
; 105.972 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.061      ;
; 105.972 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.061      ;
; 105.972 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.061      ;
; 105.972 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.061      ;
; 105.972 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.061      ;
; 105.972 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.061      ;
; 105.990 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.041      ;
; 105.991 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.040      ;
; 105.991 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.040      ;
; 106.003 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.030      ;
; 106.003 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.030      ;
; 106.003 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.030      ;
; 106.003 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.030      ;
; 106.003 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.030      ;
; 106.003 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 5.030      ;
; 106.028 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 5.004      ;
; 106.058 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.973      ;
; 106.059 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.972      ;
; 106.059 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.972      ;
; 106.114 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.917      ;
; 106.119 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.912      ;
; 106.123 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.909      ;
; 106.126 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.906      ;
; 106.126 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.906      ;
; 106.147 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.886      ;
; 106.147 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.886      ;
; 106.147 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.886      ;
; 106.147 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.886      ;
; 106.147 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.886      ;
; 106.157 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.875      ;
; 106.157 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.875      ;
; 106.157 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.875      ;
; 106.157 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.875      ;
; 106.157 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.875      ;
; 106.157 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.875      ;
; 106.184 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.849      ;
; 106.184 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.849      ;
; 106.184 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.849      ;
; 106.184 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.849      ;
; 106.184 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.849      ;
; 106.201 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 4.829      ;
; 106.205 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.827      ;
; 106.206 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.082     ; 4.824      ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.528 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.711 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.763 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.776 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.780 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.811 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.958 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.969 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.261      ;
; 0.971 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 0.973 ; sync_module:inst1|count_h[5]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.266      ;
; 0.975 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.267      ;
; 0.975 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.268      ;
; 0.990 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.283      ;
; 0.991 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.284      ;
; 1.035 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.329      ;
; 1.110 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.127 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.131 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.141 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.150 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.152 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.208 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.502      ;
; 1.248 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.251 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.545      ;
; 1.257 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.271 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.564      ;
; 1.283 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.290 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.292 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.298 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.299 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.317 ; sync_module:inst1|count_v[5]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.611      ;
; 1.317 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.610      ;
; 1.318 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.611      ;
; 1.323 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.616      ;
; 1.344 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.394 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.686      ;
; 1.397 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.397 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.401 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.693      ;
; 1.402 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.694      ;
; 1.426 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.719      ;
; 1.429 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.722      ;
; 1.432 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.725      ;
; 1.438 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.731      ;
; 1.463 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.756      ;
; 1.478 ; sync_module:inst1|count_v[10] ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.770      ;
; 1.484 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.777      ;
; 1.539 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.832      ;
; 1.553 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.846      ;
; 1.553 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.846      ;
; 1.553 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.846      ;
; 1.554 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.847      ;
; 1.569 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.862      ;
; 1.576 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.870      ;
; 1.578 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.871      ;
; 1.580 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.874      ;
; 1.596 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.889      ;
; 1.596 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.889      ;
; 1.596 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.889      ;
; 1.596 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.889      ;
; 1.603 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.896      ;
; 1.617 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.911      ;
; 1.617 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.909      ;
; 1.621 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.914      ;
; 1.621 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.915      ;
; 1.642 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.936      ;
; 1.644 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.938      ;
; 1.649 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.943      ;
; 1.661 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.955      ;
; 1.677 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.971      ;
; 1.695 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.987      ;
; 1.697 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.991      ;
; 1.704 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.997      ;
; 1.708 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.001      ;
; 1.709 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.002      ;
; 1.716 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.009      ;
; 1.716 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.010      ;
; 1.718 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.011      ;
; 1.729 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.021      ;
; 1.732 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.024      ;
; 1.736 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.028      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                        ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.460 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.031      ; 3.816      ;
; 0.463 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 3.820      ;
; 0.773 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.130      ;
; 0.773 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.031      ; 4.129      ;
; 0.783 ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.034      ; 4.142      ;
; 0.791 ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.033      ; 4.149      ;
; 0.860 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.031      ; 4.216      ;
; 0.863 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.220      ;
; 0.865 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.031      ; 4.221      ;
; 0.877 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.234      ;
; 0.912 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.031      ; 4.268      ;
; 0.952 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.309      ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; 9.664  ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.664  ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.787  ; 10.007       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 9.805  ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 9.847  ; 10.082       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.849  ; 10.084       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 9.944  ; 9.944        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a16|clk0                                                     ;
; 9.944  ; 9.944        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0~0|clk                                                                                       ;
; 9.945  ; 9.945        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                            ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                              ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                            ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                     ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                              ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                            ;
; 10.054 ; 10.054       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 10.055 ; 10.055       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a16|clk0                                                     ;
; 10.055 ; 10.055       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0~0|clk                                                                                       ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 15.799 ; 20.000       ; 4.201          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 15.799 ; 20.000       ; 4.201          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[8]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk                                                      ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[0]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[1]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[2]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[3]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[4]|clk                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 18.586 ; 18.283 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 18.586 ; 18.283 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 18.334 ; 18.090 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 19.602 ; 19.239 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 19.602 ; 19.239 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 19.316 ; 18.980 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 19.952 ; 19.552 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 19.927 ; 19.531 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 19.952 ; 19.552 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 12.980 ; 12.677 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 12.980 ; 12.677 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 12.728 ; 12.484 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.273  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.014  ; 5.853  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 13.996 ; 13.633 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 13.996 ; 13.633 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 13.710 ; 13.374 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 8.691  ; 8.528  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 14.346 ; 13.946 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 14.321 ; 13.925 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 14.346 ; 13.946 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 10.070 ; 9.820  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 3.165  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 10.246 ; 10.000 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 10.487 ; 10.185 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 10.246 ; 10.000 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 11.189 ; 10.854 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 11.464 ; 11.103 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 11.189 ; 10.854 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 11.775 ; 11.383 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 11.775 ; 11.383 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 11.799 ; 11.403 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 5.069  ; 4.923  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 5.310  ; 5.108  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 5.069  ; 4.923  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 2.775  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 5.394  ; 5.239  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 6.012  ; 5.777  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 6.287  ; 6.026  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 6.012  ; 5.777  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 5.471  ; 5.290  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 6.598  ; 6.306  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 6.598  ; 6.306  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 6.622  ; 6.326  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 7.732  ; 7.599  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.670  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 175.81 MHz ; 175.81 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; -0.232  ; -0.431        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 105.423 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; clk                                              ; 0.483 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.671  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.273 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                         ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.232 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.602      ;
; -0.202 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.572      ;
; -0.199 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.187      ; 4.568      ;
; -0.190 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.187      ; 4.559      ;
; -0.181 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.187      ; 4.550      ;
; -0.146 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.516      ;
; -0.094 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.464      ;
; -0.094 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.187      ; 4.463      ;
; 0.008  ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.363      ;
; 0.016  ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.190      ; 4.356      ;
; 0.132  ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.238      ;
; 0.137  ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.187      ; 4.232      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 105.423 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.618      ;
; 105.654 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.388      ;
; 105.685 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.357      ;
; 105.868 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 5.172      ;
; 105.870 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.171      ;
; 105.873 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 5.167      ;
; 105.874 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.167      ;
; 105.874 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.167      ;
; 105.916 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.125      ;
; 105.925 ; sync_module:inst1|count_v[4] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.116      ;
; 105.989 ; sync_module:inst1|count_v[7] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.053      ;
; 105.998 ; sync_module:inst1|count_v[8] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.043      ;
; 106.005 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.036      ;
; 106.007 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.035      ;
; 106.007 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.034      ;
; 106.009 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.033      ;
; 106.010 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.031      ;
; 106.011 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.031      ;
; 106.011 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.031      ;
; 106.012 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.029      ;
; 106.013 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.029      ;
; 106.013 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 5.029      ;
; 106.134 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.908      ;
; 106.138 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.903      ;
; 106.148 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.894      ;
; 106.167 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.874      ;
; 106.167 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.874      ;
; 106.167 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.874      ;
; 106.168 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.872      ;
; 106.168 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.872      ;
; 106.169 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.871      ;
; 106.180 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.861      ;
; 106.181 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.860      ;
; 106.181 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.860      ;
; 106.181 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.860      ;
; 106.182 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.860      ;
; 106.185 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.856      ;
; 106.186 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.856      ;
; 106.186 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.856      ;
; 106.190 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.851      ;
; 106.192 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.850      ;
; 106.195 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.846      ;
; 106.196 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.846      ;
; 106.196 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.846      ;
; 106.267 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.775      ;
; 106.267 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.775      ;
; 106.267 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.775      ;
; 106.267 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.775      ;
; 106.267 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.775      ;
; 106.289 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.753      ;
; 106.289 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.753      ;
; 106.289 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.753      ;
; 106.289 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.753      ;
; 106.289 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.753      ;
; 106.289 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.753      ;
; 106.307 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.735      ;
; 106.340 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.701      ;
; 106.340 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.701      ;
; 106.340 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.701      ;
; 106.352 ; sync_module:inst1|count_v[9] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.690      ;
; 106.357 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.685      ;
; 106.357 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.685      ;
; 106.357 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.685      ;
; 106.357 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.685      ;
; 106.357 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.685      ;
; 106.357 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.685      ;
; 106.366 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.676      ;
; 106.399 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.642      ;
; 106.399 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.642      ;
; 106.399 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.642      ;
; 106.420 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.621      ;
; 106.422 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.620      ;
; 106.425 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.616      ;
; 106.426 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.616      ;
; 106.426 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.616      ;
; 106.459 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.583      ;
; 106.459 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.583      ;
; 106.459 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.583      ;
; 106.459 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.583      ;
; 106.459 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.583      ;
; 106.459 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.583      ;
; 106.498 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.545      ;
; 106.498 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.545      ;
; 106.498 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.545      ;
; 106.498 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.545      ;
; 106.498 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.545      ;
; 106.529 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.514      ;
; 106.529 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.514      ;
; 106.529 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.514      ;
; 106.529 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.514      ;
; 106.529 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.514      ;
; 106.538 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.504      ;
; 106.553 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.488      ;
; 106.553 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.488      ;
; 106.553 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.488      ;
; 106.553 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.488      ;
; 106.553 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.488      ;
; 106.553 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.488      ;
; 106.555 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 4.484      ;
; 106.557 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.483      ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.494 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.640 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.709 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.721 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.757 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.869 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.138      ;
; 0.882 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.149      ;
; 0.883 ; sync_module:inst1|count_h[5]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.150      ;
; 0.888 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.157      ;
; 0.900 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.166      ;
; 0.903 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.169      ;
; 0.903 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.170      ;
; 0.907 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.173      ;
; 0.917 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.187      ;
; 0.999 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.266      ;
; 1.019 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.033 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.043 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.045 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.058 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.325      ;
; 1.060 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
; 1.061 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.076 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.344      ;
; 1.108 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.376      ;
; 1.111 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.379      ;
; 1.127 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.155 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.158 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.427      ;
; 1.165 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.432      ;
; 1.167 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.171 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.440      ;
; 1.174 ; sync_module:inst1|count_v[5]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.444      ;
; 1.179 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.182 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.449      ;
; 1.183 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.185 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.189 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.456      ;
; 1.255 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.524      ;
; 1.255 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.521      ;
; 1.255 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.522      ;
; 1.257 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.523      ;
; 1.261 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.527      ;
; 1.262 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.528      ;
; 1.275 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.544      ;
; 1.277 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.295 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.304 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.571      ;
; 1.307 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.574      ;
; 1.311 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.578      ;
; 1.345 ; sync_module:inst1|count_v[10] ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.612      ;
; 1.377 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.644      ;
; 1.405 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.672      ;
; 1.405 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.672      ;
; 1.406 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.673      ;
; 1.406 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.673      ;
; 1.407 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.674      ;
; 1.408 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.676      ;
; 1.417 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.684      ;
; 1.428 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.695      ;
; 1.428 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.695      ;
; 1.429 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.696      ;
; 1.433 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.700      ;
; 1.436 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.704      ;
; 1.444 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.713      ;
; 1.451 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.719      ;
; 1.456 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.724      ;
; 1.471 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.739      ;
; 1.480 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.748      ;
; 1.488 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.756      ;
; 1.495 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.763      ;
; 1.498 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.765      ;
; 1.515 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.783      ;
; 1.523 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.789      ;
; 1.530 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.798      ;
; 1.539 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.543 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.811      ;
; 1.546 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.814      ;
; 1.548 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.815      ;
; 1.551 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.820      ;
; 1.554 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.822      ;
; 1.555 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.822      ;
; 1.566 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.835      ;
; 1.572 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.840      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                         ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.483 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.427      ;
; 0.487 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.645      ; 3.433      ;
; 0.768 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.645      ; 3.714      ;
; 0.769 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.713      ;
; 0.801 ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.646      ; 3.748      ;
; 0.810 ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.755      ;
; 0.850 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.645      ; 3.796      ;
; 0.850 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.794      ;
; 0.858 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.802      ;
; 0.875 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.645      ; 3.821      ;
; 0.907 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.851      ;
; 0.932 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.645      ; 3.878      ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; 9.671  ; 9.901        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.672  ; 9.902        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 9.825  ; 10.009       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 9.856  ; 10.086       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.856  ; 10.086       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0~0|clk                                                                                       ;
; 9.957  ; 9.957        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a16|clk0                                                     ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                            ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                              ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                            ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                     ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                              ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                            ;
; 10.042 ; 10.042       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0~0|clk                                                                                       ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a16|clk0                                                     ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 15.799 ; 20.000       ; 4.201          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 15.799 ; 20.000       ; 4.201          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                    ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[8]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[0]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[1]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[2]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[3]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[4]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[5]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 17.302 ; 16.830 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 17.302 ; 16.830 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 17.052 ; 16.657 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 18.291 ; 17.686 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 18.291 ; 17.686 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 18.007 ; 17.457 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 18.639 ; 17.956 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 18.612 ; 17.940 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 18.639 ; 17.956 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 12.329 ; 11.857 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 12.329 ; 11.857 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 12.079 ; 11.684 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.047  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 5.647  ; 5.345  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 13.318 ; 12.713 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 13.318 ; 12.713 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 13.034 ; 12.484 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 8.046  ; 7.870  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 13.666 ; 12.983 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 13.639 ; 12.967 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 13.666 ; 12.983 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 9.438  ; 8.820  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.918  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 9.486  ; 8.972  ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 9.725  ; 9.137  ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 9.486  ; 8.972  ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 10.403 ; 9.739  ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 10.675 ; 9.959  ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 10.403 ; 9.739  ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 10.983 ; 10.203 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 10.983 ; 10.203 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 11.009 ; 10.218 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 4.746  ; 4.500  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 4.985  ; 4.665  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 4.746  ; 4.500  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 2.586  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 5.071  ; 4.781  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 5.663  ; 5.267  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 5.935  ; 5.487  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 5.663  ; 5.267  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 5.126  ; 4.835  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 6.243  ; 5.731  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 6.243  ; 5.731  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 6.269  ; 5.746  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 7.193  ; 6.833  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.461  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; 1.129   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 108.560 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -0.013 ; -0.023        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.372  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.353 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                        ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.129 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.250      ; 2.273      ;
; 1.135 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.247      ; 2.264      ;
; 1.153 ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.250      ; 2.249      ;
; 1.159 ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.247      ; 2.240      ;
; 1.198 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.250      ; 2.204      ;
; 1.202 ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.248      ; 2.198      ;
; 1.202 ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.247      ; 2.197      ;
; 1.212 ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.251      ; 2.191      ;
; 1.232 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.247      ; 2.167      ;
; 1.235 ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.250      ; 2.167      ;
; 1.442 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.250      ; 1.960      ;
; 1.445 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.247      ; 1.954      ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 108.560 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.502      ;
; 108.607 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.456      ;
; 108.657 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.404      ;
; 108.662 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.399      ;
; 108.662 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.400      ;
; 108.665 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.397      ;
; 108.666 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.396      ;
; 108.682 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.381      ;
; 108.702 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.360      ;
; 108.720 ; sync_module:inst1|count_v[7] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.343      ;
; 108.772 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.290      ;
; 108.775 ; sync_module:inst1|count_v[4] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.287      ;
; 108.782 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.279      ;
; 108.782 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.279      ;
; 108.782 ; sync_module:inst1|count_v[1] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.279      ;
; 108.787 ; sync_module:inst1|count_v[8] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.275      ;
; 108.800 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.262      ;
; 108.805 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.257      ;
; 108.805 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.258      ;
; 108.808 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.255      ;
; 108.809 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.254      ;
; 108.812 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.250      ;
; 108.817 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.245      ;
; 108.817 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.246      ;
; 108.820 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.243      ;
; 108.821 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.242      ;
; 108.824 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.240      ;
; 108.824 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.240      ;
; 108.824 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.240      ;
; 108.824 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.240      ;
; 108.824 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.240      ;
; 108.824 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.240      ;
; 108.844 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.219      ;
; 108.846 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.217      ;
; 108.864 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.198      ;
; 108.864 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.198      ;
; 108.864 ; sync_module:inst1|count_v[6] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.198      ;
; 108.864 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.198      ;
; 108.866 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.196      ;
; 108.866 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.196      ;
; 108.866 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.196      ;
; 108.869 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.193      ;
; 108.869 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.194      ;
; 108.872 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.191      ;
; 108.873 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.190      ;
; 108.875 ; sync_module:inst1|count_v[9] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.188      ;
; 108.891 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.171      ;
; 108.893 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.170      ;
; 108.896 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.166      ;
; 108.896 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.167      ;
; 108.899 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.164      ;
; 108.900 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.163      ;
; 108.913 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.149      ;
; 108.913 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.149      ;
; 108.913 ; sync_module:inst1|count_v[9] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.149      ;
; 108.919 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.145      ;
; 108.919 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.145      ;
; 108.919 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.145      ;
; 108.919 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.145      ;
; 108.919 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.145      ;
; 108.919 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.145      ;
; 108.942 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.122      ;
; 108.942 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.122      ;
; 108.942 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.122      ;
; 108.942 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.122      ;
; 108.942 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.122      ;
; 108.942 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.122      ;
; 108.949 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.114      ;
; 108.960 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.102      ;
; 108.960 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.102      ;
; 108.960 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.102      ;
; 108.960 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.102      ;
; 108.960 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.102      ;
; 108.969 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.093      ;
; 108.969 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.093      ;
; 108.969 ; sync_module:inst1|count_v[5] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.093      ;
; 108.974 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.088      ;
; 108.979 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.083      ;
; 108.979 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.084      ;
; 108.982 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.081      ;
; 108.982 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.081      ;
; 108.982 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.081      ;
; 108.982 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.081      ;
; 108.982 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.081      ;
; 108.982 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.081      ;
; 108.983 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.080      ;
; 109.006 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.057      ;
; 109.006 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.057      ;
; 109.006 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.057      ;
; 109.006 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.057      ;
; 109.006 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.057      ;
; 109.006 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.057      ;
; 109.020 ; sync_module:inst1|count_v[3] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.041      ;
; 109.021 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.038     ; 2.039      ;
; 109.025 ; sync_module:inst1|count_v[3] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.036      ;
; 109.025 ; sync_module:inst1|count_v[3] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.037      ;
; 109.026 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.038     ; 2.034      ;
; 109.026 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.035      ;
; 109.028 ; sync_module:inst1|count_v[3] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.034      ;
; 109.028 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 2.033      ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.013 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.668      ;
; -0.010 ; lcd_control_module:inst2|m[0] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.508      ; 1.673      ;
; 0.160  ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.508      ; 1.843      ;
; 0.161  ; lcd_control_module:inst2|m[2] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.842      ;
; 0.184  ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.508      ; 1.867      ;
; 0.186  ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.867      ;
; 0.190  ; lcd_control_module:inst2|m[3] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.508      ; 1.873      ;
; 0.192  ; lcd_control_module:inst2|m[1] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.873      ;
; 0.219  ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.508      ; 1.902      ;
; 0.229  ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.508      ; 1.912      ;
; 0.232  ; lcd_control_module:inst2|m[4] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.913      ;
; 0.233  ; lcd_control_module:inst2|m[5] ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.914      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.275 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.306 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.314 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.329 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.373 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.376 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.379 ; sync_module:inst1|count_h[5]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.384 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.384 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.505      ;
; 0.387 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.388 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.509      ;
; 0.391 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.510      ;
; 0.409 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.531      ;
; 0.447 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.452 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.571      ;
; 0.455 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.472 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.491 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.613      ;
; 0.496 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.618      ;
; 0.518 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.526 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; sync_module:inst1|count_v[5]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.532 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.537 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.545 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.587 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.596 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.603 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.606 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.607 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.611 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.730      ;
; 0.611 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.613 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.617 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.736      ;
; 0.617 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.736      ;
; 0.618 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.618 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.619 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.619 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.619 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.624 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.746      ;
; 0.627 ; sync_module:inst1|count_v[10] ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.747      ;
; 0.633 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.754      ;
; 0.640 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.762      ;
; 0.646 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.767      ;
; 0.650 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.650 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.651 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.771      ;
; 0.651 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.771      ;
; 0.655 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.777      ;
; 0.658 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.780      ;
; 0.662 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.665 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.786      ;
; 0.669 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.790      ;
; 0.673 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.674 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.794      ;
; 0.676 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.797      ;
; 0.677 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.797      ;
; 0.685 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.687 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.809      ;
; 0.691 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.812      ;
; 0.695 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.816      ;
; 0.696 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.699 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.820      ;
; 0.703 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.825      ;
; 0.706 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.828      ;
; 0.721 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.843      ;
; 0.723 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.843      ;
; 0.728 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; 9.372  ; 9.602        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.437  ; 9.621        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a16|clk0                                                     ;
; 9.617  ; 9.617        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|Ram0~0|clk                                                                                       ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                            ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                     ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                              ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                            ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 10.164 ; 10.394       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 10.164 ; 10.394       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                              ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                     ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                            ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a16|clk0                                                     ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0~0|clk                                                                                       ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                       ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|Ram0~0                                                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ram_block1a16~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1] ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady     ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady     ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0] ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5] ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]  ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk         ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk         ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk             ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[0]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[2]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[3]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[4]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[5]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[0]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[1]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[2]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[3]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[4]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[5]|clk                ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk          ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 7.985 ; 8.132 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 7.985 ; 8.132 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 7.905 ; 8.041 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 8.437 ; 8.650 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 8.437 ; 8.650 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 8.305 ; 8.506 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 8.563 ; 8.798 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 8.556 ; 8.787 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 8.563 ; 8.798 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 5.673 ; 5.820 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 5.673 ; 5.820 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 5.593 ; 5.729 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.505 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.648 ; 2.787 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 6.125 ; 6.338 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 6.125 ; 6.338 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 5.993 ; 6.194 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 3.826 ; 3.871 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 6.251 ; 6.486 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 6.244 ; 6.475 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 6.251 ; 6.486 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 4.575 ; 4.873 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.552 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 4.550 ; 4.774 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 4.626 ; 4.861 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 4.550 ; 4.774 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 4.933 ; 5.220 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 5.060 ; 5.358 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 4.933 ; 5.220 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 5.174 ; 5.490 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 5.174 ; 5.490 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 5.182 ; 5.500 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 2.233 ; 2.331 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 2.309 ; 2.418 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 2.233 ; 2.331 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.362 ; 2.495 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 2.616 ; 2.777 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 2.743 ; 2.915 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 2.616 ; 2.777 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 2.414 ; 2.529 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 2.857 ; 3.047 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 2.857 ; 3.047 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 2.865 ; 3.057 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 3.645 ; 3.852 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.316 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -0.232  ; -0.013 ; N/A      ; N/A     ; 9.372               ;
;  clk                                              ; -0.232  ; -0.013 ; N/A      ; N/A     ; 9.372               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 104.990 ; 0.187  ; N/A      ; N/A     ; 55.273              ;
; Design-wide TNS                                   ; -0.431  ; -0.023 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; -0.431  ; -0.023 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 18.586 ; 18.283 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 18.586 ; 18.283 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 18.334 ; 18.090 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 19.602 ; 19.239 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 19.602 ; 19.239 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 19.316 ; 18.980 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 19.952 ; 19.552 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 19.927 ; 19.531 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 19.952 ; 19.552 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 12.980 ; 12.677 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 12.980 ; 12.677 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 12.728 ; 12.484 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.273  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.014  ; 5.853  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 13.996 ; 13.633 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 13.996 ; 13.633 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 13.710 ; 13.374 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 8.691  ; 8.528  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 14.346 ; 13.946 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 14.321 ; 13.925 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 14.346 ; 13.946 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 10.070 ; 9.820  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 3.165  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 4.550 ; 4.774 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 4.626 ; 4.861 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 4.550 ; 4.774 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 4.933 ; 5.220 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 5.060 ; 5.358 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 4.933 ; 5.220 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 5.174 ; 5.490 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 5.174 ; 5.490 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 5.182 ; 5.500 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 2.233 ; 2.331 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 2.309 ; 2.418 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 2.233 ; 2.331 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.362 ; 2.495 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 2.616 ; 2.777 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 2.743 ; 2.915 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 2.616 ; 2.777 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 2.414 ; 2.529 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 2.857 ; 3.047 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 2.857 ; 3.047 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 2.865 ; 3.057 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 3.645 ; 3.852 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.316 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hsync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vsync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                              ; 12       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1231     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                              ; 12       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1231     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 27 17:07:47 2017
Info: Command: quartus_sta lcd_test -c lcd_test
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.052        -0.101 clk 
    Info (332119):   104.990         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.460         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.664         0.000 clk 
    Info (332119):    55.275         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.232        -0.431 clk 
    Info (332119):   105.423         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.402         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.483         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.671         0.000 clk 
    Info (332119):    55.273         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.129         0.000 clk 
    Info (332119):   108.560         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.013        -0.023 clk 
    Info (332119):     0.187         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.372         0.000 clk 
    Info (332119):    55.353         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 548 megabytes
    Info: Processing ended: Mon Nov 27 17:07:50 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


