#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55573f786090 .scope module, "uart_tx_tb" "uart_tx_tb" 2 4;
 .timescale -9 -12;
P_0x55573f7b3030 .param/l "SIM_TIME" 1 2 48, +C4<0000000000000000000000000000000000000000001111010000100100000000>;
P_0x55573f7b3070 .param/l "SIM_TIME_MS" 1 2 47, +C4<00000000000000000000000000000100>;
v0x55573f7ecc60_0 .var "clk", 0 0;
v0x55573f7ecd20_0 .var "data", 7 0;
v0x55573f7ecde0_0 .net "ready", 0 0, v0x55573f7ec8a0_0;  1 drivers
v0x55573f7eceb0_0 .var "send", 0 0;
v0x55573f7ecf80_0 .net "uart_tx", 0 0, v0x55573f7ecb00_0;  1 drivers
S_0x55573f786300 .scope module, "inst_uart_tx" "uart_tx" 2 17, 3 3 0, S_0x55573f786090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "data"
    .port_info 2 /INPUT 1 "send"
    .port_info 3 /OUTPUT 1 "uart_tx"
    .port_info 4 /OUTPUT 1 "ready"
P_0x55573f7c76c0 .param/l "BAUD_RATE" 1 3 11, +C4<00000000000000000010010110000000>;
P_0x55573f7c7700 .param/l "BIT0" 1 3 16, C4<0010>;
P_0x55573f7c7740 .param/l "BIT1" 1 3 17, C4<0011>;
P_0x55573f7c7780 .param/l "BIT2" 1 3 18, C4<0100>;
P_0x55573f7c77c0 .param/l "BIT3" 1 3 19, C4<0101>;
P_0x55573f7c7800 .param/l "BIT4" 1 3 20, C4<0110>;
P_0x55573f7c7840 .param/l "BIT5" 1 3 21, C4<0111>;
P_0x55573f7c7880 .param/l "BIT6" 1 3 22, C4<1000>;
P_0x55573f7c78c0 .param/l "BIT7" 1 3 23, C4<1001>;
P_0x55573f7c7900 .param/l "IDLE" 1 3 14, C4<0000>;
P_0x55573f7c7940 .param/l "START" 1 3 15, C4<0001>;
P_0x55573f7c7980 .param/l "STOP" 1 3 24, C4<1010>;
v0x55573f7ec4b0_0 .net "clk", 0 0, v0x55573f7ecc60_0;  1 drivers
v0x55573f7ec570_0 .var "clk_rst", 0 0;
v0x55573f7ec610_0 .net "data", 7 0, v0x55573f7ecd20_0;  1 drivers
v0x55573f7ec6e0_0 .net "next_bit", 0 0, v0x55573f7ec180_0;  1 drivers
v0x55573f7ec7b0_0 .var "next_state", 3 0;
v0x55573f7ec8a0_0 .var "ready", 0 0;
v0x55573f7ec960_0 .net "send", 0 0, v0x55573f7eceb0_0;  1 drivers
v0x55573f7eca20_0 .var "state", 3 0;
v0x55573f7ecb00_0 .var "uart_tx", 0 0;
E_0x55573f7cded0 .event edge, v0x55573f7ec7b0_0;
S_0x55573f7cd410 .scope module, "inst_clockDividerHz" "clk_div_hz" 3 130, 4 3 0, S_0x55573f786300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x55573f7cd5e0 .param/l "CLK_FREQ" 1 4 14, C4<00000000101101110001101100000000>;
P_0x55573f7cd620 .param/l "FREQUENCY" 0 4 4, +C4<00000000000000000010010110000000>;
P_0x55573f7cd660 .param/l "THRESHOLD" 1 4 15, C4<00000000000000000000001001110001>;
v0x55573f7b26a0_0 .net "clk", 0 0, v0x55573f7ecc60_0;  alias, 1 drivers
v0x55573f7ad360_0 .var "counter", 31 0;
v0x55573f7ec0e0_0 .var "dividedClk", 0 0;
v0x55573f7ec180_0 .var "dividedPulse", 0 0;
L_0x7f67b9480018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55573f7ec240_0 .net "enable", 0 0, L_0x7f67b9480018;  1 drivers
v0x55573f7ec350_0 .net "rst", 0 0, v0x55573f7ec570_0;  1 drivers
E_0x55573f7b4360 .event posedge, v0x55573f7b26a0_0;
    .scope S_0x55573f7cd410;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55573f7ec0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55573f7ec180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55573f7ad360_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55573f7cd410;
T_1 ;
    %wait E_0x55573f7b4360;
    %load/vec4 v0x55573f7ec350_0;
    %flag_set/vec4 8;
    %pushi/vec4 624, 0, 32;
    %load/vec4 v0x55573f7ad360_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55573f7ad360_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55573f7ec0e0_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x55573f7ec180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55573f7ec240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55573f7ad360_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55573f7ad360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7ec180_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55573f7cd410;
T_2 ;
    %wait E_0x55573f7b4360;
    %load/vec4 v0x55573f7ec350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7ec0e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 624, 0, 32;
    %load/vec4 v0x55573f7ad360_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x55573f7ec0e0_0;
    %inv;
    %assign/vec4 v0x55573f7ec0e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55573f786300;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55573f7eca20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55573f7ec7b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55573f7ec570_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55573f786300;
T_4 ;
    %wait E_0x55573f7cded0;
    %load/vec4 v0x55573f7ec7b0_0;
    %assign/vec4 v0x55573f7eca20_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55573f786300;
T_5 ;
    %wait E_0x55573f7b4360;
    %load/vec4 v0x55573f7eca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7ec8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7ec570_0, 0;
T_5.13 ;
    %jmp T_5.12;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7ec8a0_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.15 ;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.17 ;
    %jmp T_5.12;
T_5.3 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.19 ;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.21 ;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.23 ;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.25 ;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.27 ;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.29 ;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x55573f7ec610_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
T_5.31 ;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7ecb00_0, 0;
    %load/vec4 v0x55573f7ec6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55573f7ec7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7ec570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7ec8a0_0, 0;
T_5.33 ;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55573f786090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55573f7eceb0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55573f786090;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55573f7ecc60_0, 0, 1;
T_7.0 ;
    %delay 42000, 0;
    %load/vec4 v0x55573f7ecc60_0;
    %inv;
    %store/vec4 v0x55573f7ecc60_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x55573f786090;
T_8 ;
    %pushi/vec4 72, 0, 8; draw_string_vec4
    %store/vec4 v0x55573f7ecd20_0, 0, 8;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7eceb0_0, 0;
    %delay 86000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7eceb0_0, 0;
    %delay 2000000000, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %store/vec4 v0x55573f7ecd20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55573f7eceb0_0, 0;
    %delay 86000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55573f7eceb0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x55573f786090;
T_9 ;
    %vpi_call 2 42 "$dumpfile", "uart_tx_tb.lxt" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55573f786090 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55573f786090;
T_10 ;
    %vpi_call 2 50 "$display", "Simulation Started" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 52 "$display", "10%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 54 "$display", "20%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 56 "$display", "30%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 58 "$display", "40%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 60 "$display", "50%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 62 "$display", "60%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 64 "$display", "70%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 66 "$display", "80%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 68 "$display", "90%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 70 "$display", "Finished" {0 0 0};
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim/uart_tx_tb.v";
    "./uart_tx.v";
    "clk_div_hz.v";
