Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec 12 12:18:36 2018
| Host         : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./report/lenetSynthMatlab_timing_routed.rpt
| Design       : lenetSynthMatlab
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.587        0.000                      0                12245        0.102        0.000                      0                12245        3.750        0.000                       0                  4910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.587        0.000                      0                12245        0.102        0.000                      0                12245        3.750        0.000                       0                  4910  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maxval_1_8_maxval_0_8_reg_4920_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 2.491ns (26.878%)  route 6.777ns (73.122%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4917, unset)         0.973     0.973    conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/ap_clk
    RAMB36_X0Y12         RAMB36E1                                     r  conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     1.855 f  conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/ram_reg_1/DOADO[2]
                         net (fo=3, routed)           2.272     4.127    conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/q0[20]
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124     4.251 f  conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u_i_88/O
                         net (fo=1, routed)           0.750     5.002    conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u_i_88_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.126 f  conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u_i_12/O
                         net (fo=4, routed)           0.859     5.985    lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/s_axis_a_tdata[20]
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.109 r  lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     6.109    lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/zero_det[3]
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.485 r  lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.642 f  lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.564     7.206    lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/p_3_out
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.332     7.538 f  lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.565     8.103    lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_in
    SLICE_X55Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.227 r  lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=7, routed)           0.336     8.563    lenetSynthMatlab_Ffa_U20/m_axis_result_tdata[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I4_O)        0.124     8.687 r  lenetSynthMatlab_Ffa_U20/maxval_1_8_maxval_0_8_reg_4920[31]_i_2/O
                         net (fo=32, routed)          0.784     9.471    lenetSynthMatlab_Ffa_U20/tmp_142_fu_3636_p2
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.124     9.595 r  lenetSynthMatlab_Ffa_U20/maxval_1_8_maxval_0_8_reg_4920[27]_i_1/O
                         net (fo=1, routed)           0.646    10.241    maxval_1_8_maxval_0_8_fu_3680_p3[27]
    SLICE_X51Y68         FDRE                                         r  maxval_1_8_maxval_0_8_reg_4920_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4917, unset)         0.924    10.924    ap_clk
    SLICE_X51Y68         FDRE                                         r  maxval_1_8_maxval_0_8_reg_4920_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)       -0.061    10.828    maxval_1_8_maxval_0_8_reg_4920_reg[27]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4917, unset)         0.410     0.410    lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/aclk
    SLICE_X68Y31         FDRE                                         r  lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.059     0.610    lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X68Y31         FDRE                                         r  lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4917, unset)         0.432     0.432    lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/aclk
    SLICE_X68Y31         FDRE                                         r  lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X68Y31         FDRE (Hold_fdre_C_D)         0.076     0.508    lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_23/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK



