#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Aug  4 23:20:49 2025
# Process ID: 32204
# Current directory: E:/ProgramData/Xilinx/7020_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10504 E:\ProgramData\Xilinx\7020_Test\7020_Test.xpr
# Log file: E:/ProgramData/Xilinx/7020_Test/vivado.log
# Journal file: E:/ProgramData/Xilinx/7020_Test\vivado.jou
# Running On        :ConstString
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13500HX
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16886 MB
# Swap memory       :22548 MB
# Total Virtual     :39434 MB
# Available Virtual :22674 MB
#-----------------------------------------------------------
start_gui
open_project E:/ProgramData/Xilinx/7020_Test/7020_Test.xpr
open_bd_design {E:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_USBIND_0] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports USBIND_0_0]
delete_bd_objs [get_bd_ports FCLK_CLK0_0]
delete_bd_objs [get_bd_ports FCLK_RESET0_N_0]
save_bd_design
export_ip_user_files -of_objects  [get_files E:/ProgramData/Xilinx/7020_Test/7020_Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  E:/ProgramData/Xilinx/7020_Test/7020_Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top led_pwm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files E:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  E:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/bd/design_1/design_1.bd
export_ip_user_files -of_objects  [get_files E:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  E:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/new/top.v
file delete -force E:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/new/top.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports clk N18
set_property IOSTANDARD LVCMOS18 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports rst_n T20
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_design
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports clk H16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property package_pin "" [get_ports [list  rst_n]]
place_ports rst_n T17
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
generate_target {instantiation_template} [get_files e:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  e:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 14
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files e:/ProgramData/Xilinx/7020_Test/7020_Test.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/ProgramData/Xilinx/7020_Test/7020_Test.ip_user_files/sim_scripts -ip_user_files_dir E:/ProgramData/Xilinx/7020_Test/7020_Test.ip_user_files -ipstatic_source_dir E:/ProgramData/Xilinx/7020_Test/7020_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ProgramData/Xilinx/7020_Test/7020_Test.cache/compile_simlib/modelsim} {questa=E:/ProgramData/Xilinx/7020_Test/7020_Test.cache/compile_simlib/questa} {riviera=E:/ProgramData/Xilinx/7020_Test/7020_Test.cache/compile_simlib/riviera} {activehdl=E:/ProgramData/Xilinx/7020_Test/7020_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
wait_on_run ila_0_synth_1
refresh_design
set_property PROBES.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/ProgramData/Xilinx/7020_Test/7020_Test.runs/impl_1/led_pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
