{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558825058663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558825058665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 00:57:38 2019 " "Processing started: Sun May 26 00:57:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558825058665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558825058665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_3 -c adc_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_3 -c adc_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558825058666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558825059171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_3.v 2 2 " "Found 2 design units, including 2 entities, in source file adc_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_3 " "Found entity 1: adc_3" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558825059448 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Found entity 2: uart_tx" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558825059448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558825059448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_3 " "Elaborating entity \"adc_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558825059566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_gate_r adc_3.v(17) " "Verilog HDL or VHDL warning at adc_3.v(17): object \"timer_gate_r\" assigned a value but never read" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adc_3.v(35) " "Verilog HDL assignment warning at adc_3.v(35): truncated value with size 32 to match size of target (6)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adc_3.v(40) " "Verilog HDL assignment warning at adc_3.v(40): truncated value with size 32 to match size of target (6)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_3.v(63) " "Verilog HDL assignment warning at adc_3.v(63): truncated value with size 32 to match size of target (11)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_3.v(102) " "Verilog HDL assignment warning at adc_3.v(102): truncated value with size 32 to match size of target (11)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_3.v(112) " "Verilog HDL assignment warning at adc_3.v(112): truncated value with size 32 to match size of target (11)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_3.v(119) " "Verilog HDL assignment warning at adc_3.v(119): truncated value with size 32 to match size of target (11)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_3.v(139) " "Verilog HDL assignment warning at adc_3.v(139): truncated value with size 32 to match size of target (11)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059572 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_3.v(175) " "Verilog HDL assignment warning at adc_3.v(175): truncated value with size 32 to match size of target (11)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_3.v(194) " "Verilog HDL assignment warning at adc_3.v(194): truncated value with size 32 to match size of target (16)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_3.v(196) " "Verilog HDL assignment warning at adc_3.v(196): truncated value with size 32 to match size of target (16)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 adc_3.v(202) " "Verilog HDL assignment warning at adc_3.v(202): truncated value with size 3 to match size of target (1)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_3.v(251) " "Verilog HDL assignment warning at adc_3.v(251): truncated value with size 32 to match size of target (4)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result_content\[31\] 0 adc_3.v(27) " "Net \"result_content\[31\]\" at adc_3.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result_content\[29..28\] 0 adc_3.v(27) " "Net \"result_content\[29..28\]\" at adc_3.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1558825059573 "|adc_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_a " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_a\"" {  } { { "adc_3.v" "uart_tx_a" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558825059577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_3.v(307) " "Verilog HDL assignment warning at adc_3.v(307): truncated value with size 32 to match size of target (3)" {  } { { "adc_3.v" "" { Text "/home/jarin/storage/main/backup_mg/adc/test/quartus_proj/3/adc_3.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558825059581 "|adc_3|uart_tx:uart_tx_a"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558825060605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558825060731 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558825060731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558825060731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558825060731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558825061585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 00:57:41 2019 " "Processing ended: Sun May 26 00:57:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558825061585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558825061585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558825061585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558825061585 ""}
