{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651861266524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651861266529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 15:21:06 2022 " "Processing started: Fri May 06 15:21:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651861266529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861266529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861266529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651861267368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651861267368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-LCD_DISPLAY_arch " "Found design unit 1: lcd-LCD_DISPLAY_arch" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861277316 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861277316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd " "Elaborating entity \"lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651861277423 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA0 lcd.vhd(285) " "VHDL Process Statement warning at lcd.vhd(285): signal \"regA0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277426 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA1 lcd.vhd(287) " "VHDL Process Statement warning at lcd.vhd(287): signal \"regA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277426 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA0_print lcd.vhd(290) " "VHDL Process Statement warning at lcd.vhd(290): signal \"regA0_print\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277426 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regA1_print lcd.vhd(290) " "VHDL Process Statement warning at lcd.vhd(290): signal \"regA1_print\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277426 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imedi0 lcd.vhd(305) " "VHDL Process Statement warning at lcd.vhd(305): signal \"Imedi0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277427 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imedi1 lcd.vhd(307) " "VHDL Process Statement warning at lcd.vhd(307): signal \"Imedi1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277427 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imedi2 lcd.vhd(309) " "VHDL Process Statement warning at lcd.vhd(309): signal \"Imedi2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277427 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imedi0_print lcd.vhd(312) " "VHDL Process Statement warning at lcd.vhd(312): signal \"Imedi0_print\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277427 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imedi1_print lcd.vhd(312) " "VHDL Process Statement warning at lcd.vhd(312): signal \"Imedi1_print\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277427 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imedi2_print lcd.vhd(312) " "VHDL Process Statement warning at lcd.vhd(312): signal \"Imedi2_print\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277428 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_char lcd.vhd(330) " "VHDL Process Statement warning at lcd.vhd(330): signal \"lcd_display_char\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277429 "|lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count lcd.vhd(330) " "VHDL Process Statement warning at lcd.vhd(330): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651861277429 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regA0 lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"regA0\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277429 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regA1 lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"regA1\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277429 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regA0_print lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"regA0_print\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277430 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regA1_print lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"regA1_print\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277430 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lcd_display_char lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"lcd_display_char\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277430 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imedi0 lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"Imedi0\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277431 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imedi1 lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"Imedi1\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277431 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imedi2 lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"Imedi2\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277431 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imedi0_print lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"Imedi0_print\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277431 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imedi1_print lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"Imedi1_print\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277431 "|lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imedi2_print lcd.vhd(272) " "VHDL Process Statement warning at lcd.vhd(272): inferring latch(es) for signal or variable \"Imedi2_print\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651861277431 "|lcd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16..0\] lcd.vhd(29) " "Using initial value X (don't care) for net \"LEDR\[16..0\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277436 "|lcd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[35..11\] lcd.vhd(30) " "Using initial value X (don't care) for net \"GPIO\[35..11\]\" at lcd.vhd(30)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277436 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[0\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[1\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[2\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[3\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[4\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[5\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[6\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277440 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2_print\[7\] lcd.vhd(272) " "Inferred latch for \"Imedi2_print\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[0\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[1\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[2\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[3\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[4\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[5\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[6\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1_print\[7\] lcd.vhd(272) " "Inferred latch for \"Imedi1_print\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[0\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[1\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[2\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[3\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[4\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[5\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[6\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277441 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0_print\[7\] lcd.vhd(272) " "Inferred latch for \"Imedi0_print\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[0\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[1\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[2\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[3\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[4\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[5\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[6\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi2\[7\] lcd.vhd(272) " "Inferred latch for \"Imedi2\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[0\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[1\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[2\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[3\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[4\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[5\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[6\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi1\[7\] lcd.vhd(272) " "Inferred latch for \"Imedi1\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[0\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[1\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277442 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[2\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[3\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[4\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[5\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[6\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imedi0\[7\] lcd.vhd(272) " "Inferred latch for \"Imedi0\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[31\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[31\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277443 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[30\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[30\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[29\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[29\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[28\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[28\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277444 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[27\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[27\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[26\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[26\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277445 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[22\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[22\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[21\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[21\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[15\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[15\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277446 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[14\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[14\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[13\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[13\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277447 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[12\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[12\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[11\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[11\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277448 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[10\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[10\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[9\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[9\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[8\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[8\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277449 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[7\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[7\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[6\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[6\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277450 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[5\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[5\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[4\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[4\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277451 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[3\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[3\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[2\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[2\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[1\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[1\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[0\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277452 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[1\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[2\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[3\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[4\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[5\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[6\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_display_char\[0\]\[7\] lcd.vhd(272) " "Inferred latch for \"lcd_display_char\[0\]\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[0\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[1\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[2\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[3\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[4\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[5\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[6\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1_print\[7\] lcd.vhd(272) " "Inferred latch for \"regA1_print\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[0\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[1\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[2\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277453 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[3\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[4\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[5\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[6\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0_print\[7\] lcd.vhd(272) " "Inferred latch for \"regA0_print\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[0\] lcd.vhd(272) " "Inferred latch for \"regA1\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[1\] lcd.vhd(272) " "Inferred latch for \"regA1\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[2\] lcd.vhd(272) " "Inferred latch for \"regA1\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[3\] lcd.vhd(272) " "Inferred latch for \"regA1\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[4\] lcd.vhd(272) " "Inferred latch for \"regA1\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[5\] lcd.vhd(272) " "Inferred latch for \"regA1\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[6\] lcd.vhd(272) " "Inferred latch for \"regA1\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA1\[7\] lcd.vhd(272) " "Inferred latch for \"regA1\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[0\] lcd.vhd(272) " "Inferred latch for \"regA0\[0\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[1\] lcd.vhd(272) " "Inferred latch for \"regA0\[1\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[2\] lcd.vhd(272) " "Inferred latch for \"regA0\[2\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[3\] lcd.vhd(272) " "Inferred latch for \"regA0\[3\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[4\] lcd.vhd(272) " "Inferred latch for \"regA0\[4\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[5\] lcd.vhd(272) " "Inferred latch for \"regA0\[5\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277454 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[6\] lcd.vhd(272) " "Inferred latch for \"regA0\[6\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277455 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA0\[7\] lcd.vhd(272) " "Inferred latch for \"regA0\[7\]\" at lcd.vhd(272)" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277455 "|lcd"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[0\] " "LATCH primitive \"regA1_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[1\] " "LATCH primitive \"regA1_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[2\] " "LATCH primitive \"regA1_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[3\] " "LATCH primitive \"regA1_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[0\] " "LATCH primitive \"regA0_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[1\] " "LATCH primitive \"regA0_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[2\] " "LATCH primitive \"regA0_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[3\] " "LATCH primitive \"regA0_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[0\] " "LATCH primitive \"regA1\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[1\] " "LATCH primitive \"regA1\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[2\] " "LATCH primitive \"regA1\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[3\] " "LATCH primitive \"regA1\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[0\] " "LATCH primitive \"regA0\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[1\] " "LATCH primitive \"regA0\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[2\] " "LATCH primitive \"regA0\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[3\] " "LATCH primitive \"regA0\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[4\] " "LATCH primitive \"Imedi2_print\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[3\] " "LATCH primitive \"Imedi2_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[2\] " "LATCH primitive \"Imedi2_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[1\] " "LATCH primitive \"Imedi2_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[0\] " "LATCH primitive \"Imedi2_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[6\] " "LATCH primitive \"Imedi2_print\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[7\] " "LATCH primitive \"Imedi2_print\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[0\] " "LATCH primitive \"Imedi1_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[1\] " "LATCH primitive \"Imedi1_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[2\] " "LATCH primitive \"Imedi1_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[3\] " "LATCH primitive \"Imedi1_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[4\] " "LATCH primitive \"Imedi1_print\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[5\] " "LATCH primitive \"Imedi1_print\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[6\] " "LATCH primitive \"Imedi1_print\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[7\] " "LATCH primitive \"Imedi1_print\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[0\] " "LATCH primitive \"Imedi0_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[1\] " "LATCH primitive \"Imedi0_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[2\] " "LATCH primitive \"Imedi0_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[3\] " "LATCH primitive \"Imedi0_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[4\] " "LATCH primitive \"Imedi0_print\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[5\] " "LATCH primitive \"Imedi0_print\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[6\] " "LATCH primitive \"Imedi0_print\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[7\] " "LATCH primitive \"Imedi0_print\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[0\] " "LATCH primitive \"Imedi2\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[1\] " "LATCH primitive \"Imedi2\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[2\] " "LATCH primitive \"Imedi2\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[3\] " "LATCH primitive \"Imedi2\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[4\] " "LATCH primitive \"Imedi2\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[5\] " "LATCH primitive \"Imedi2\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[6\] " "LATCH primitive \"Imedi2\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[7\] " "LATCH primitive \"Imedi2\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[0\] " "LATCH primitive \"Imedi1\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[1\] " "LATCH primitive \"Imedi1\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[2\] " "LATCH primitive \"Imedi1\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[3\] " "LATCH primitive \"Imedi1\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[4\] " "LATCH primitive \"Imedi1\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[5\] " "LATCH primitive \"Imedi1\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[6\] " "LATCH primitive \"Imedi1\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[7\] " "LATCH primitive \"Imedi1\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[0\] " "LATCH primitive \"Imedi0\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[1\] " "LATCH primitive \"Imedi0\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[2\] " "LATCH primitive \"Imedi0\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[3\] " "LATCH primitive \"Imedi0\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[4\] " "LATCH primitive \"Imedi0\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[5\] " "LATCH primitive \"Imedi0\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[6\] " "LATCH primitive \"Imedi0\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[7\] " "LATCH primitive \"Imedi0\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[5\] " "LATCH primitive \"Imedi2_print\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[7\] " "LATCH primitive \"Imedi1_print\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[7\] " "LATCH primitive \"Imedi2_print\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[6\] " "LATCH primitive \"Imedi1_print\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[6\] " "LATCH primitive \"Imedi2_print\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[5\] " "LATCH primitive \"Imedi1_print\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[5\] " "LATCH primitive \"Imedi2_print\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[4\] " "LATCH primitive \"Imedi1_print\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[4\] " "LATCH primitive \"Imedi2_print\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[3\] " "LATCH primitive \"regA0_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[3\] " "LATCH primitive \"regA1_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[3\] " "LATCH primitive \"Imedi0_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[3\] " "LATCH primitive \"Imedi1_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[3\] " "LATCH primitive \"Imedi2_print\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[2\] " "LATCH primitive \"regA0_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[2\] " "LATCH primitive \"regA1_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[2\] " "LATCH primitive \"Imedi0_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[2\] " "LATCH primitive \"Imedi1_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[2\] " "LATCH primitive \"Imedi2_print\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[1\] " "LATCH primitive \"regA0_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[1\] " "LATCH primitive \"regA1_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[1\] " "LATCH primitive \"Imedi0_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[1\] " "LATCH primitive \"Imedi1_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[1\] " "LATCH primitive \"Imedi2_print\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0_print\[0\] " "LATCH primitive \"regA0_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1_print\[0\] " "LATCH primitive \"regA1_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0_print\[0\] " "LATCH primitive \"Imedi0_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1_print\[0\] " "LATCH primitive \"Imedi1_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2_print\[0\] " "LATCH primitive \"Imedi2_print\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[7\] " "LATCH primitive \"Imedi1\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[7\] " "LATCH primitive \"Imedi2\[7\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[6\] " "LATCH primitive \"Imedi1\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[6\] " "LATCH primitive \"Imedi2\[6\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[5\] " "LATCH primitive \"Imedi1\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[5\] " "LATCH primitive \"Imedi2\[5\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[4\] " "LATCH primitive \"Imedi1\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[4\] " "LATCH primitive \"Imedi2\[4\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[3\] " "LATCH primitive \"regA0\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[3\] " "LATCH primitive \"regA1\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[3\] " "LATCH primitive \"Imedi0\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[3\] " "LATCH primitive \"Imedi1\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[3\] " "LATCH primitive \"Imedi2\[3\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[2\] " "LATCH primitive \"regA0\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[2\] " "LATCH primitive \"regA1\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[2\] " "LATCH primitive \"Imedi0\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[2\] " "LATCH primitive \"Imedi1\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[2\] " "LATCH primitive \"Imedi2\[2\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[1\] " "LATCH primitive \"regA0\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[1\] " "LATCH primitive \"regA1\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[1\] " "LATCH primitive \"Imedi0\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[1\] " "LATCH primitive \"Imedi1\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[1\] " "LATCH primitive \"Imedi2\[1\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA0\[0\] " "LATCH primitive \"regA0\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regA1\[0\] " "LATCH primitive \"regA1\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi0\[0\] " "LATCH primitive \"Imedi0\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi1\[0\] " "LATCH primitive \"Imedi1\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Imedi2\[0\] " "LATCH primitive \"Imedi2\[0\]\" is permanently enabled" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 272 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861277794 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "lcd.vhd" "Mod1" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861277866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "lcd.vhd" "Div2" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861277866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "lcd.vhd" "Mod2" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861277866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "lcd.vhd" "Div1" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861277866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lcd.vhd" "Div0" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861277866 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lcd.vhd" "Mod0" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861277866 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651861277866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 302 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861277923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861277923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861277923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861277923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861277923 ""}  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 302 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651861277923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861277970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861277997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861277997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 301 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861278142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278142 ""}  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 301 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651861278142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 302 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861278273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278273 ""}  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 302 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651861278273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 300 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861278294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278294 ""}  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 300 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651861278294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861278416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278416 ""}  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651861278416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/lpm_divide_fhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/alt_u_div_24f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 282 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861278539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651861278540 ""}  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 282 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651861278540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/db/lpm_divide_i9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651861278594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861278594 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[0\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[1\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[2\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[3\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[4\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[5\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[6\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[7\]\" is moved to its source" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651861278854 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1651861278854 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 394 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651861278856 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651861278856 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[0\] " "Node \"data_bus\[0\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[1\] " "Node \"data_bus\[1\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[2\] " "Node \"data_bus\[2\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[3\] " "Node \"data_bus\[3\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[4\] " "Node \"data_bus\[4\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[5\] " "Node \"data_bus\[5\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[6\] " "Node \"data_bus\[6\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[7\] " "Node \"data_bus\[7\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861278976 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651861278976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651861278977 "|lcd|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651861278977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651861279040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651861279951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651861279951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[0\] " "No output dependent on input pin \"OPCODE\[0\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[1\] " "No output dependent on input pin \"OPCODE\[1\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[2\] " "No output dependent on input pin \"OPCODE\[2\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[3\] " "No output dependent on input pin \"OPCODE\[3\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[4\] " "No output dependent on input pin \"OPCODE\[4\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[5\] " "No output dependent on input pin \"OPCODE\[5\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[6\] " "No output dependent on input pin \"OPCODE\[6\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[7\] " "No output dependent on input pin \"OPCODE\[7\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[8\] " "No output dependent on input pin \"OPCODE\[8\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[9\] " "No output dependent on input pin \"OPCODE\[9\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[10\] " "No output dependent on input pin \"OPCODE\[10\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[11\] " "No output dependent on input pin \"OPCODE\[11\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[12\] " "No output dependent on input pin \"OPCODE\[12\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[13\] " "No output dependent on input pin \"OPCODE\[13\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[14\] " "No output dependent on input pin \"OPCODE\[14\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPCODE\[15\] " "No output dependent on input pin \"OPCODE\[15\]\"" {  } { { "lcd.vhd" "" { Text "C:/Users/MarcoASMA/Downloads/uP_M3LLO-master/uP_M3LLO-master/Quartus/LABs - Design de Computadores/lcd/lcd.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861280125 "|lcd|OPCODE[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651861280125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "481 " "Implemented 481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651861280125 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651861280125 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651861280125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651861280125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651861280125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651861280179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 15:21:20 2022 " "Processing ended: Fri May 06 15:21:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651861280179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651861280179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651861280179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651861280179 ""}
