[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".
AST_DEBUG_BEGIN
Count: 41
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv
n<> u<40> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<40> s<39> l<1:1>
  n<> u<39> t<Source_text> p<40> c<38> l<1:1> el<4:10>
    n<> u<38> t<Description> p<39> c<37> l<1:1> el<4:10>
      n<> u<37> t<Module_declaration> p<38> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<37> c<2> s<35> l<1:1> el<1:17>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<spidpi> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:14>
          n<> u<4> t<List_of_ports> p<5> l<1:14> el<1:16>
        n<> u<35> t<Module_item> p<37> c<34> s<36> l<2:3> el<3:37>
          n<> u<34> t<Non_port_module_item> p<35> c<33> l<2:3> el<3:37>
            n<> u<33> t<Module_or_generate_item> p<34> c<32> l<2:3> el<3:37>
              n<> u<32> t<Module_common_item> p<33> c<31> l<2:3> el<3:37>
                n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<2:3> el<3:37>
                  n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<2:3> el<3:37>
                    n<> u<29> t<Dpi_import_export> p<30> c<28> l<2:3> el<3:37>
                      n<> u<28> t<IMPORT> p<29> s<6> l<2:3> el<2:9>
                      n<"DPI-C"> u<6> t<StringLiteral> p<29> s<27> l<2:10> el<2:17>
                      n<> u<27> t<Function_prototype> p<29> c<10> l<2:18> el<3:36>
                        n<> u<10> t<Function_data_type_or_implicit> p<27> c<9> s<11> l<3:5> el<3:9>
                          n<> u<9> t<Function_data_type> p<10> c<8> l<3:5> el<3:9>
                            n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:9>
                              n<> u<7> t<IntegerAtomType_Byte> p<8> l<3:5> el<3:9>
                        n<tick> u<11> t<StringConst> p<27> s<26> l<3:10> el<3:14>
                        n<> u<26> t<Tf_port_list> p<27> c<25> l<3:15> el<3:35>
                          n<> u<25> t<Tf_port_item> p<26> c<12> l<3:15> el<3:35>
                            n<> u<12> t<TfPortDir_Inp> p<25> s<23> l<3:15> el<3:20>
                            n<> u<23> t<Data_type_or_implicit> p<25> c<22> s<24> l<3:21> el<3:26>
                              n<> u<22> t<Packed_dimension> p<23> c<21> l<3:21> el<3:26>
                                n<> u<21> t<Constant_range> p<22> c<16> l<3:22> el<3:25>
                                  n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<3:22> el<3:23>
                                    n<> u<15> t<Constant_primary> p<16> c<14> l<3:22> el<3:23>
                                      n<> u<14> t<Primary_literal> p<15> c<13> l<3:22> el<3:23>
                                        n<1> u<13> t<IntConst> p<14> l<3:22> el<3:23>
                                  n<> u<20> t<Constant_expression> p<21> c<19> l<3:24> el<3:25>
                                    n<> u<19> t<Constant_primary> p<20> c<18> l<3:24> el<3:25>
                                      n<> u<18> t<Primary_literal> p<19> c<17> l<3:24> el<3:25>
                                        n<0> u<17> t<IntConst> p<18> l<3:24> el<3:25>
                            n<d2p_data> u<24> t<StringConst> p<25> l<3:27> el<3:35>
        n<> u<36> t<ENDMODULE> p<37> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: No timescale set for "spidpi".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: Compile module "work@spidpi".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ByteTypespec                                           1
ByteVar                                                1
Design                                                 1
FunctionDecl                                           1
IODecl                                                 1
Module                                                 1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@spidpi
  |vpiTypedef:
  \_ByteTypespec: , line:3:5, endln:3:9
    |vpiParent:
    \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ByteTypespec: , line:3:5, endln:3:9
  |vpiDefName:work@spidpi
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
