#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 18 12:19:32 2025
# Process ID         : 34756
# Current directory  : C:/FPGA/logtel/blk_mem_gen_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20_axi_1/lab20_axi_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file           : C:/FPGA/logtel/blk_mem_gen_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/blk_mem_gen_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28668 MB
# Available Virtual  : 8709 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20_axi_1/lab20_axi_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Downloads/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1131.348 ; gain = 60.965
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
find_top: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.207 ; gain = 0.000
update_compile_order: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.207 ; gain = 0.000
update_compile_order: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1150.207 ; gain = 0.000
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
export_ip_user_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1153.832 ; gain = 3.625
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_mem_gen_0_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_mem_gen_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj blk_mem_gen_0_tb_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj blk_mem_gen_0_tb_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_tb_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/axi_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_CHECKER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_axi_protocol_chkr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_AXI_FULL_PROTOCOL_CHKR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_stim_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_STIM_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/data_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DATA_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/random.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RANDOM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_tb'
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1159.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '45' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Downloads/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.bmg_tb_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=5)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=4)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8)\]
Compiling architecture data_gen_arch of entity xil_defaultlib.DATA_GEN [data_gen_default]
Compiling architecture checker_arch of entity xil_defaultlib.AXI_CHECKER [axi_checker_default]
Compiling architecture behavioral of entity xil_defaultlib.BMG_AXI_FULL_PROTOCOL_CHKR [bmg_axi_full_protocol_chkr_defau...]
Compiling architecture behavioral of entity xil_defaultlib.BMG_STIM_GEN [bmg_stim_gen_default]
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture amd of entity xil_defaultlib.blk_mem_gen_0_wrapper [blk_mem_gen_0_wrapper_default]
Compiling architecture blk_mem_gen_0_exdes_arch of entity xil_defaultlib.blk_mem_gen_0_exdes [blk_mem_gen_0_exdes_default]
Compiling architecture blk_mem_gen_0_tb_arch of entity xil_defaultlib.blk_mem_gen_0_tb
Built simulation snapshot blk_mem_gen_0_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1159.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_mem_gen_0_tb_behav -key {Behavioral:sim_1:Functional:blk_mem_gen_0_tb} -tclbatch {blk_mem_gen_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source blk_mem_gen_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module blk_mem_gen_0_tb.blk_mem_gen_0_exdes_inst.BMG_PORT.bmg0.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1172.168 ; gain = 8.438
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_mem_gen_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:01:51 . Memory (MB): peak = 1172.168 ; gain = 12.680
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
Block Memory Generator module blk_mem_gen_0_tb.blk_mem_gen_0_exdes_inst.BMG_PORT.bmg0.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg
set_property xsim.view C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project lab20_axi_2 C:/FPGA/logtel/lab20_axi_2 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Downloads/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2234.910 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "lab20_2_bd"
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
create_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2234.910 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property CONFIG.PROTOCOL {2} [get_bd_cells jtag_axi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2234.910 ; gain = 0.000
apply_bd_automation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2234.910 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/jtag_axi_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins jtag_axi_0/aresetn]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/clk_in1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/interrupt]
endgroup
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx] [get_bd_pins axi_uartlite_0/tx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/rx> is being overridden by the user with net <rx_0_1>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/tx> is being overridden by the user with net <axi_uartlite_0_tx>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
set_property name rx [get_bd_ports rx_0]
set_property name aresetn [get_bd_ports aresetn_0]
set_property name clk_in1 [get_bd_ports clk_in1_0]
set_property name reset [get_bd_ports reset_0]
set_property name tx [get_bd_ports tx_0]
set_property name interrupt [get_bd_ports interrupt_0]
set_property name reset_1 [get_bd_ports reset]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
set_property location {403 210} [get_bd_ports aresetn]
undo
INFO: [Common 17-17] undo 'set_property location {403 210} [get_bd_ports aresetn]'
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins axi_interconnect_0/M01_ACLK]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/jtag_axi_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_clk_wiz_100M'
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_uartlite_0/s_axi_aresetn (associated clock /axi_uartlite_0/s_axi_aclk) is connected to asynchronous reset source /aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /jtag_axi_0/aresetn (associated clock /jtag_axi_0/aclk) is connected to asynchronous reset source /aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
add_files -fileset constrs_1 -norecurse C:/FPGA/logtel/for_axi_labs/bh_llb.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [BD 41-1662] The design 'lab20_2_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/sim/lab20_2_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_0/lab20_2_bd_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hw_handoff/lab20_2_bd.hwh
Generated Hardware Definition File C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_clk_wiz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_jtag_axi_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_axi_interconnect_0_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_jtag_axi_0_0
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
delete_bd_objs [get_bd_intf_nets jtag_axi_0_M_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets clk_in1_0_1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_nets reset_0_1] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_intf_nets jtag_axi_0_M_AXI] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets aresetn_0_1]
delete_bd_objs [get_bd_nets rx_0_1]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets jtag_axi_0_M_AXI] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_uartlite_0_UART]
delete_bd_objs [get_bd_nets clk_in1_1] [get_bd_nets rst_clk_in1_100M_peripheral_aresetn]
delete_bd_objs [get_bd_ports clk_in1] [get_bd_ports tx] [get_bd_ports interrupt] [get_bd_ports reset_1] [get_bd_ports rx] [get_bd_ports aresetn]
delete_bd_objs [get_bd_intf_ports usb_uart]
delete_bd_objs [get_bd_cells axi_smc] [get_bd_cells jtag_axi_0] [get_bd_cells rst_clk_in1_100M] [get_bd_cells axi_uartlite_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
set_property CONFIG.PROTOCOL {2} [get_bd_cells jtag_axi_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/jtag_axi_0/Data' to master interface '/jtag_axi_0/M_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_uartlite_0/s_axi_aclk
/jtag_axi_0/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
delete_bd_objs [get_bd_cells axi_intc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
set_property location {0.5 -511 447} [get_bd_cells axi_uartlite_0]
set_property location {1.5 -277 439} [get_bd_cells axi_intc_0]
set_property location {0.5 -741 434} [get_bd_cells jtag_axi_0]
set_property location {3.5 -39 400} [get_bd_cells axis_interconnect_0]
set_property location {5 257 379} [get_bd_cells axi_interconnect_0]
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_intc_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property CONFIG.NUM_MI {1} [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/jtag_axi_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/ACLK]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axis_interconnect_0/S00_AXIS_ACLK
/axis_interconnect_0/M00_AXIS_ACLK
/clk_wiz/clk_in1
/clk_wiz_1/clk_in1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_1_100M]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets jtag_axi_0_M_AXI] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1] [get_bd_cells clk_wiz_1]
regenerate_bd_layout
set_property location {0.5 -302 124} [get_bd_cells clk_wiz]
set_property location {1.5 -92 117} [get_bd_cells jtag_axi_0]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
set_property location {3 143 120} [get_bd_cells axis_interconnect_0]
set_property location {4 437 126} [get_bd_cells axi_uartlite_0]
set_property location {4 430 146} [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/rx> is being overridden by the user with net <rx_0_1>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/tx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/tx> is being overridden by the user with net <axi_uartlite_0_tx>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/interrupt]
endgroup
delete_bd_objs [get_bd_nets rx_0_1]
regenerate_bd_layout
startgroup
delete_bd_objs [get_bd_nets axi_uartlite_0_tx] [get_bd_nets axi_uartlite_0_interrupt]
delete_bd_objs [get_bd_ports tx_0] [get_bd_ports interrupt_0] [get_bd_ports rx_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_cells clk_wiz]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/jtag_axi_0/Data' to slave segment '/axi_uartlite_0/S_AXI/Reg'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/axi_uartlite_0/S_AXI/Reg' into address space '/jtag_axi_0/Data' at address '0x4060_0000 [ 64K ]'. Master segment '/jtag_axi_0/Data/SEG_axi_uartlite_0_Reg' is invalid. The proposed address '0x4060_0000 [ 64K ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/jtag_axi_0/Data' to slave segment '/axi_uartlite_0/S_AXI/Reg'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/axi_uartlite_0/S_AXI/Reg' into address space '/jtag_axi_0/Data' at address '0x4060_0000 [ 64K ]'. Master segment '/jtag_axi_0/Data/SEG_axi_uartlite_0_Reg' is invalid. The proposed address '0x4060_0000 [ 64K ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilvector_logic:1.0 for the IP type xilinx.com:ip:util_vector_logic:2.0 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:util_vector_logic:2.0 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /reset_inv_0
INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /reset_inv_0
INFO: [BoardRule 102-13] connect_bd_net /reset /reset_inv_0/Op1
INFO: [BoardRule 102-14] connect_bd_net /reset_inv_0/Res /clk_wiz/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_100M]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
INFO: [BoardRule 102-15] connect_bd_net /reset_0 /rst_clk_wiz_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
endgroup
regenerate_bd_layout
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_2_bd_axi_smc_3: SmartConnect lab20_2_bd_axi_smc_3 is in Low-Area Mode.
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.910 ; gain = 0.000
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
save_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.910 ; gain = 0.000
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/tx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/tx> is being overridden by the user with net <axi_uartlite_0_tx>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
set_property name tx [get_bd_ports tx_0]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells axi_uartlite_0]
make_bd_intf_pins_external  [get_bd_cells axi_uartlite_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/rx> is being overridden by the user with net <rx_0_1>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
set_property name rx [get_bd_ports rx_0]
set_property name aresetn [get_bd_ports reset]
set_property name clk_in1 [get_bd_ports sys_clock]
set_property name reset_1 [get_bd_ports reset_0]
set_property name interrupt [get_bd_ports interrupt_0]
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_2_bd_axi_smc_3: SmartConnect lab20_2_bd_axi_smc_3 is in Low-Area Mode.
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2234.910 ; gain = 0.000
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_2_bd_axi_smc_3: SmartConnect lab20_2_bd_axi_smc_3 is in Low-Area Mode.
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2234.910 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_2_bd_axi_smc_3: SmartConnect lab20_2_bd_axi_smc_3 is in Low-Area Mode.
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.910 ; gain = 0.000
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]'
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_2_bd_axi_smc_3: SmartConnect lab20_2_bd_axi_smc_3 is in Low-Area Mode.
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.910 ; gain = 0.000
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [BD 41-1662] The design 'lab20_2_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-3255] Drive strength cannot be preserved for external port reset_1 as its name is conflicting with net name reset_1 connecting ports and pins  /aresetn,/reset_inv_0/Op1 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd
WARNING: [BD 41-3255] Drive strength cannot be preserved for external port reset_1 as its name is conflicting with net name reset_1 connecting ports and pins  /aresetn,/reset_inv_0/Op1 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/sim/lab20_2_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
Exporting to file c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/hw_handoff/lab20_2_bd_axi_smc_3.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/synth/lab20_2_bd_axi_smc_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
Exporting to file C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hw_handoff/lab20_2_bd.hwh
Generated Hardware Definition File C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_axi_smc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_axi_uartlite_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_clk_wiz_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_jtag_axi_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_reset_inv_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_rst_clk_wiz_100M_2
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_axi_smc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_axi_uartlite_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_clk_wiz_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_rst_clk_wiz_100M_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_jtag_axi_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_reset_inv_0_0
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_2_bd_axi_smc_3: SmartConnect lab20_2_bd_axi_smc_3 is in Low-Area Mode.
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2234.910 ; gain = 0.000
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.srcs\sources_1\bd\lab20_2_bd\lab20_2_bd.bd> 
make_wrapper -files [get_files C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/lab20_2_bd.bd] -top
INFO: [BD 41-1662] The design 'lab20_2_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-3255] Drive strength cannot be preserved for external port reset_1 as its name is conflicting with net name reset_1 connecting ports and pins  /aresetn,/reset_inv_0/Op1 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd
WARNING: [BD 41-3255] Drive strength cannot be preserved for external port reset_1 as its name is conflicting with net name reset_1 connecting ports and pins  /aresetn,/reset_inv_0/Op1 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/sim/lab20_2_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd
add_files -norecurse c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd
generate_target Simulation [get_files C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/lab20_2_bd.bd]
INFO: [BD 41-1662] The design 'lab20_2_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-3255] Drive strength cannot be preserved for external port reset_1 as its name is conflicting with net name reset_1 connecting ports and pins  /aresetn,/reset_inv_0/Op1 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.vhd
WARNING: [BD 41-3255] Drive strength cannot be preserved for external port reset_1 as its name is conflicting with net name reset_1 connecting ports and pins  /aresetn,/reset_inv_0/Op1 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/sim/lab20_2_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\hdl\lab20_2_bd_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\synth\lab20_2_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\synth\lab20_2_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\synth\lab20_2_bd.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
Exporting to file c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/hw_handoff/lab20_2_bd_axi_smc_3.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/synth/lab20_2_bd_axi_smc_3.hwdef
Exporting to file C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hw_handoff/lab20_2_bd.hwh
Generated Hardware Definition File C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/synth/lab20_2_bd.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2234.910 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\hdl\lab20_2_bd_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\synth\lab20_2_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\synth\lab20_2_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\lab20_axi_2\lab20_axi_2.gen\sources_1\bd\lab20_2_bd\synth\lab20_2_bd.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab20_2_bd_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab20_2_bd_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim/sc_xtlm_lab20_2_bd_axi_smc_3.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj lab20_2_bd_wrapper_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/sim/lab20_2_bd_jtag_axi_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_jtag_axi_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/sim/bd_fbbb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb
INFO: [VRFC 10-311] analyzing module clk_map_imp_12IZ4JE
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_VRARFL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1UYVWIQ
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1RIDCAG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_0/sim/bd_fbbb_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_2/sim/bd_fbbb_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_3/sim/bd_fbbb_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_4/sim/bd_fbbb_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_5/sim/bd_fbbb_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_6/sim/bd_fbbb_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_7/sim/bd_fbbb_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_8/sim/bd_fbbb_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_9/sim/bd_fbbb_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_10/sim/bd_fbbb_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_11/sim/bd_fbbb_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_12/sim/bd_fbbb_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/sim/lab20_2_bd_axi_smc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_axi_smc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/sim/lab20_2_bd_reset_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_reset_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj lab20_2_bd_wrapper_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/sim/lab20_2_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_2_bd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/sim/lab20_2_bd_axi_uartlite_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_2_bd_axi_uartlite_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/sim/bd_fbbb_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_fbbb_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/sim/lab20_2_bd_rst_clk_wiz_100M_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_2_bd_rst_clk_wiz_100M_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_2_bd_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L lib_cdc_v1_0_3 -L axi_uartlite_v2_0_37 -L jtag_axi -L xlconstant_v1_1_9 -L proc_sys_reset_v5_0_16 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L util_vector_logic_v2_0_4 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab20_2_bd_wrapper_behav xil_defaultlib.lab20_2_bd_wrapper xil_defaultlib.glbl -log elaborate.log"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Downloads/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L lib_cdc_v1_0_3 -L axi_uartlite_v2_0_37 -L jtag_axi -L xlconstant_v1_1_9 -L proc_sys_reset_v5_0_16 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L util_vector_logic_v2_0_4 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab20_2_bd_wrapper_behav xil_defaultlib.lab20_2_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/sim/bd_fbbb.v:616]
WARNING: [VRFC 10-5021] port 'sl_iport0' is not connected on this instance [C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/sim/lab20_2_bd_jtag_axi_0_1.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlconstant_v1_1_9.xlconstant_v1_1_9_xlconstant(CON...
Compiling module xil_defaultlib.bd_fbbb_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_fbbb_psr_aclk_0_arch of entity xil_defaultlib.bd_fbbb_psr_aclk_0 [bd_fbbb_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_12IZ4JE
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_fbbb_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_VRARFL
Compiling module xil_defaultlib.bd_fbbb_m00s2a_0
Compiling module xil_defaultlib.bd_fbbb_s00a2s_0
Compiling module xil_defaultlib.bd_fbbb_s00mmu_0
Compiling module xil_defaultlib.bd_fbbb_s00sic_0
Compiling module xil_defaultlib.bd_fbbb_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1UYVWIQ
Compiling module xil_defaultlib.bd_fbbb_sarn_0
Compiling module xil_defaultlib.bd_fbbb_sawn_0
Compiling module xil_defaultlib.bd_fbbb_sbn_0
Compiling module xil_defaultlib.bd_fbbb_srn_0
Compiling module xil_defaultlib.bd_fbbb_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1RIDCAG
Compiling module xil_defaultlib.bd_fbbb
Compiling module xil_defaultlib.lab20_2_bd_axi_smc_3
Compiling architecture rtl of entity axi_uartlite_v2_0_37.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture lab20_2_bd_axi_uartlite_0_1_arch of entity xil_defaultlib.lab20_2_bd_axi_uartlite_0_1 [lab20_2_bd_axi_uartlite_0_1_defa...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.lab20_2_bd_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.lab20_2_bd_clk_wiz_2
Compiling module xil_defaultlib.lab20_2_bd_jtag_axi_0_1
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.lab20_2_bd_reset_inv_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture lab20_2_bd_rst_clk_wiz_100m_2_arch of entity xil_defaultlib.lab20_2_bd_rst_clk_wiz_100M_2 [lab20_2_bd_rst_clk_wiz_100m_2_de...]
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture structure of entity xil_defaultlib.lab20_2_bd [lab20_2_bd_default]
Compiling architecture structure of entity xil_defaultlib.lab20_2_bd_wrapper
Built simulation snapshot lab20_2_bd_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab20_2_bd_wrapper_behav -key {Behavioral:sim_1:Functional:lab20_2_bd_wrapper} -tclbatch {lab20_2_bd_wrapper.tcl} -protoinst "protoinst_files/bd_fbbb.protoinst" -protoinst "protoinst_files/lab20_2_bd.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fbbb.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab20_2_bd.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_2_bd_wrapper/lab20_2_bd_i//jtag_axi_0/M_AXI
Time resolution is 1 ps
source lab20_2_bd_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab20_2_bd_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2234.910 ; gain = 0.000
launch_runs synth_1 -jobs 6
Exporting to file c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/hw_handoff/lab20_2_bd_axi_smc_3.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/synth/lab20_2_bd_axi_smc_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_axi_smc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_axi_uartlite_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_clk_wiz_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_jtag_axi_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_reset_inv_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_2_bd_rst_clk_wiz_100M_2
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_axi_smc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_axi_uartlite_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_clk_wiz_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_jtag_axi_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_rst_clk_wiz_100M_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_2_bd_reset_inv_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 18 13:35:14 2025] Launched lab20_2_bd_axi_uartlite_0_1_synth_1, lab20_2_bd_axi_smc_3_synth_1, lab20_2_bd_jtag_axi_0_1_synth_1, lab20_2_bd_clk_wiz_2_synth_1, lab20_2_bd_rst_clk_wiz_100M_2_synth_1, lab20_2_bd_reset_inv_0_0_synth_1...
Run output will be captured here:
lab20_2_bd_axi_uartlite_0_1_synth_1: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/lab20_2_bd_axi_uartlite_0_1_synth_1/runme.log
lab20_2_bd_axi_smc_3_synth_1: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/lab20_2_bd_axi_smc_3_synth_1/runme.log
lab20_2_bd_jtag_axi_0_1_synth_1: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/lab20_2_bd_jtag_axi_0_1_synth_1/runme.log
lab20_2_bd_clk_wiz_2_synth_1: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/lab20_2_bd_clk_wiz_2_synth_1/runme.log
lab20_2_bd_rst_clk_wiz_100M_2_synth_1: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/lab20_2_bd_rst_clk_wiz_100M_2_synth_1/runme.log
lab20_2_bd_reset_inv_0_0_synth_1: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/lab20_2_bd_reset_inv_0_0_synth_1/runme.log
[Tue Mar 18 13:35:14 2025] Launched synth_1...
Run output will be captured here: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 6
[Tue Mar 18 13:41:24 2025] Launched impl_1...
Run output will be captured here: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/lab20_2_bd_axi_smc_3.dcp' for cell 'lab20_2_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1.dcp' for cell 'lab20_2_bd_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.dcp' for cell 'lab20_2_bd_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/lab20_2_bd_jtag_axi_0_1.dcp' for cell 'lab20_2_bd_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/lab20_2_bd_reset_inv_0_0.dcp' for cell 'lab20_2_bd_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2.dcp' for cell 'lab20_2_bd_i/rst_clk_wiz_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2234.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: lab20_2_bd_i/jtag_axi_0 UUID: a980947f-2511-5f8c-b3a1-b4472227b51d 
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1_board.xdc] for cell 'lab20_2_bd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1_board.xdc] for cell 'lab20_2_bd_i/axi_uartlite_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1.xdc] for cell 'lab20_2_bd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/lab20_2_bd_axi_uartlite_0_1.xdc] for cell 'lab20_2_bd_i/axi_uartlite_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/constraints/jtag_axi.xdc] for cell 'lab20_2_bd_i/jtag_axi_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/constraints/jtag_axi.xdc] for cell 'lab20_2_bd_i/jtag_axi_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/bd_fbbb_psr_aclk_0_board.xdc] for cell 'lab20_2_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/bd_fbbb_psr_aclk_0_board.xdc] for cell 'lab20_2_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/bd_fbbb_psr_aclk_0.xdc] for cell 'lab20_2_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/bd_fbbb_psr_aclk_0.xdc] for cell 'lab20_2_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/smartconnect.xdc] for cell 'lab20_2_bd_i/axi_smc/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/smartconnect.xdc] for cell 'lab20_2_bd_i/axi_smc/inst'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_board.xdc] for cell 'lab20_2_bd_i/clk_wiz/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_board.xdc] for cell 'lab20_2_bd_i/clk_wiz/inst'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.xdc] for cell 'lab20_2_bd_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.xdc:54]
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.xdc] for cell 'lab20_2_bd_i/clk_wiz/inst'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2_board.xdc] for cell 'lab20_2_bd_i/rst_clk_wiz_100M/U0'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port reset_1 can not be placed on PACKAGE_PIN C12 because the PACKAGE_PIN is occupied by port aresetn. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2_board.xdc:3]
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2_board.xdc] for cell 'lab20_2_bd_i/rst_clk_wiz_100M/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2.xdc] for cell 'lab20_2_bd_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/lab20_2_bd_rst_clk_wiz_100M_2.xdc] for cell 'lab20_2_bd_i/rst_clk_wiz_100M/U0'
Parsing XDC File [C:/FPGA/logtel/for_axi_labs/bh_llb.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/for_axi_labs/bh_llb.xdc]
INFO: [Project 1-1714] 22 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2689.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 2890.746 ; gain = 655.836
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 18 13:49:54 2025] Launched impl_1...
Run output will be captured here: C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-20:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3154.344 ; gain = 13.938
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD03ABA
set_property PROGRAM.FILE {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/lab20_2_bd_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/lab20_2_bd_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/lab20_2_bd_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/lab20_2_bd_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/lab20_2_bd_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.runs/impl_1/lab20_2_bd_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
source C:/FPGA/logtel/for_axi_labs/bh_demo_uart_transsmit.tcl
# reset_hw_axi [get_hw_axis hw_axi_1]
# create_hw_axi_txn write_txn [get_hw_axis hw_axi_1] -address 00000004 -data {11111141} -len 1 -type write
# run_hw_axi [get_hw_axi_txns write_txn]
INFO: [Labtoolstcl 44-481] WRITE DATA is: 11111141
# create_hw_axi_txn write_txn1 [get_hw_axis hw_axi_1] -address 00000004 -data {11111142} -len 1 -type write
# run_hw_axi [get_hw_axi_txns write_txn1]
INFO: [Labtoolstcl 44-481] WRITE DATA is: 11111142
# create_hw_axi_txn write_txn2 [get_hw_axis hw_axi_1] -address 00000004 -data {11111143} -len 1 -type write
# run_hw_axi [get_hw_axi_txns write_txn2]
INFO: [Labtoolstcl 44-481] WRITE DATA is: 11111143
# create_hw_axi_txn write_txn3 [get_hw_axis hw_axi_1] -address 00000004 -data {11111144} -len 1 -type write
# run_hw_axi [get_hw_axi_txns write_txn3]
INFO: [Labtoolstcl 44-481] WRITE DATA is: 11111144
# create_hw_axi_txn write_txn4 [get_hw_axis hw_axi_1] -address 00000004 -data {11111145} -len 1 -type write
# run_hw_axi [get_hw_axi_txns write_txn4]
INFO: [Labtoolstcl 44-481] WRITE DATA is: 11111145
# create_hw_axi_txn write_txn5 [get_hw_axis hw_axi_1] -address 00000004 -data {11111146} -len 1 -type write
# run_hw_axi [get_hw_axi_txns write_txn5]
INFO: [Labtoolstcl 44-481] WRITE DATA is: 11111146
open_bd_design {C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/lab20_2_bd.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files C:/FPGA/logtel/for_axi_labs/bh_llb.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/FPGA/logtel/for_axi_labs/bh_llb.xdc
add_files -fileset constrs_1 -norecurse C:/FPGA/logtel/lab20_axi_2/bh_llb.xdc
close_bd_design [get_bd_designs lab20_2_bd]
Wrote  : <C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.srcs/sources_1/bd/lab20_2_bd/ui/bd_1d705763.ui> 
close_hw_manager
close_design
close_project
create_project lab20_axi_3 C:/FPGA/logtel/lab20_axi_3 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Downloads/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "lab20_axi_3_bd"
Wrote  : <C:\FPGA\logtel\lab20_axi_3\lab20_axi_3.srcs\sources_1\bd\lab20_axi_3_bd\lab20_axi_3_bd.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3433.258 ; gain = 17.359
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "lab20_axi_3_bd" 
INFO: [BoardInterface 100-3] current_bd_design lab20_axi_3_bd
INFO: [BoardInterface 100-119] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [BoardInterface 100-121] create_bd_port -dir I clk_ref_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /clk_ref_i /mig_7series_0/clk_ref_i
INFO: [BoardInterface 100-121] create_bd_port -dir I sys_clk_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /sys_clk_i /mig_7series_0/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3468.094 ; gain = 26.980
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /mig_7series_0]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /mig_7series_0/sys_rst
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3490.836 ; gain = 22.742
validate_bd_design
ERROR: [BD 41-1380] A connection to the interface 'S_AXI' of '/mig_7series_0' is required.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-1380] A connection to the interface 'S_AXI' of '/mig_7series_0' is required.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/mig_7series_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/jtag_axi_0/Data' at <0x8000_0000 [ 128M ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_3\lab20_axi_3.srcs\sources_1\bd\lab20_axi_3_bd\lab20_axi_3_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
delete_bd_objs [get_bd_nets clk_ref_i_1] [get_bd_ports clk_ref_i]
connect_bd_net [get_bd_pins mig_7series_0/ui_addn_clk_0] [get_bd_pins mig_7series_0/clk_ref_i]
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_3\lab20_axi_3.srcs\sources_1\bd\lab20_axi_3_bd\lab20_axi_3_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 128M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_axi_3_bd_axi_smc_0: SmartConnect lab20_axi_3_bd_axi_smc_0 is in High-performance Mode.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3505.219 ; gain = 4.344
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_3\lab20_axi_3.srcs\sources_1\bd\lab20_axi_3_bd\lab20_axi_3_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
make_wrapper -files [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -top
INFO: [BD 41-1662] The design 'lab20_axi_3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
add_files -norecurse c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
update_compile_order -fileset sources_1
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse C:/FPGA/logtel/lab20_axi_3/bh_ddr_demo_wrapper.xdc
regenerate_bd_layout
regenerate_bd_layout
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'lab20_axi_3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd
INFO: [Common 17-681] Processing pending cancel.
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'lab20_axi_3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
error renaming "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/_tmp/lab20_axi_3_bd_mig_7series_0_0" to "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0": permission denied
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Downloads/Vivado/2024.2/data/ip/xilinx/mig_7series_v4_2/xit/implementation.xit': error renaming "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/_tmp/lab20_axi_3_bd_mig_7series_0_0" to "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0": permission denied
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Implementation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Implementation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block mig_7series_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
Exporting to file c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/hw_handoff/lab20_axi_3_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/synth/lab20_axi_3_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
Exporting to file C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hw_handoff/lab20_axi_3_bd.hwh
Generated Hardware Definition File C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_rst_mig_7series_0_81M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_rst_mig_7series_0_81M_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab20_axi_3_bd_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab20_axi_3_bd_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/sc_xtlm_lab20_axi_3_bd_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj lab20_axi_3_bd_wrapper_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
ERROR: [XSIM 43-4316] Can not find file: c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v
"xvhdl --incr --relax -prj lab20_axi_3_bd_wrapper_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_cc91_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_cc91_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/sim/lab20_axi_3_bd_rst_mig_7series_0_81M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd_rst_mig_7series_0_81M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3677.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3677.301 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 128M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_axi_3_bd_axi_smc_0: SmartConnect lab20_axi_3_bd_axi_smc_0 is in High-performance Mode.
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_3\lab20_axi_3.srcs\sources_1\bd\lab20_axi_3_bd\lab20_axi_3_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
generate_target Simulation [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd]
INFO: [BD 41-1662] The design 'lab20_axi_3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
Exporting to file c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/hw_handoff/lab20_axi_3_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/synth/lab20_axi_3_bd_axi_smc_0.hwdef
Exporting to file C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hw_handoff/lab20_axi_3_bd.hwh
Generated Hardware Definition File C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -directory C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files -ipstatic_source_dir C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/modelsim} {questa=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/questa} {riviera=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/riviera} {activehdl=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab20_axi_3_bd_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab20_axi_3_bd_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/sc_xtlm_lab20_axi_3_bd_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj lab20_axi_3_bd_wrapper_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
ERROR: [XSIM 43-4316] Can not find file: c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v
"xvhdl --incr --relax -prj lab20_axi_3_bd_wrapper_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_cc91_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_cc91_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3677.301 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd}
regenerate_bd_layout
regenerate_bd_layout
launch_runs synth_1 -jobs 6
error renaming "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/_tmp/lab20_axi_3_bd_mig_7series_0_0" to "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0": permission denied
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Downloads/Vivado/2024.2/data/ip/xilinx/mig_7series_v4_2/xit/implementation.xit': error renaming "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/_tmp/lab20_axi_3_bd_mig_7series_0_0" to "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0": permission denied
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Implementation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Implementation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block mig_7series_0 
Exporting to file c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/hw_handoff/lab20_axi_3_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/synth/lab20_axi_3_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_rst_mig_7series_0_81M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_rst_mig_7series_0_81M_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
make_wrapper -files [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -top
regenerate_bd_layout
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 128M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] lab20_axi_3_bd_axi_smc_0: SmartConnect lab20_axi_3_bd_axi_smc_0 is in High-performance Mode.
save_bd_design
Wrote  : <C:\FPGA\logtel\lab20_axi_3\lab20_axi_3.srcs\sources_1\bd\lab20_axi_3_bd\lab20_axi_3_bd.bd> 
Wrote  : <C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/ui/bd_cf44d82f.ui> 
make_wrapper -files [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -top
INFO: [BD 41-1662] The design 'lab20_axi_3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
generate_target Simulation [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd]
INFO: [BD 41-1662] The design 'lab20_axi_3_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd
VHDL Output written to : C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd
Exporting to file c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/hw_handoff/lab20_axi_3_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/synth/lab20_axi_3_bd_axi_smc_0.hwdef
Exporting to file C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hw_handoff/lab20_axi_3_bd.hwh
Generated Hardware Definition File C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/synth/lab20_axi_3_bd.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.srcs/sources_1/bd/lab20_axi_3_bd/lab20_axi_3_bd.bd] -directory C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files -ipstatic_source_dir C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/modelsim} {questa=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/questa} {riviera=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/riviera} {activehdl=C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab20_axi_3_bd_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab20_axi_3_bd_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/sc_xtlm_lab20_axi_3_bd_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj lab20_axi_3_bd_wrapper_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
ERROR: [XSIM 43-4316] Can not find file: c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v
"xvhdl --incr --relax -prj lab20_axi_3_bd_wrapper_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_cc91_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_cc91_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab20_axi_3_bd_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3677.301 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab20_axi_3_bd_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab20_axi_3_bd_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/sc_xtlm_lab20_axi_3_bd_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L xilinx_vip -prj lab20_axi_3_bd_wrapper_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/lab20_axi_3_bd_mig_7series_0_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_axi_3_bd_mig_7series_0_0_mig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/lab20_axi_3_bd_mig_7series_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_axi_3_bd_mig_7series_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_jtag_axi_0_0/sim/lab20_axi_3_bd_jtag_axi_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_axi_3_bd_jtag_axi_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/sim/bd_cc91.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91
INFO: [VRFC 10-311] analyzing module clk_map_imp_6MXR3I
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1UDZCFP
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_U31Y9I
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_XSWXWS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_cc91_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_cc91_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_cc91_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_cc91_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_cc91_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_cc91_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_cc91_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_cc91_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_cc91_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_cc91_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_cc91_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_cc91_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_cc91_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/sim/lab20_axi_3_bd_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_axi_3_bd_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj lab20_axi_3_bd_wrapper_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3677.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L jtag_axi -L xlconstant_v1_1_9 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab20_axi_3_bd_wrapper_behav xil_defaultlib.lab20_axi_3_bd_wrapper xil_defaultlib.glbl -log elaborate.log"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Downloads/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L jtag_axi -L xlconstant_v1_1_9 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab20_axi_3_bd_wrapper_behav xil_defaultlib.lab20_axi_3_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'xpm_cdc_async_rst' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/lab20_axi_3_bd_mig_7series_0_0_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1962]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/sim/bd_cc91.v:744]
WARNING: [VRFC 10-5021] port 'sl_iport0' is not connected on this instance [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_jtag_axi_0_0/sim/lab20_axi_3_bd_jtag_axi_0_0.v:184]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlconstant_v1_1_9.xlconstant_v1_1_9_xlconstant(CON...
Compiling module xil_defaultlib.bd_cc91_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_cc91_psr_aclk_0_arch of entity xil_defaultlib.bd_cc91_psr_aclk_0 [bd_cc91_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_6MXR3I
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_cc91_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1UDZCFP
Compiling module xil_defaultlib.bd_cc91_m00s2a_0
Compiling module xil_defaultlib.bd_cc91_s00a2s_0
Compiling module xil_defaultlib.bd_cc91_s00mmu_0
Compiling module xil_defaultlib.bd_cc91_s00sic_0
Compiling module xil_defaultlib.bd_cc91_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_U31Y9I
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=49...
Compiling module xil_defaultlib.bd_cc91_sarn_0
Compiling module xil_defaultlib.bd_cc91_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=73...
Compiling module xil_defaultlib.bd_cc91_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=53...
Compiling module xil_defaultlib.bd_cc91_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_cc91_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_XSWXWS
Compiling module xil_defaultlib.bd_cc91
Compiling module xil_defaultlib.lab20_axi_3_bd_axi_smc_0
Compiling module xil_defaultlib.lab20_axi_3_bd_jtag_axi_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module unisims_ver.IBUF(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFG(IBUF_LOW_PWR="FALSE")
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_A' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:709]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_B' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:708]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_C' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:707]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_D' [C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:706]
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.lab20_axi_3_bd_mig_7series_0_0_m...
Compiling module xil_defaultlib.lab20_axi_3_bd_mig_7series_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture lab20_axi_3_bd_rst_mig_7series_0_81m_0_arch of entity xil_defaultlib.lab20_axi_3_bd_rst_mig_7series_0_81M_0 [lab20_axi_3_bd_rst_mig_7series_0...]
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture structure of entity xil_defaultlib.lab20_axi_3_bd [lab20_axi_3_bd_default]
Compiling architecture structure of entity xil_defaultlib.lab20_axi_3_bd_wrapper
Built simulation snapshot lab20_axi_3_bd_wrapper_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 3677.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '77' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab20_axi_3_bd_wrapper_behav -key {Behavioral:sim_1:Functional:lab20_axi_3_bd_wrapper} -tclbatch {lab20_axi_3_bd_wrapper.tcl} -protoinst "protoinst_files/bd_cc91.protoinst" -protoinst "protoinst_files/lab20_axi_3_bd.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_cc91.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/lab20_axi_3_bd.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i//jtag_axi_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /lab20_axi_3_bd_wrapper/lab20_axi_3_bd_i//mig_7series_0/S_AXI
Time resolution is 1 fs
source lab20_axi_3_bd_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab20_axi_3_bd_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:47 . Memory (MB): peak = 3677.301 ; gain = 0.000
launch_runs synth_1 -jobs 6
error renaming "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/_tmp/lab20_axi_3_bd_mig_7series_0_0" to "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0": permission denied
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Downloads/Vivado/2024.2/data/ip/xilinx/mig_7series_v4_2/xit/implementation.xit': error renaming "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/_tmp/lab20_axi_3_bd_mig_7series_0_0" to "c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0": permission denied
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Implementation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Implementation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block mig_7series_0 
Exporting to file c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/hw_handoff/lab20_axi_3_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/synth/lab20_axi_3_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_rst_mig_7series_0_81M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_rst_mig_7series_0_81M_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3677.301 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
run 1 us
run 1 us
run 1 us
run 1 us
step
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
step: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 3677.301 ; gain = 0.000
INFO: [Common 17-344] 'step' was cancelled
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
lab20_axi_3_bd_wrapper.lab20_axi_3_bd_i.mig_7series_0.u_lab20_axi_3_bd_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
run 1 us
run 1 us
run 1 us
run 1 us
step
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
step: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3677.301 ; gain = 0.000
INFO: [Common 17-344] 'step' was cancelled
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_rst_mig_7series_0_81M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_rst_mig_7series_0_81M_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 18 14:44:51 2025] Launched lab20_axi_3_bd_rst_mig_7series_0_81M_0_synth_1, lab20_axi_3_bd_mig_7series_0_0_synth_1, lab20_axi_3_bd_jtag_axi_0_0_synth_1, lab20_axi_3_bd_axi_smc_0_synth_1...
Run output will be captured here:
lab20_axi_3_bd_rst_mig_7series_0_81M_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_rst_mig_7series_0_81M_0_synth_1/runme.log
lab20_axi_3_bd_mig_7series_0_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_mig_7series_0_0_synth_1/runme.log
lab20_axi_3_bd_jtag_axi_0_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_jtag_axi_0_0_synth_1/runme.log
lab20_axi_3_bd_axi_smc_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_axi_smc_0_synth_1/runme.log
[Tue Mar 18 14:44:51 2025] Launched synth_1...
Run output will be captured here: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/synth_1/runme.log
reset_run lab20_axi_3_bd_mig_7series_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP lab20_axi_3_bd_jtag_axi_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab20_axi_3_bd_jtag_axi_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 18 14:47:20 2025] Launched lab20_axi_3_bd_mig_7series_0_0_synth_1, lab20_axi_3_bd_jtag_axi_0_0_synth_1, lab20_axi_3_bd_axi_smc_0_synth_1...
Run output will be captured here:
lab20_axi_3_bd_mig_7series_0_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_mig_7series_0_0_synth_1/runme.log
lab20_axi_3_bd_jtag_axi_0_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_jtag_axi_0_0_synth_1/runme.log
lab20_axi_3_bd_axi_smc_0_synth_1: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/lab20_axi_3_bd_axi_smc_0_synth_1/runme.log
[Tue Mar 18 14:47:20 2025] Launched synth_1...
Run output will be captured here: C:/FPGA/logtel/lab20_axi_3/lab20_axi_3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/lab20_axi_3_bd_axi_smc_0.dcp' for cell 'lab20_axi_3_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_jtag_axi_0_0/lab20_axi_3_bd_jtag_axi_0_0.dcp' for cell 'lab20_axi_3_bd_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0.dcp' for cell 'lab20_axi_3_bd_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/lab20_axi_3_bd_rst_mig_7series_0_81M_0.dcp' for cell 'lab20_axi_3_bd_i/rst_mig_7series_0_81M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.490 . Memory (MB): peak = 4495.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: lab20_axi_3_bd_i/jtag_axi_0 UUID: 2f1e4789-e9a4-51ee-b6d9-2a4e7bd97a34 
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc] for cell 'lab20_axi_3_bd_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: lab20_axi_3_bd_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc:41]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_i' already exists, overwriting the previous clock with the same name. [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc:396]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: lab20_axi_3_bd_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc:407]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_i' already exists, overwriting the previous clock with the same name. [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc:762]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: lab20_axi_3_bd_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc:773]
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_mig_7series_0_0/lab20_axi_3_bd_mig_7series_0_0/user_design/constraints/lab20_axi_3_bd_mig_7series_0_0.xdc] for cell 'lab20_axi_3_bd_i/mig_7series_0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'lab20_axi_3_bd_i/jtag_axi_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'lab20_axi_3_bd_i/jtag_axi_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/bd_cc91_psr_aclk_0_board.xdc] for cell 'lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/bd_cc91_psr_aclk_0_board.xdc] for cell 'lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/bd_cc91_psr_aclk_0.xdc] for cell 'lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/bd_cc91_psr_aclk_0.xdc] for cell 'lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/smartconnect.xdc] for cell 'lab20_axi_3_bd_i/axi_smc/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/smartconnect.xdc] for cell 'lab20_axi_3_bd_i/axi_smc/inst'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/lab20_axi_3_bd_rst_mig_7series_0_81M_0_board.xdc] for cell 'lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/lab20_axi_3_bd_rst_mig_7series_0_81M_0_board.xdc] for cell 'lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/lab20_axi_3_bd_rst_mig_7series_0_81M_0.xdc] for cell 'lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20_axi_3/lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/lab20_axi_3_bd_rst_mig_7series_0_81M_0.xdc] for cell 'lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [C:/FPGA/logtel/lab20_axi_3/bh_ddr_demo_wrapper.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/lab20_axi_3/bh_ddr_demo_wrapper.xdc]
INFO: [Project 1-1714] 27 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4495.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 228 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

