Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/CPU_tb_isim_beh.exe -prj C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/CPU_tb_beh.prj work.CPU_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/mips_multiciclo.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/mips_multiciclo.vhd" Line 595: Actual for formal port ce is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/mips_multiciclo.vhd" Line 631: Actual for formal port conflict is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/mips_multiciclo.vhd" Line 727: Actual for formal port ce is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/mrStd_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package aux_functions
Compiling package p_mrstd
Compiling architecture ram_mem of entity RAM_mem [\RAM_mem(('0','0','0','1','0','0...]
Compiling architecture ram_mem of entity RAM_mem [\RAM_mem(('0','0','0','0','0','0...]
Compiling package std_logic_signed
Compiling architecture regnbit of entity regnbit [regnbit_default]
Compiling architecture bidi of entity BIDI [bidi_default]
Compiling architecture regnbit of entity regnbit [\regnbit(31,('0','0','0','0','0'...]
Compiling architecture regnbit of entity regnbit [\regnbit(31,('0','0','0','1','0'...]
Compiling architecture reg_bank of entity reg_bank [reg_bank_default]
Compiling architecture regnbit of entity regnbit [\regnbit(2,('0','0','0','0','0',...]
Compiling architecture regmins of entity regmins [regmins_default]
Compiling architecture regnbit of entity regnbit [\regnbit(4,('0','0','0','0','0',...]
Compiling architecture diex of entity DIEX [diex_default]
Compiling architecture hzunit of entity HZUnit [hzunit_default]
Compiling architecture fwunit of entity FWUnit [fwunit_default]
Compiling architecture alu of entity alu [alu_default]
Compiling architecture regbit of entity regbit [regbit_default]
Compiling architecture exmem of entity EXMEM [exmem_default]
Compiling architecture memer of entity MEMER [memer_default]
Compiling architecture pulsesig of entity pulsesig [pulsesig_default]
Compiling architecture regnbit of entity regnbit [\regnbit(31,('0','0','0','0','0'...]
Compiling architecture datapath of entity datapath [datapath_default]
Compiling architecture control_unit of entity control_unit [control_unit_default]
Compiling architecture mrstd of entity MRstd [mrstd_default]
Compiling architecture cpu_tb of entity cpu_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 53 VHDL Units
Built simulation executable C:/Users/Augusto/Documents/GitHub/Mips_pipeline/MipsPipeline/CPU_tb_isim_beh.exe
Fuse Memory Usage: 36428 KB
Fuse CPU Usage: 905 ms
