Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: OpenMIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OpenMIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OpenMIPS"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : OpenMIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/thumips/defines.vhd" in Library work.
Architecture defines of Entity defines is up to date.
Compiling vhdl file "C:/thumips/PC_IF.vhd" in Library work.
Architecture behavioral of Entity pc_if is up to date.
Compiling vhdl file "C:/thumips/IF_inst_t.vhd" in Library work.
Architecture behavioral of Entity if_inst_t is up to date.
Compiling vhdl file "C:/thumips/PC_MUX.vhd" in Library work.
Architecture behavioral of Entity pc_mux is up to date.
Compiling vhdl file "C:/thumips/IF_ID.vhd" in Library work.
Architecture behavioral of Entity if_id is up to date.
Compiling vhdl file "C:/thumips/ID.vhd" in Library work.
Architecture behavioral of Entity id is up to date.
Compiling vhdl file "C:/thumips/ID_EX.vhd" in Library work.
Architecture behavioral of Entity id_ex is up to date.
Compiling vhdl file "C:/thumips/EX.vhd" in Library work.
Architecture behavioral of Entity ex is up to date.
Compiling vhdl file "C:/thumips/EX_MEM.vhd" in Library work.
Architecture behavioral of Entity ex_mem is up to date.
Compiling vhdl file "C:/thumips/MEM.vhd" in Library work.
Architecture behavioral of Entity mem is up to date.
Compiling vhdl file "C:/thumips/MEM_WB.vhd" in Library work.
Architecture behavioral of Entity mem_wb is up to date.
Compiling vhdl file "C:/thumips/Register_manager.vhd" in Library work.
Architecture behavioral of Entity registermanager is up to date.
Compiling vhdl file "C:/thumips/PauseManager.vhd" in Library work.
Architecture behavioral of Entity pausemanager is up to date.
Compiling vhdl file "C:/thumips/SubClk.vhd" in Library work.
Entity <subclk> compiled.
Entity <subclk> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/thumips/OpenMIPS.vhd" in Library work.
Architecture behavioral of Entity openmips is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <OpenMIPS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_IF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IF_ID> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ID> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ID_EX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EX_MEM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEM_WB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterManager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PauseManager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SubClk> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <OpenMIPS> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/thumips/OpenMIPS.vhd" line 297: Instantiating black box module <IF_inst_t>.
Entity <OpenMIPS> analyzed. Unit <OpenMIPS> generated.

Analyzing Entity <PC_IF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/thumips/PC_IF.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <PC_IF> analyzed. Unit <PC_IF> generated.

Analyzing Entity <PC_MUX> in library <work> (Architecture <behavioral>).
Entity <PC_MUX> analyzed. Unit <PC_MUX> generated.

Analyzing Entity <IF_ID> in library <work> (Architecture <behavioral>).
Entity <IF_ID> analyzed. Unit <IF_ID> generated.

Analyzing Entity <ID> in library <work> (Architecture <behavioral>).
Entity <ID> analyzed. Unit <ID> generated.

Analyzing Entity <ID_EX> in library <work> (Architecture <behavioral>).
Entity <ID_EX> analyzed. Unit <ID_EX> generated.

Analyzing Entity <EX> in library <work> (Architecture <behavioral>).
Entity <EX> analyzed. Unit <EX> generated.

Analyzing Entity <EX_MEM> in library <work> (Architecture <behavioral>).
Entity <EX_MEM> analyzed. Unit <EX_MEM> generated.

Analyzing Entity <MEM> in library <work> (Architecture <behavioral>).
Entity <MEM> analyzed. Unit <MEM> generated.

Analyzing Entity <MEM_WB> in library <work> (Architecture <behavioral>).
Entity <MEM_WB> analyzed. Unit <MEM_WB> generated.

Analyzing Entity <RegisterManager> in library <work> (Architecture <behavioral>).
Entity <RegisterManager> analyzed. Unit <RegisterManager> generated.

Analyzing Entity <PauseManager> in library <work> (Architecture <behavioral>).
Entity <PauseManager> analyzed. Unit <PauseManager> generated.

Analyzing Entity <SubClk> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/thumips/SubClk.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <SubClk> analyzed. Unit <SubClk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PC_IF>.
    Related source file is "C:/thumips/PC_IF.vhd".
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pc>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC_IF> synthesized.


Synthesizing Unit <PC_MUX>.
    Related source file is "C:/thumips/PC_MUX.vhd".
WARNING:Xst:647 - Input <PC_ID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PC_MUX> synthesized.


Synthesizing Unit <IF_ID>.
    Related source file is "C:/thumips/IF_ID.vhd".
WARNING:Xst:647 - Input <if_inst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <id_pc> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IF_ID> synthesized.


Synthesizing Unit <ID>.
    Related source file is "C:/thumips/ID.vhd".
WARNING:Xst:1305 - Output <pause_send> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <pc_enable> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <load_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_w_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <reg1_a> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <w_enbale> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <reg1_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <pc> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <reg2_a> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <op> is never assigned. Tied to value 000000.
WARNING:Xst:1305 - Output <reg2_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <ex_w_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_input> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg1_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_w_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_w_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_w_reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg2_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ID> synthesized.


Synthesizing Unit <ID_EX>.
    Related source file is "C:/thumips/ID_EX.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <id_op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ex_op> is never assigned. Tied to value 000000.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <id_w_reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ex_w_reg> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <id_reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ex_reg1> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <id_reg2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ex_reg2> is never assigned. Tied to value 0000000000000000.
Unit <ID_EX> synthesized.


Synthesizing Unit <EX>.
    Related source file is "C:/thumips/EX.vhd".
WARNING:Xst:1305 - Output <pause_send> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <w_data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <w_enable_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <mem_addr> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <mem_op> is never assigned. Tied to value 000000.
WARNING:Xst:647 - Input <w_reg_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <w_reg_o> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <load_reg> is never assigned. Tied to value 0000.
Unit <EX> synthesized.


Synthesizing Unit <EX_MEM>.
    Related source file is "C:/thumips/EX_MEM.vhd".
WARNING:Xst:1305 - Output <mem_w_reg_o> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <ex_mem_op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_w_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_w_enable_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_w_reg_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mem_w_data_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_mem_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mem_addr_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <mem_op_o> is never assigned. Tied to value 000000.
Unit <EX_MEM> synthesized.


Synthesizing Unit <MEM>.
    Related source file is "C:/thumips/MEM.vhd".
WARNING:Xst:647 - Input <w_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <w_data_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <mem_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_reg_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <w_reg_o> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <mem_op_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_enble_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MEM> synthesized.


Synthesizing Unit <MEM_WB>.
    Related source file is "C:/thumips/MEM_WB.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_w_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <wb_w_data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <wb_reg> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <mem_w_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MEM_WB> synthesized.


Synthesizing Unit <RegisterManager>.
    Related source file is "C:/thumips/Register_manager.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg2_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg1_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <r_data2> is never assigned. Tied to value 0000000000000000.
Unit <RegisterManager> synthesized.


Synthesizing Unit <PauseManager>.
    Related source file is "C:/thumips/PauseManager.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pause_from_id> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pause_from_ex> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PauseManager> synthesized.


Synthesizing Unit <SubClk>.
    Related source file is "C:/thumips/SubClk.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SubClk> synthesized.


Synthesizing Unit <OpenMIPS>.
    Related source file is "C:/thumips/OpenMIPS.vhd".
WARNING:Xst:647 - Input <CLK11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rom_data_inst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <rom_data_addr> is never assigned.
WARNING:Xst:1780 - Signal <g> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <f> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <OpenMIPS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 1
 16-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Inst_IF_ID> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_ID> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_ID_EX> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_EX> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_EX_MEM> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_MEM> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_MEM_WB> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_RegisterManager> is unconnected in block <OpenMIPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_PauseManager> is unconnected in block <OpenMIPS>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <OpenMIPS> ...

Optimizing unit <PC_IF> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OpenMIPS, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : OpenMIPS.ngr
Top Level Output File Name         : OpenMIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 2
#      INV                         : 2
# FlipFlops/Latches                : 17
#      FDC_1                       : 16
#      FDP_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
# Others                           : 1
#      IF_inst_t                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       10  out of   8672     0%  
 Number of Slice Flip Flops:             17  out of  17344     0%  
 Number of 4 input LUTs:                  2  out of  17344     0%  
 Number of IOs:                          68
 Number of bonded IOBs:                   3  out of    250     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK50                              | BUFGP                  | 1     |
Inst_SubClk/temp                   | NONE(Inst_PC_IF/pc_15) | 16    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+------------------------+-------+
Control Signal                                  | Buffer(FF name)        | Load  |
------------------------------------------------+------------------------+-------+
Inst_PC_IF/rst_inv(Inst_SubClk/rst_inv1_INV_0:O)| NONE(Inst_PC_IF/pc_0)  | 17    |
------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.091ns (Maximum Frequency: 323.520MHz)
   Minimum input arrival time before clock: 0.728ns
   Maximum output required time after clock: 4.931ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK50'
  Clock period: 3.091ns (frequency: 323.520MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.091ns (Levels of Logic = 1)
  Source:            Inst_SubClk/temp (FF)
  Destination:       Inst_SubClk/temp (FF)
  Source Clock:      CLK50 falling
  Destination Clock: CLK50 falling

  Data Path: Inst_SubClk/temp to Inst_SubClk/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q           18   0.591   1.068  Inst_SubClk/temp (Inst_SubClk/temp)
     INV:I->O              1   0.704   0.420  Inst_SubClk/temp_not00011_INV_0 (Inst_SubClk/temp_not0001)
     FDP_1:D                   0.308          Inst_SubClk/temp
    ----------------------------------------
    Total                      3.091ns (1.603ns logic, 1.488ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_SubClk/temp'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.728ns (Levels of Logic = 0)
  Source:            Inst_IF_inst:pc_out1<15> (PAD)
  Destination:       Inst_PC_IF/pc_15 (FF)
  Destination Clock: Inst_SubClk/temp falling

  Data Path: Inst_IF_inst:pc_out1<15> to Inst_PC_IF/pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IF_inst_t:pc_out1<15>    1   0.000   0.420  Inst_IF_inst (if_pc<15>)
     FDC_1:D                   0.308          Inst_PC_IF/pc_15
    ----------------------------------------
    Total                      0.728ns (0.308ns logic, 0.420ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK50'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.931ns (Levels of Logic = 1)
  Source:            Inst_SubClk/temp (FF)
  Destination:       rom_ce_o (PAD)
  Source Clock:      CLK50 falling

  Data Path: Inst_SubClk/temp to rom_ce_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q           18   0.591   1.068  Inst_SubClk/temp (Inst_SubClk/temp)
     OBUF:I->O                 3.272          rom_ce_o_OBUF (rom_ce_o)
    ----------------------------------------
    Total                      4.931ns (3.863ns logic, 1.068ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_SubClk/temp'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            Inst_PC_IF/pc_15 (FF)
  Destination:       Inst_IF_inst:pc_in<15> (PAD)
  Source Clock:      Inst_SubClk/temp falling

  Data Path: Inst_PC_IF/pc_15 to Inst_IF_inst:pc_in<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            0   0.591   0.000  Inst_PC_IF/pc_15 (Inst_PC_IF/pc_15)
    IF_inst_t:pc_in<15>        0.000          Inst_IF_inst
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.89 secs
 
--> 

Total memory usage is 205088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  109 (   0 filtered)
Number of infos    :    1 (   0 filtered)

