#! /nix/store/v86bzgmpliqm63im1062c4d4vsabijdh-iverilog-2018.12.15/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d1fd50 .scope module, "buf_i1" "buf_i1" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x";
o0x7f3ccea57018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d50290 .functor BUFZ 1, o0x7f3ccea57018, C4<0>, C4<0>, C4<0>;
v0x1d1d840_0 .net "x", 0 0, o0x7f3ccea57018;  0 drivers
v0x1d4be70_0 .net "y", 0 0, L_0x1d50290;  1 drivers
S_0x1d1f4e0 .scope module, "lab2_circ2" "lab2_circ2" 3 1;
 .timescale 0 0;
L_0x1d504c0 .functor NOT 1, v0x1d4d730_0, C4<0>, C4<0>, C4<0>;
L_0x1d50750 .functor NOT 1, v0x1d4d560_0, C4<0>, C4<0>, C4<0>;
v0x1d4d560_0 .var "a", 0 0;
v0x1d4d620_0 .var "b", 0 0;
v0x1d4d730_0 .var "c", 0 0;
v0x1d4d800_0 .var "d", 0 0;
v0x1d4d8d0_0 .net "p", 0 0, L_0x1d50350;  1 drivers
v0x1d4da10_0 .net "q", 0 0, L_0x1d50430;  1 drivers
v0x1d4db00_0 .net "r", 0 0, L_0x1d506e0;  1 drivers
v0x1d4dbf0_0 .net "s", 0 0, L_0x1d50830;  1 drivers
S_0x1d4bf90 .scope module, "g0" "xor_i2" 3 5, 4 8 0, S_0x1d1f4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x1d50350 .functor XOR 1, v0x1d4d620_0, v0x1d4d800_0, C4<0>, C4<0>;
v0x1d4c190_0 .net "x0", 0 0, v0x1d4d620_0;  1 drivers
v0x1d4c270_0 .net "x1", 0 0, v0x1d4d800_0;  1 drivers
v0x1d4c330_0 .net "y", 0 0, L_0x1d50350;  alias, 1 drivers
S_0x1d4c450 .scope module, "g1" "and_i2" 3 6, 5 8 0, S_0x1d1f4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x1d50430 .functor AND 1, L_0x1d504c0, L_0x1d50350, C4<1>, C4<1>;
v0x1d4c680_0 .net "x0", 0 0, L_0x1d504c0;  1 drivers
v0x1d4c760_0 .net "x1", 0 0, L_0x1d50350;  alias, 1 drivers
v0x1d4c820_0 .net "y", 0 0, L_0x1d50430;  alias, 1 drivers
S_0x1d4c930 .scope module, "g2" "and_i3" 3 7, 5 1 0, S_0x1d1f4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
L_0x1d505c0 .functor AND 1, L_0x1d50750, v0x1d4d620_0, C4<1>, C4<1>;
L_0x1d506e0 .functor AND 1, L_0x1d505c0, v0x1d4d730_0, C4<1>, C4<1>;
v0x1d4cbe0_0 .net *"_s0", 0 0, L_0x1d505c0;  1 drivers
v0x1d4cca0_0 .net "x0", 0 0, L_0x1d50750;  1 drivers
v0x1d4cd60_0 .net "x1", 0 0, v0x1d4d620_0;  alias, 1 drivers
v0x1d4ce60_0 .net "x2", 0 0, v0x1d4d730_0;  1 drivers
v0x1d4cf00_0 .net "y", 0 0, L_0x1d506e0;  alias, 1 drivers
S_0x1d4d070 .scope module, "g3" "or_i2" 3 8, 6 8 0, S_0x1d1f4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x1d50830 .functor OR 1, L_0x1d50430, L_0x1d506e0, C4<0>, C4<0>;
v0x1d4d2c0_0 .net "x0", 0 0, L_0x1d50430;  alias, 1 drivers
v0x1d4d380_0 .net "x1", 0 0, L_0x1d506e0;  alias, 1 drivers
v0x1d4d450_0 .net "y", 0 0, L_0x1d50830;  alias, 1 drivers
S_0x1d1e8a0 .scope module, "nand_i2" "nand_i2" 7 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f3ccea57588 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea575b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d50a30 .functor AND 1, o0x7f3ccea57588, o0x7f3ccea575b8, C4<1>, C4<1>;
L_0x1d50af0 .functor NOT 1, L_0x1d50a30, C4<0>, C4<0>, C4<0>;
v0x1d4dc90_0 .net *"_s0", 0 0, L_0x1d50a30;  1 drivers
v0x1d4dd30_0 .net "x0", 0 0, o0x7f3ccea57588;  0 drivers
v0x1d4ddd0_0 .net "x1", 0 0, o0x7f3ccea575b8;  0 drivers
v0x1d4de70_0 .net "y", 0 0, L_0x1d50af0;  1 drivers
S_0x1d1e030 .scope module, "nand_i3" "nand_i3" 7 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f3ccea57708 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea57738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d50b90 .functor AND 1, o0x7f3ccea57708, o0x7f3ccea57738, C4<1>, C4<1>;
o0x7f3ccea57768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d50c60 .functor AND 1, L_0x1d50b90, o0x7f3ccea57768, C4<1>, C4<1>;
L_0x1d50d00 .functor NOT 1, L_0x1d50c60, C4<0>, C4<0>, C4<0>;
v0x1d4df90_0 .net *"_s0", 0 0, L_0x1d50b90;  1 drivers
v0x1d4e070_0 .net *"_s2", 0 0, L_0x1d50c60;  1 drivers
v0x1d4e150_0 .net "x0", 0 0, o0x7f3ccea57708;  0 drivers
v0x1d4e1f0_0 .net "x1", 0 0, o0x7f3ccea57738;  0 drivers
v0x1d4e2b0_0 .net "x2", 0 0, o0x7f3ccea57768;  0 drivers
v0x1d4e3c0_0 .net "y", 0 0, L_0x1d50d00;  1 drivers
S_0x1d1d3c0 .scope module, "nor_i2" "nor_i2" 8 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f3ccea578b8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea578e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d50df0 .functor OR 1, o0x7f3ccea578b8, o0x7f3ccea578e8, C4<0>, C4<0>;
L_0x1d50ec0 .functor NOT 1, L_0x1d50df0, C4<0>, C4<0>, C4<0>;
v0x1d4e500_0 .net *"_s0", 0 0, L_0x1d50df0;  1 drivers
v0x1d4e600_0 .net "x0", 0 0, o0x7f3ccea578b8;  0 drivers
v0x1d4e6c0_0 .net "x1", 0 0, o0x7f3ccea578e8;  0 drivers
v0x1d4e760_0 .net "y", 0 0, L_0x1d50ec0;  1 drivers
S_0x1d1c780 .scope module, "nor_i3" "nor_i3" 8 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f3ccea57a38 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea57a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d50fb0 .functor OR 1, o0x7f3ccea57a38, o0x7f3ccea57a68, C4<0>, C4<0>;
o0x7f3ccea57a98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d51080 .functor OR 1, L_0x1d50fb0, o0x7f3ccea57a98, C4<0>, C4<0>;
L_0x1d51170 .functor NOT 1, L_0x1d51080, C4<0>, C4<0>, C4<0>;
v0x1d4e8a0_0 .net *"_s0", 0 0, L_0x1d50fb0;  1 drivers
v0x1d4e980_0 .net *"_s2", 0 0, L_0x1d51080;  1 drivers
v0x1d4ea60_0 .net "x0", 0 0, o0x7f3ccea57a38;  0 drivers
v0x1d4eb00_0 .net "x1", 0 0, o0x7f3ccea57a68;  0 drivers
v0x1d4ebc0_0 .net "x2", 0 0, o0x7f3ccea57a98;  0 drivers
v0x1d4ecd0_0 .net "y", 0 0, L_0x1d51170;  1 drivers
S_0x1d1bf60 .scope module, "not_i1" "not_i1" 9 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x";
o0x7f3ccea57bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d51260 .functor NOT 1, o0x7f3ccea57bb8, C4<0>, C4<0>, C4<0>;
v0x1d4ee10_0 .net "x", 0 0, o0x7f3ccea57bb8;  0 drivers
v0x1d4eef0_0 .net "y", 0 0, L_0x1d51260;  1 drivers
S_0x1d24820 .scope module, "or_i3" "or_i3" 6 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f3ccea57ca8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea57cd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d51300 .functor OR 1, o0x7f3ccea57ca8, o0x7f3ccea57cd8, C4<0>, C4<0>;
o0x7f3ccea57d08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d51400 .functor OR 1, L_0x1d51300, o0x7f3ccea57d08, C4<0>, C4<0>;
v0x1d4f010_0 .net *"_s0", 0 0, L_0x1d51300;  1 drivers
v0x1d4f0f0_0 .net "x0", 0 0, o0x7f3ccea57ca8;  0 drivers
v0x1d4f1b0_0 .net "x1", 0 0, o0x7f3ccea57cd8;  0 drivers
v0x1d4f250_0 .net "x2", 0 0, o0x7f3ccea57d08;  0 drivers
v0x1d4f310_0 .net "y", 0 0, L_0x1d51400;  1 drivers
S_0x1d24a20 .scope module, "xnor_i2" "xnor_i2" 10 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7f3ccea57e58 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea57e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d514f0 .functor XOR 1, o0x7f3ccea57e58, o0x7f3ccea57e88, C4<0>, C4<0>;
L_0x1d515f0 .functor NOT 1, L_0x1d514f0, C4<0>, C4<0>, C4<0>;
v0x1d4f4a0_0 .net *"_s0", 0 0, L_0x1d514f0;  1 drivers
v0x1d4f5a0_0 .net "x0", 0 0, o0x7f3ccea57e58;  0 drivers
v0x1d4f660_0 .net "x1", 0 0, o0x7f3ccea57e88;  0 drivers
v0x1d4f700_0 .net "y", 0 0, L_0x1d515f0;  1 drivers
S_0x1d266a0 .scope module, "xnor_i3" "xnor_i3" 10 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f3ccea57fd8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea58008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d516e0 .functor XOR 1, o0x7f3ccea57fd8, o0x7f3ccea58008, C4<0>, C4<0>;
o0x7f3ccea58038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d517b0 .functor XOR 1, L_0x1d516e0, o0x7f3ccea58038, C4<0>, C4<0>;
L_0x1d518a0 .functor NOT 1, L_0x1d517b0, C4<0>, C4<0>, C4<0>;
v0x1d4f840_0 .net *"_s0", 0 0, L_0x1d516e0;  1 drivers
v0x1d4f920_0 .net *"_s2", 0 0, L_0x1d517b0;  1 drivers
v0x1d4fa00_0 .net "x0", 0 0, o0x7f3ccea57fd8;  0 drivers
v0x1d4fad0_0 .net "x1", 0 0, o0x7f3ccea58008;  0 drivers
v0x1d4fb90_0 .net "x2", 0 0, o0x7f3ccea58038;  0 drivers
v0x1d4fca0_0 .net "y", 0 0, L_0x1d518a0;  1 drivers
S_0x1d268a0 .scope module, "xor_i3" "xor_i3" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7f3ccea58188 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3ccea581b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d51990 .functor XOR 1, o0x7f3ccea58188, o0x7f3ccea581b8, C4<0>, C4<0>;
o0x7f3ccea581e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1d51a60 .functor XOR 1, L_0x1d51990, o0x7f3ccea581e8, C4<0>, C4<0>;
v0x1d4fde0_0 .net *"_s0", 0 0, L_0x1d51990;  1 drivers
v0x1d4fee0_0 .net "x0", 0 0, o0x7f3ccea58188;  0 drivers
v0x1d4ffa0_0 .net "x1", 0 0, o0x7f3ccea581b8;  0 drivers
v0x1d50040_0 .net "x2", 0 0, o0x7f3ccea581e8;  0 drivers
v0x1d50100_0 .net "y", 0 0, L_0x1d51a60;  1 drivers
    .scope S_0x1d1f4e0;
T_0 ;
    %vpi_call 3 11 "$monitor", "%b %b %b %b = %b", v0x1d4d560_0, v0x1d4d620_0, v0x1d4d730_0, v0x1d4d800_0, v0x1d4dbf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4d800_0, 0, 1;
    %delay 16, 0;
    %vpi_call 3 14 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x1d1f4e0;
T_1 ;
    %delay 8, 0;
    %load/vec4 v0x1d4d560_0;
    %inv;
    %store/vec4 v0x1d4d560_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d1f4e0;
T_2 ;
    %delay 4, 0;
    %load/vec4 v0x1d4d620_0;
    %inv;
    %store/vec4 v0x1d4d620_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d1f4e0;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x1d4d730_0;
    %inv;
    %store/vec4 v0x1d4d730_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d1f4e0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x1d4d800_0;
    %inv;
    %store/vec4 v0x1d4d800_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "gates/buf_gate.v";
    "lab2_circ2.v";
    "gates/xor_gate.v";
    "gates/and_gate.v";
    "gates/or_gate.v";
    "gates/nand_gate.v";
    "gates/nor_gate.v";
    "gates/not_gate.v";
    "gates/xnor_gate.v";
