// Seed: 542206305
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
  wire id_9;
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1,
    output wor   id_2,
    input  logic id_3,
    output logic id_4
);
  always @(posedge "") begin
    id_0 <= 1;
    if (1) begin
      assume #1  (id_1)
      else $display(id_3, id_3, id_3);
      id_4 <= 1;
      id_0 = {id_1{id_3}};
    end
  end
  module_0();
endmodule
