###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi05.engin.umich.edu)
#  Generated on:      Thu Mar 30 18:28:50 2023
#  Design:            writeback_controller
#  Command:           report_timing > ${REPORT_PATH}/final_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D    (v) checked with  leading edge of 'clk'
Beginpoint: pk_out_1__data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.169
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |         Arc          |    Cell    | Delay | Arrival | Required | 
     |                                    |                      |            |       |  Time   |   Time   | 
     |------------------------------------+----------------------+------------+-------+---------+----------| 
     |                                    | pk_out_1__data__7_ v |            |       |   0.106 |    0.013 | 
     | POSTROUTEFE_PHC0_pk_out_1__data__7 | A v -> Y v           | CLKBUFX2TR | 0.062 |   0.169 |    0.075 | 
     | clk_r_REG6_S1                      | D v                  | DFFTRX1TR  | 0.000 |   0.169 |    0.075 | 
     +-----------------------------------------------------------------------------------------------------+ 

