
---------- Begin Simulation Statistics ----------
final_tick                                32159509000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89803                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725380                       # Number of bytes of host memory used
host_op_rate                                   139310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1113.55                       # Real time elapsed on the host
host_tick_rate                               28880249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032160                       # Number of seconds simulated
sim_ticks                                 32159509000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87180304                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85118037                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.643190                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.643190                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7311591                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5630892                       # number of floating regfile writes
system.cpu.idleCycles                          133860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               520440                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11932066                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.666717                       # Inst execution rate
system.cpu.iew.exec_refs                     45609387                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13718209                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4138292                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34548555                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                918                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2459                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13921056                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           184199641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31891178                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1268867                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             171520623                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11053                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2397610                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 457563                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2413711                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1885                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       219253                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         301187                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229042677                       # num instructions consuming a value
system.cpu.iew.wb_count                     170480676                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.559986                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128260714                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.650548                       # insts written-back per cycle
system.cpu.iew.wb_sent                      170941333                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                289856561                       # number of integer regfile reads
system.cpu.int_regfile_writes               137691152                       # number of integer regfile writes
system.cpu.ipc                               1.554750                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.554750                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2092418      1.21%      1.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119660249     69.25%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   49      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44579      0.03%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677449      0.97%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1387      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9196      0.01%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65620      0.04%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20527      0.01%     71.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356628      1.94%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4807      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           26576      0.02%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          13474      0.01%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31974327     18.50%     91.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12644487      7.32%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           68373      0.04%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129339      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              172789491                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7209103                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14003747                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6763507                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7006990                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2849292                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016490                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1156288     40.58%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    182      0.01%     40.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    672      0.02%     40.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412566     14.48%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   48      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1269791     44.57%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8421      0.30%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               547      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              775      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              166337262                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          398694696                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    163717169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         206265956                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  184198307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 172789491                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1334                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29071435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             85011                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            131                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     53509223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64185159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.692047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.197120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12779209     19.91%     19.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9804242     15.27%     35.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10761899     16.77%     51.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10843884     16.89%     68.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5671112      8.84%     77.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5192832      8.09%     85.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5584262      8.70%     94.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1606133      2.50%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1941586      3.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64185159                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.686445                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2933021                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1025166                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34548555                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13921056                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70842493                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64319019                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        88473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       177967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            894                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17615353                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12827566                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            456108                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9105286                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9094979                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.886802                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2156563                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10224                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11417                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1801                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29064998                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            455328                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60307154                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.572301                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.507720                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11891328     19.72%     19.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14215191     23.57%     43.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12702864     21.06%     64.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7021072     11.64%     76.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1456599      2.42%     78.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3973544      6.59%     85.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1392950      2.31%     87.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          836669      1.39%     88.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6816937     11.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60307154                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6816937                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34337002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34337002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34337002                       # number of overall hits
system.cpu.dcache.overall_hits::total        34337002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       157984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         157984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157984                       # number of overall misses
system.cpu.dcache.overall_misses::total        157984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6655594494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6655594494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6655594494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6655594494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34494986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34494986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34494986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34494986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42128.281940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42128.281940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42128.281940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42128.281940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28531                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               802                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.574813                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.935484                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68694                       # number of writebacks
system.cpu.dcache.writebacks::total             68694                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        71022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        71022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        71022                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        71022                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        86962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        86962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        86962                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        86962                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4023167995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4023167995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4023167995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4023167995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46263.517341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46263.517341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46263.517341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46263.517341                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21039771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21039771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       117541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        117541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3736274500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3736274500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21157312                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21157312                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31786.989221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31786.989221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        71009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        71009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1144807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1144807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24602.574572                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24602.574572                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2919319994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2919319994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72183.566847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72183.566847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2878360995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2878360995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71193.692679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71193.692679                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.480804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34423964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             86962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            395.850647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.480804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69076934                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69076934                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9923448                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27518449                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19070054                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7215645                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 457563                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8682666                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1611                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              191429461                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8442                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31889845                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13718221                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16753                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10517701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122248157                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17615353                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11261766                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53201776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  918282                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  835                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5667                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10198314                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 93049                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64185159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.058689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.487725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32211573     50.19%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1271621      1.98%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3012447      4.69%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2200134      3.43%     60.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1484804      2.31%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2244814      3.50%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3932819      6.13%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   950247      1.48%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16876700     26.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64185159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.273875                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.900653                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10195069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10195069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10195069                       # number of overall hits
system.cpu.icache.overall_hits::total        10195069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3245                       # number of overall misses
system.cpu.icache.overall_misses::total          3245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200846000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000318                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61893.990755                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61893.990755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61893.990755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61893.990755                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          347                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2023                       # number of writebacks
system.cpu.icache.writebacks::total              2023                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          713                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          713                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2532                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2532                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2532                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2532                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160077000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160077000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63221.563981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63221.563981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63221.563981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63221.563981                       # average overall mshr miss latency
system.cpu.icache.replacements                   2023                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10195069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10195069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61893.990755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61893.990755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63221.563981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63221.563981                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.730247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10197601                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2532                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4027.488547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.730247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20399160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20399160                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10199216                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1215                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10730572                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4996568                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                10059                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1885                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 583391                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32159509000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 457563                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12858633                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7043575                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23219790                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20591905                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              188895049                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13923                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7143825                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10006465                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3946564                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              88                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           250740719                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   518851161                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                320770277                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7459191                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 38990462                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     742                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36571749                       # count of insts added to the skid buffer
system.cpu.rob.reads                        237670813                       # The number of ROB reads
system.cpu.rob.writes                       372269847                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39015                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 427                       # number of overall hits
system.l2.overall_hits::.cpu.data               39015                       # number of overall hits
system.l2.overall_hits::total                   39442                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47947                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2102                       # number of overall misses
system.l2.overall_misses::.cpu.data             47947                       # number of overall misses
system.l2.overall_misses::total                 50049                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3476851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3628458000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3476851000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3628458000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            86962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89491                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           86962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89491                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.831159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.551356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.559263                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.831159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.551356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.559263                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72125.118934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72514.463887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72498.111850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72125.118934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72514.463887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72498.111850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31277                       # number of writebacks
system.l2.writebacks::total                     31277                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50049                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130130500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2986892500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3117023000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130130500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2986892500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3117023000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.831159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.551356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.559263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.831159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.551356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.559263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61907.944814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62295.711932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62279.426162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61907.944814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62295.711932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62279.426162                       # average overall mshr miss latency
system.l2.replacements                          42308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68694                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68694                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2018                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2018                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2018                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2018                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1620                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2798350500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2798350500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72101.994280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72101.994280                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2401590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2401590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61879.119322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61879.119322                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.831159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72125.118934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72125.118934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130130500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130130500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.831159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.831159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61907.944814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61907.944814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678500500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678500500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.196342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.196342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74266.692207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74266.692207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.196342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.196342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64065.455342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64065.455342                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8102.518851                       # Cycle average of tags in use
system.l2.tags.total_refs                      177954                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.523842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.762791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       112.761367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7924.994693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989077                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1474140                       # Number of tag accesses
system.l2.tags.data_accesses                  1474140                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002825175250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29379                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31277                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50049                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31277                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.010915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.118196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.271622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1912     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.57%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1694     88.05%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     88.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              211     10.97%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.78%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32158065000                       # Total gap between requests
system.mem_ctrls.avgGap                     395421.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4183148.442969075870                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95414392.054306536913                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 62209905.008189022541                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47947                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31277                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60761750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1404661000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 740504138750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28906.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29296.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23675676.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47947                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4183148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95418372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99601521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4183148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4183148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     62243736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        62243736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     62243736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4183148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95418372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       161845257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50047                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31260                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               527041500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250235000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1465422750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10530.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29280.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40106                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28247                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12953                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.728094                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.147510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   404.261864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5658     43.68%     43.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1511     11.67%     55.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          648      5.00%     60.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          624      4.82%     65.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          489      3.78%     68.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          385      2.97%     71.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          229      1.77%     73.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          298      2.30%     75.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3111     24.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12953                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.597540                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               62.209905                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50301300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26735775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187403580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83582640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2538463200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3795602070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9152955360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15835043925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.390724                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23734470750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1073800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7351238250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42190260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22420860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169932000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79594560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2538463200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3129044070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9714267360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15695912310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.064426                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25205466250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1073800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5880242750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31277                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10138                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38811                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11238                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141513                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141513                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141513                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5204864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5204864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5204864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50049                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54143000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62561250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             49063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        99971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2023                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2532                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7084                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       260374                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                267458                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       291328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9961984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10253312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42311                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           131802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006874                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 130896     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    906      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             131802                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32159509000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          159700500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3799497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130443499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
