--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml SOCMF.twx SOCMF.ncd -o SOCMF.twr SOCMF.pcf -ucf
Org-Sword.ucf

Design file:              SOCMF.ncd
Physical constraint file: SOCMF.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (ADVANCED 1.06 2012-07-14)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9435 paths analyzed, 734 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.667ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X52Y65.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.342ns (0.985 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y19.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X28Y78.D4      net (fanout=525)      3.518   rst
    SLICE_X28Y78.CMUX    Topdc                 0.242   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X52Y65.A1      net (fanout=64)       1.298   U6/M2/_n0103_inv
    SLICE_X52Y65.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.474ns logic, 4.816ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 2)
  Clock Path Skew:      -0.342ns (0.985 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y19.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X28Y78.C6      net (fanout=525)      3.385   rst
    SLICE_X28Y78.CMUX    Tilo                  0.244   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X52Y65.A1      net (fanout=64)       1.298   U6/M2/_n0103_inv
    SLICE_X52Y65.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (0.476ns logic, 4.683ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_0 (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.546 - 0.592)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_0 to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.223   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0
    SLICE_X28Y78.B1      net (fanout=6)        0.491   U6/M2/shift_count<0>
    SLICE_X28Y78.B       Tilo                  0.043   U0/V3/xBlockState_6711
                                                       U6/M2/_n0075_inv31
    SLICE_X28Y78.C2      net (fanout=1)        0.461   U6/M2/_n0075_inv_bdd3
    SLICE_X28Y78.CMUX    Tilo                  0.244   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X52Y65.A1      net (fanout=64)       1.298   U6/M2/_n0103_inv
    SLICE_X52Y65.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.519ns logic, 2.250ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X50Y70.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.346ns (0.981 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y19.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X28Y78.D4      net (fanout=525)      3.518   rst
    SLICE_X28Y78.CMUX    Topdc                 0.242   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X50Y70.C1      net (fanout=64)       1.308   U6/M2/_n0103_inv
    SLICE_X50Y70.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (0.442ns logic, 4.826ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.346ns (0.981 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y19.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X28Y78.C6      net (fanout=525)      3.385   rst
    SLICE_X28Y78.CMUX    Tilo                  0.244   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X50Y70.C1      net (fanout=64)       1.308   U6/M2/_n0103_inv
    SLICE_X50Y70.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (0.444ns logic, 4.693ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_0 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.542 - 0.592)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_0 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.223   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0
    SLICE_X28Y78.B1      net (fanout=6)        0.491   U6/M2/shift_count<0>
    SLICE_X28Y78.B       Tilo                  0.043   U0/V3/xBlockState_6711
                                                       U6/M2/_n0075_inv31
    SLICE_X28Y78.C2      net (fanout=1)        0.461   U6/M2/_n0075_inv_bdd3
    SLICE_X28Y78.CMUX    Tilo                  0.244   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X50Y70.C1      net (fanout=64)       1.308   U6/M2/_n0103_inv
    SLICE_X50Y70.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.487ns logic, 2.260ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_56 (SLICE_X48Y69.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 2)
  Clock Path Skew:      -0.343ns (0.984 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y19.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X28Y78.D4      net (fanout=525)      3.518   rst
    SLICE_X28Y78.CMUX    Topdc                 0.242   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X48Y69.C1      net (fanout=64)       1.185   U6/M2/_n0103_inv
    SLICE_X48Y69.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (0.474ns logic, 4.703ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.343ns (0.984 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y19.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X28Y78.C6      net (fanout=525)      3.385   rst
    SLICE_X28Y78.CMUX    Tilo                  0.244   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X48Y69.C1      net (fanout=64)       1.185   U6/M2/_n0103_inv
    SLICE_X48Y69.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (0.476ns logic, 4.570ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_0 (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.545 - 0.592)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_0 to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.AQ      Tcko                  0.223   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0
    SLICE_X28Y78.B1      net (fanout=6)        0.491   U6/M2/shift_count<0>
    SLICE_X28Y78.B       Tilo                  0.043   U0/V3/xBlockState_6711
                                                       U6/M2/_n0075_inv31
    SLICE_X28Y78.C2      net (fanout=1)        0.461   U6/M2/_n0075_inv_bdd3
    SLICE_X28Y78.CMUX    Tilo                  0.244   U0/V3/xBlockState_6711
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X48Y69.C1      net (fanout=64)       1.185   U6/M2/_n0103_inv
    SLICE_X48Y69.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.519ns logic, 2.137ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X30Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/s_clk (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.320 - 0.291)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/s_clk to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y78.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/s_clk
    SLICE_X30Y78.A6      net (fanout=7)        0.137   seg_clk_OBUF
    SLICE_X30Y78.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.068ns logic, 0.137ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X31Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_2 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.AQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2
    SLICE_X31Y78.A6      net (fanout=4)        0.118   U6/M2/shift_count<2>
    SLICE_X31Y78.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.068ns logic, 0.118ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X29Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_4 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.067 - 0.055)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_4 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y78.BQ      Tcko                  0.100   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_4
    SLICE_X29Y78.A5      net (fanout=5)        0.137   U6/M2/shift_count<4>
    SLICE_X29Y78.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.068ns logic, 0.137ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.667|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9435 paths, 0 nets, and 2100 connections

Design statistics:
   Minimum period:   5.667ns{1}   (Maximum frequency: 176.460MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 30 20:52:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 748 MB



