# Electronic Design Automation (EDA)

## [Physical Design](https://github.com/CSDL-postech/Topic_Introduction/tree/main/Physical_Design)

* Mixed-size Global Placement
* GPU Accelerated Global Placement
* GPU Accelerated Global Routing
* GPU Accelerated Gate Sizing
* Row-constraint Placement
* 3D IC Placement
* Blob Placement

## [Analog Circuit Optimization](https://github.com/CSDL-postech/Topic_Introduction/tree/main/Analog_Circuit_Opt)

* RL-based Analog Circuit Optimization
* ML-based Fast Circuit Simulation

## [Design-Technology Co-Optimization](https://github.com/CSDL-postech/Topic_Introduction/tree/main/DTCO)

* Multi-source Transfer Learning for DTCO

## [Standard Cell Generation](https://github.com/CSDL-postech/Topic_Introduction/tree/main/STD_Cell_Generation)

* SAT based Standard Cell Generation

## [ML-based Prediction and Optimization](https://github.com/CSDL-postech/Topic_Introduction/tree/main/ML_Prediction_and_Opt)

* XAI-based Routability Prediction and Optimization
* GNN-based Routing Congestion Prediction and Optimization
* Transformer-based Parasitic Extraction
* GNN-based Static Timing Analysis

## [ML-based Generation](https://github.com/CSDL-postech/Topic_Introduction/tree/main/ML_Generation)

* GAN-based Dummy Fill Generation
* Transformer-based Dummy Fill Generation
* Diffusion-based Global Placement

## [RL-based Optimization](https://github.com/CSDL-postech/Topic_Introduction/tree/main/RL_Opt)

* BEOL Configuration Pathfinding
* RL-legalizer
* Discrete Gate Sizing for Timing and Power Optimization

## [Design Space Optimization](https://github.com/CSDL-postech/Topic_Introduction/tree/main/Design_Space_Opt)

* FPGA Design Space Optimization
 
