<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFDArch.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RV32IMACFDArch.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RV32IMACFDArch_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*********************************************************************************************************************************</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Modification guidelines:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">         1. The initial value of SP register should be initialized by ctr0.S/board.S. If not, it could be initialized</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">                 through utility class etiss::VirtualStruct::Field.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">         2. Debug mode print out all assignment results. GDB in 8 is prefered.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">         3. Manually copy the content in bracket [&quot;return ETISS_RETURNCODE_CPUFINISHED; \n&quot;] to terminating instruction,</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">                 otherwise the emulation can not be ended.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">         4. If subset of encoding error occurs, it means the format of the encoding in the input model was not appropriate</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">         5. If the PC register points to wrong address, please notice that some assembly may cause branch operation</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">                 implicitly such as &quot;MOV Rd Rn&quot; in ARMv6-M</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">         6. If a variable is the result of dynamic slicing such as, var_1 = var_2&lt;Hshift-1..Lshift-2&gt;, the size would be</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">                 calculated during process (if possible), otherwise it is assumed to be the register size. Problems may occur when</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">                 var_1 encounters bit manipulation such as &quot;~&quot; due to bit expansion. To change the nml model with explicit slicing</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">                 e.g var_1 = val_2&lt;3..0&gt; or avoid bit manipulation for dynamic sliced variable. Otherwise, you have to manually</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">                 correct it.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">         7. Implementation dependent functionalities such as exception handling should be manully added. Corresponding interfaces</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">                 are provided in RV32IMACFDArchSpecificImp.h</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">         8. RV32IMACFDGDBCore.h provides the GDBCore class to support gdb flavor debugging feature, modify iy if in need.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *********************************************************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RV32IMACFDArch_8h.html">RV32IMACFDArch.h</a>&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="RV32IMACFDArch_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">   39</a></span>&#160;<span class="preprocessor">#define ETISS_ARCH_STATIC_FN_ONLY</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html">RV32IMACFDFuncs.h</a>&quot;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="RV32IMACFDArch_8cpp.html#af604abd07da50008f5468a93e0e44442">   42</a></span>&#160;<span class="preprocessor">#define RV32IMACFD_DEBUG_CALL 0</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceetiss.html">etiss</a> ;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceetiss_1_1instr.html">etiss::instr</a> ;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a7c48bfc898bbb8de8947a22ade53c823">   46</a></span>&#160;<a class="code" href="classRV32IMACFDArch.html#a7c48bfc898bbb8de8947a22ade53c823">RV32IMACFDArch::RV32IMACFDArch</a>():<a class="code" href="classetiss_1_1CPUArch.html">CPUArch</a>(<span class="stringliteral">&quot;RV32IMACFD&quot;</span>)</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <a class="code" href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">headers_</a>.insert(<span class="stringliteral">&quot;Arch/RV32IMACFD/RV32IMACFD.h&quot;</span>);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#acba7f5c1df168a6a6458360847bfb541">   51</a></span>&#160;<span class="keyword">const</span> std::set&lt;std::string&gt; &amp; <a class="code" href="classRV32IMACFDArch.html#acba7f5c1df168a6a6458360847bfb541">RV32IMACFDArch::getListenerSupportedRegisters</a>()</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classRV32IMACFDArch.html#a94e9528e5d475f9396dc069a1eacd7bf">listenerSupportedRegisters_</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">   56</a></span>&#160;<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * <a class="code" href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">RV32IMACFDArch::newCPU</a>()</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * ret = (<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *) <span class="keyword">new</span> <a class="code" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html#a28507d9aa53edeef1c9a0f73d8343690">RV32IMACFD</a>() ;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <a class="code" href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">resetCPU</a> (ret, 0);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span> ret;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">   63</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">RV32IMACFDArch::resetCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu,<a class="code" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> * startpointer)</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="____clang__cuda__device__functions_8h.html#a49709260eb058623bbc31b82aa8d6ed7">memset</a> (cpu, 0, <span class="keyword">sizeof</span>(<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a>));</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> * rv32imacfdcpu = (<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *) cpu;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">if</span> (startpointer) cpu-&gt;<a class="code" href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">instructionPointer</a> = *startpointer &amp; ~((<a class="code" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a>)0x1);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">else</span> cpu-&gt;<a class="code" href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">instructionPointer</a> = 0x0;   <span class="comment">//  reference to manual</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        cpu-&gt;<a class="code" href="structETISS__CPU.html#ad4e28a31974bd7c6b4719737ec883f4e">mode</a> = 1;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        cpu-&gt;<a class="code" href="structETISS__CPU.html#a6f8c2bc077e52c98ee373793c9b85ff7">cpuTime_ps</a> = 0;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        cpu-&gt;<a class="code" href="structETISS__CPU.html#a4628e915da36b071d7b29250b2d54c0a">cpuCycleTime_ps</a> = 31250;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 32; ++i) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a8ae98267363cb914a5cacadcc273f705">ins_X</a>[i] = 0;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[i] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a8ae98267363cb914a5cacadcc273f705">ins_X</a>[i];</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 4096; ++i) {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a5e7379f2653d5af5a59657d65fb8a57f">ins_CSR</a>[i] = 0;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[i] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a5e7379f2653d5af5a59657d65fb8a57f">ins_CSR</a>[i];</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a77d6e0afde16b77838d9be10a87e73c5">ZERO</a> = 0;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ac3837ec5b2817977c19aaf7affc20e38">RA</a> = 0;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a371540e9cae342a1d7feadd1f13ef076">SP</a> = 0;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#acabf2e141fec9b529b94e8ae21ab9bca">GP</a> = 0;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a81624d374f0dd6a48d509b9c2c28f8c6">TP</a> = 0;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#abf76f7a2dc94eb7d0d6a22139e4b0efe">T0</a> = 0;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a29d3110efaffbae0e5ca33b4598fac91">T1</a> = 0;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ad3d77cc87e743bc436a7b5ef9c4da2a0">T2</a> = 0;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a33ad679a3bb3af04b862c6b7177c64b0">S0</a> = 0;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a4d00acfa9a2c51c50dc62a4f4de41eee">S1</a> = 0;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ad67074c4fa6434fdbc15409a507ee6fe">A0</a> = 0;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a887fa1c03f9c37fc1125c05064ff4bbf">A1</a> = 0;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a683d59b60956824305cb872b69ac8034">A2</a> = 0;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a51bc4cf999631c5fbf44c2859f65e95b">A3</a> = 0;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a95795823f6e773bbe122dc65a954565e">A4</a> = 0;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a1464d07b53eac7a57a9c967597072fa5">A5</a> = 0;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ad7ba278fe66c5f2b505b0df9f7eda28b">A6</a> = 0;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a28a0ad7f2b437654dc8b4cdc34274822">A7</a> = 0;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aff60b15e575f412b967b82e51ad9e8d2">S2</a> = 0;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aad2c5000c33c92a69791d20d76ed8b84">S3</a> = 0;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a17706d9c6fd60d15f56c174f80f475d2">S4</a> = 0;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a752289f42a71fde8be28201974b34715">S5</a> = 0;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aad301785b606c090b63041693136f2a2">S6</a> = 0;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aa313d1e1ec5135d3cef1516d5eed110e">S7</a> = 0;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a7aec2c31a1d0287168cc1198fc557890">S8</a> = 0;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#abacec5d691b6e7452a45cb8d7c5464af">S9</a> = 0;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aa013b9967622612068ed68ba70a1ab3b">S10</a> = 0;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a1256092351cd78b15a5861b5ee9d50a6">S11</a> = 0;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a9aa01f6cc3e336766410bb0c3425f0af">T3</a> = 0;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3121c02edcabda59f5e79673f1d01362">T4</a> = 0;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a6c64bb88e769e41c6ef99cd45e26ddd4">T5</a> = 0;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aabc21e196e095c3a245c6b0bb40b6c5a">T6</a> = 0;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 8; ++i) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#af08e91a7ce65b37b4e85dea2c507cd33">FENCE</a>[i] = 0;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 8; ++i) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ac3ae6a7d05991756a7f31a965ba74b7d">RES</a>[i] = 0;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        }</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a8fc85767c55698a2f0ae1041796a5c96">PRIV</a> = 0;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ab9881cb26f292fb8c9165324ccabbbbf">DPC</a> = 0;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aa4b49d823a2e6c9b227c0d8f63df0608">FCSR</a> = 0;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 32; ++i) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a359a8a40b38f59dd04cfebb830676daf">F</a>[i] = 0;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        }</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a0f2b87aaec92188470f52687000407aa">RES_ADDR</a> = 0;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[0] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a77d6e0afde16b77838d9be10a87e73c5">ZERO</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[1] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ac3837ec5b2817977c19aaf7affc20e38">RA</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[2] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a371540e9cae342a1d7feadd1f13ef076">SP</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[3] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#acabf2e141fec9b529b94e8ae21ab9bca">GP</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[4] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a81624d374f0dd6a48d509b9c2c28f8c6">TP</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[5] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#abf76f7a2dc94eb7d0d6a22139e4b0efe">T0</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[6] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a29d3110efaffbae0e5ca33b4598fac91">T1</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[7] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ad3d77cc87e743bc436a7b5ef9c4da2a0">T2</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[8] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a33ad679a3bb3af04b862c6b7177c64b0">S0</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[9] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a4d00acfa9a2c51c50dc62a4f4de41eee">S1</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[10] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ad67074c4fa6434fdbc15409a507ee6fe">A0</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[11] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a887fa1c03f9c37fc1125c05064ff4bbf">A1</a>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[12] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a683d59b60956824305cb872b69ac8034">A2</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[13] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a51bc4cf999631c5fbf44c2859f65e95b">A3</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[14] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a95795823f6e773bbe122dc65a954565e">A4</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[15] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a1464d07b53eac7a57a9c967597072fa5">A5</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[16] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ad7ba278fe66c5f2b505b0df9f7eda28b">A6</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[17] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a28a0ad7f2b437654dc8b4cdc34274822">A7</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[18] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aff60b15e575f412b967b82e51ad9e8d2">S2</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[19] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aad2c5000c33c92a69791d20d76ed8b84">S3</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[20] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a17706d9c6fd60d15f56c174f80f475d2">S4</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[21] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a752289f42a71fde8be28201974b34715">S5</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[22] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aad301785b606c090b63041693136f2a2">S6</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[23] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aa313d1e1ec5135d3cef1516d5eed110e">S7</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[24] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a7aec2c31a1d0287168cc1198fc557890">S8</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[25] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#abacec5d691b6e7452a45cb8d7c5464af">S9</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[26] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aa013b9967622612068ed68ba70a1ab3b">S10</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[27] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a1256092351cd78b15a5861b5ee9d50a6">S11</a>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[28] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a9aa01f6cc3e336766410bb0c3425f0af">T3</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[29] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3121c02edcabda59f5e79673f1d01362">T4</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[30] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a6c64bb88e769e41c6ef99cd45e26ddd4">T5</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[31] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aabc21e196e095c3a245c6b0bb40b6c5a">T6</a>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[3] = &amp;rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#aa4b49d823a2e6c9b227c0d8f63df0608">FCSR</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a8fc85767c55698a2f0ae1041796a5c96">PRIV</a> = 3;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#ab9881cb26f292fb8c9165324ccabbbbf">DPC</a> = 0;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[0] = 11;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[256] = 11;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[768] = 11;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[769] = 1075056941;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[3088] = 3;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[772] = 4294966203;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[260] = 4294964019;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        *rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[4] = 4294963473;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        rv32imacfdcpu-&gt;<a class="code" href="structRV32IMACFD.html#a0f2b87aaec92188470f52687000407aa">RES_ADDR</a> = -1;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">  177</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">RV32IMACFDArch::deleteCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keyword">delete</span> (<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *) cpu ;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a5629fb96fcdc96ea987efc3dd0f1d3bf">  185</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classRV32IMACFDArch.html#a5629fb96fcdc96ea987efc3dd0f1d3bf">RV32IMACFDArch::getMaximumInstructionSizeInBytes</a>()</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#aa335fdd6fffbde2fe4036d8569ce59b7">  193</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classRV32IMACFDArch.html#aa335fdd6fffbde2fe4036d8569ce59b7">RV32IMACFDArch::getInstructionSizeInBytes</a>()</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">  201</a></span>&#160;<span class="keyword">const</span> std::set&lt;std::string&gt; &amp; <a class="code" href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">RV32IMACFDArch::getHeaders</a>()<span class="keyword"> const</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">headers_</a> ;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">RV32IMACFDArch::initCodeBlock</a>(<a class="code" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp; cb)<span class="keyword"> const</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        cb.<a class="code" href="classetiss_1_1CodeBlock.html#aae4da5d613aef29d68602ff28f0066d5">fileglobalCode</a>().insert(<span class="stringliteral">&quot;#include \&quot;Arch/RV32IMACFD/RV32IMACFD.h\&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        cb.<a class="code" href="classetiss_1_1CodeBlock.html#aae4da5d613aef29d68602ff28f0066d5">fileglobalCode</a>().insert(<span class="stringliteral">&quot;#include \&quot;Arch/RV32IMACFD/RV32IMACFDFuncs.h\&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        cb.<a class="code" href="classetiss_1_1CodeBlock.html#a7c33557d0ddc090ae829375e0828bf54">functionglobalCode</a>().insert(<span class="stringliteral">&quot;etiss_uint32 exception = 0;\n&quot;</span>);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">  213</a></span>&#160;<a class="code" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp; <a class="code" href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">RV32IMACFDArch::getGDBCore</a>()</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classRV32IMACFDArch.html#a3921fe7020547a11f56b7243b26139bd">gdbcore_</a>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">  218</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> * <span class="keyword">const</span> <a class="code" href="RV32IMACFDArch_8cpp.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[] =</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="stringliteral">&quot;X0&quot;</span>,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="stringliteral">&quot;X1&quot;</span>,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="stringliteral">&quot;X2&quot;</span>,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="stringliteral">&quot;X3&quot;</span>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="stringliteral">&quot;X4&quot;</span>,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="stringliteral">&quot;X5&quot;</span>,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="stringliteral">&quot;X6&quot;</span>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="stringliteral">&quot;X7&quot;</span>,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="stringliteral">&quot;X8&quot;</span>,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="stringliteral">&quot;X9&quot;</span>,</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="stringliteral">&quot;X10&quot;</span>,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="stringliteral">&quot;X11&quot;</span>,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="stringliteral">&quot;X12&quot;</span>,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="stringliteral">&quot;X13&quot;</span>,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="stringliteral">&quot;X14&quot;</span>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="stringliteral">&quot;X15&quot;</span>,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="stringliteral">&quot;X16&quot;</span>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="stringliteral">&quot;X17&quot;</span>,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="stringliteral">&quot;X18&quot;</span>,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="stringliteral">&quot;X19&quot;</span>,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="stringliteral">&quot;X20&quot;</span>,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <span class="stringliteral">&quot;X21&quot;</span>,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="stringliteral">&quot;X22&quot;</span>,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="stringliteral">&quot;X23&quot;</span>,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="stringliteral">&quot;X24&quot;</span>,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="stringliteral">&quot;X25&quot;</span>,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="stringliteral">&quot;X26&quot;</span>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="stringliteral">&quot;X27&quot;</span>,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="stringliteral">&quot;X28&quot;</span>,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="stringliteral">&quot;X29&quot;</span>,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="stringliteral">&quot;X30&quot;</span>,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="stringliteral">&quot;X31&quot;</span>,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;};</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RV32IMACFDArch_8cpp.html#ad212f3c2940ddf528337df5371388ffc">ISA16_RV32IMACFD</a>(<span class="stringliteral">&quot;ISA16_RV32IMACFD&quot;</span>, 16);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RV32IMACFDArch_8cpp.html#ab8ad9d896e35b17bfa6a20d91959884f">ISA16_RV32IMACFDClass</a>(1, <span class="stringliteral">&quot;ISA16_RV32IMACFD&quot;</span>, 16, <a class="code" href="RV32IMACFDArch_8cpp.html#ad212f3c2940ddf528337df5371388ffc">ISA16_RV32IMACFD</a>);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RV32IMACFDArch_8cpp.html#a96dc89bc0aa86841d6477ba772fc095e">ISA32_RV32IMACFD</a>(<span class="stringliteral">&quot;ISA32_RV32IMACFD&quot;</span>, 32);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RV32IMACFDArch_8cpp.html#aec01aefcbb3912483b496e156535b45f">ISA32_RV32IMACFDClass</a>(1, <span class="stringliteral">&quot;ISA32_RV32IMACFD&quot;</span>, 32, <a class="code" href="RV32IMACFDArch_8cpp.html#a96dc89bc0aa86841d6477ba772fc095e">ISA32_RV32IMACFD</a>);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html">etiss::instr::InstructionCollection</a> <a class="code" href="RV32IMACFDArch_8cpp.html#a32fb15799c90009685c62d5e721daf6a">RV32IMACFDISA</a>(<span class="stringliteral">&quot;RV32IMACFDISA&quot;</span>, <a class="code" href="RV32IMACFDArch_8cpp.html#ab8ad9d896e35b17bfa6a20d91959884f">ISA16_RV32IMACFDClass</a>, <a class="code" href="RV32IMACFDArch_8cpp.html#aec01aefcbb3912483b496e156535b45f">ISA32_RV32IMACFDClass</a>);</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionGroup_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a></div><div class="ttdoc">maps to InstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00931">Instruction.h:931</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ad67074c4fa6434fdbc15409a507ee6fe"><div class="ttname"><a href="structRV32IMACFD.html#ad67074c4fa6434fdbc15409a507ee6fe">RV32IMACFD::A0</a></div><div class="ttdeci">etiss_uint32 A0</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00028">RV32IMACFD.h:28</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_a96dc89bc0aa86841d6477ba772fc095e"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#a96dc89bc0aa86841d6477ba772fc095e">ISA32_RV32IMACFD</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA32_RV32IMACFD(&quot;ISA32_RV32IMACFD&quot;, 32)</div></div>
<div class="ttc" id="astructRV32IMACFD_html_a51bc4cf999631c5fbf44c2859f65e95b"><div class="ttname"><a href="structRV32IMACFD.html#a51bc4cf999631c5fbf44c2859f65e95b">RV32IMACFD::A3</a></div><div class="ttdeci">etiss_uint32 A3</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00031">RV32IMACFD.h:31</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_aa335fdd6fffbde2fe4036d8569ce59b7"><div class="ttname"><a href="classRV32IMACFDArch.html#aa335fdd6fffbde2fe4036d8569ce59b7">RV32IMACFDArch::getInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00193">RV32IMACFDArch.cpp:193</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a201e4c26d5f5f40d18779eb42a8e27a7"><div class="ttname"><a href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">RV32IMACFD::X</a></div><div class="ttdeci">etiss_uint32 * X[32]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00050">RV32IMACFD.h:50</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_abf76f7a2dc94eb7d0d6a22139e4b0efe"><div class="ttname"><a href="structRV32IMACFD.html#abf76f7a2dc94eb7d0d6a22139e4b0efe">RV32IMACFD::T0</a></div><div class="ttdeci">etiss_uint32 T0</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00023">RV32IMACFD.h:23</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a8fc85767c55698a2f0ae1041796a5c96"><div class="ttname"><a href="structRV32IMACFD.html#a8fc85767c55698a2f0ae1041796a5c96">RV32IMACFD::PRIV</a></div><div class="ttdeci">etiss_uint8 PRIV</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00054">RV32IMACFD.h:54</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ac3ae6a7d05991756a7f31a965ba74b7d"><div class="ttname"><a href="structRV32IMACFD.html#ac3ae6a7d05991756a7f31a965ba74b7d">RV32IMACFD::RES</a></div><div class="ttdeci">etiss_uint8 RES[8]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00053">RV32IMACFD.h:53</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_aebddad58b8ef43fa641be9993a017121"><div class="ttname"><a href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">RV32IMACFDArch::resetCPU</a></div><div class="ttdeci">virtual void resetCPU(ETISS_CPU *cpu, etiss::uint64 *startpointer)</div><div class="ttdoc">reset cpu (structure)</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00063">RV32IMACFDArch.cpp:63</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a3614a4e738896696d5485ca3ebba8995"><div class="ttname"><a href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">RV32IMACFD::CSR</a></div><div class="ttdeci">etiss_uint32 * CSR[4096]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00057">RV32IMACFD.h:57</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionClass_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a></div><div class="ttdoc">maps to VariableInstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00892">Instruction.h:892</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aa013b9967622612068ed68ba70a1ab3b"><div class="ttname"><a href="structRV32IMACFD.html#aa013b9967622612068ed68ba70a1ab3b">RV32IMACFD::S10</a></div><div class="ttdeci">etiss_uint32 S10</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00044">RV32IMACFD.h:44</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_ad212f3c2940ddf528337df5371388ffc"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#ad212f3c2940ddf528337df5371388ffc">ISA16_RV32IMACFD</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA16_RV32IMACFD(&quot;ISA16_RV32IMACFD&quot;, 16)</div></div>
<div class="ttc" id="astructRV32IMACFD_html_a17706d9c6fd60d15f56c174f80f475d2"><div class="ttname"><a href="structRV32IMACFD.html#a17706d9c6fd60d15f56c174f80f475d2">RV32IMACFD::S4</a></div><div class="ttdeci">etiss_uint32 S4</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00038">RV32IMACFD.h:38</a></div></div>
<div class="ttc" id="aclassetiss_1_1plugin_1_1gdb_1_1GDBCore_html"><div class="ttname"><a href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a></div><div class="ttdoc">provides to architecture dependent registers as defined by gdb</div><div class="ttdef"><b>Definition:</b> <a href="GDBCore_8h_source.html#l00076">GDBCore.h:76</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a7c48bfc898bbb8de8947a22ade53c823"><div class="ttname"><a href="classRV32IMACFDArch.html#a7c48bfc898bbb8de8947a22ade53c823">RV32IMACFDArch::RV32IMACFDArch</a></div><div class="ttdeci">RV32IMACFDArch()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00046">RV32IMACFDArch.cpp:46</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_a32fb15799c90009685c62d5e721daf6a"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#a32fb15799c90009685c62d5e721daf6a">RV32IMACFDISA</a></div><div class="ttdeci">etiss::instr::InstructionCollection RV32IMACFDISA(&quot;RV32IMACFDISA&quot;, ISA16_RV32IMACFDClass, ISA32_RV32IMACFDClass)</div></div>
<div class="ttc" id="astructRV32IMACFD_html_a7aec2c31a1d0287168cc1198fc557890"><div class="ttname"><a href="structRV32IMACFD.html#a7aec2c31a1d0287168cc1198fc557890">RV32IMACFD::S8</a></div><div class="ttdeci">etiss_uint32 S8</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00042">RV32IMACFD.h:42</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_af709e00803878f502484e3dc2bbe402b"><div class="ttname"><a href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">RV32IMACFDArch::headers_</a></div><div class="ttdeci">std::set&lt; std::string &gt; headers_</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00102">RV32IMACFDArch.h:102</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a33ad679a3bb3af04b862c6b7177c64b0"><div class="ttname"><a href="structRV32IMACFD.html#a33ad679a3bb3af04b862c6b7177c64b0">RV32IMACFD::S0</a></div><div class="ttdeci">etiss_uint32 S0</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00026">RV32IMACFD.h:26</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_ad4e28a31974bd7c6b4719737ec883f4e"><div class="ttname"><a href="structETISS__CPU.html#ad4e28a31974bd7c6b4719737ec883f4e">ETISS_CPU::mode</a></div><div class="ttdeci">etiss_uint32 mode</div><div class="ttdoc">instruction set mode of the processor</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00107">CPU.h:107</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html"><div class="ttname"><a href="RV32IMACFDArch_8h.html">RV32IMACFDArch.h</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a359a8a40b38f59dd04cfebb830676daf"><div class="ttname"><a href="structRV32IMACFD.html#a359a8a40b38f59dd04cfebb830676daf">RV32IMACFD::F</a></div><div class="ttdeci">etiss_uint64 F[32]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00059">RV32IMACFD.h:59</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ad7ba278fe66c5f2b505b0df9f7eda28b"><div class="ttname"><a href="structRV32IMACFD.html#ad7ba278fe66c5f2b505b0df9f7eda28b">RV32IMACFD::A6</a></div><div class="ttdeci">etiss_uint32 A6</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00034">RV32IMACFD.h:34</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a8ae98267363cb914a5cacadcc273f705"><div class="ttname"><a href="structRV32IMACFD.html#a8ae98267363cb914a5cacadcc273f705">RV32IMACFD::ins_X</a></div><div class="ttdeci">etiss_uint32 ins_X[32]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00051">RV32IMACFD.h:51</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aabc21e196e095c3a245c6b0bb40b6c5a"><div class="ttname"><a href="structRV32IMACFD.html#aabc21e196e095c3a245c6b0bb40b6c5a">RV32IMACFD::T6</a></div><div class="ttdeci">etiss_uint32 T6</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00049">RV32IMACFD.h:49</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_a06bc8709b023cbe50c7c594741fd47b4"><div class="ttname"><a href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">ETISS_CPU::instructionPointer</a></div><div class="ttdeci">etiss_uint64 instructionPointer</div><div class="ttdoc">pointer to next instruction.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00092">CPU.h:92</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aad2c5000c33c92a69791d20d76ed8b84"><div class="ttname"><a href="structRV32IMACFD.html#aad2c5000c33c92a69791d20d76ed8b84">RV32IMACFD::S3</a></div><div class="ttdeci">etiss_uint32 S3</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00037">RV32IMACFD.h:37</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_acabf2e141fec9b529b94e8ae21ab9bca"><div class="ttname"><a href="structRV32IMACFD.html#acabf2e141fec9b529b94e8ae21ab9bca">RV32IMACFD::GP</a></div><div class="ttdeci">etiss_uint32 GP</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00021">RV32IMACFD.h:21</a></div></div>
<div class="ttc" id="anamespaceetiss_html"><div class="ttname"><a href="namespaceetiss.html">etiss</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="Benchmark_8h_source.html#l00052">Benchmark.h:52</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a1256092351cd78b15a5861b5ee9d50a6"><div class="ttname"><a href="structRV32IMACFD.html#a1256092351cd78b15a5861b5ee9d50a6">RV32IMACFD::S11</a></div><div class="ttdeci">etiss_uint32 S11</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00045">RV32IMACFD.h:45</a></div></div>
<div class="ttc" id="aclassetiss_1_1CPUArch_html"><div class="ttname"><a href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></div><div class="ttdoc">the interface to translate instructions of and processor architecture</div><div class="ttdef"><b>Definition:</b> <a href="CPUArch_8h_source.html#l00157">CPUArch.h:157</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a81624d374f0dd6a48d509b9c2c28f8c6"><div class="ttname"><a href="structRV32IMACFD.html#a81624d374f0dd6a48d509b9c2c28f8c6">RV32IMACFD::TP</a></div><div class="ttdeci">etiss_uint32 TP</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00022">RV32IMACFD.h:22</a></div></div>
<div class="ttc" id="aclassetiss_1_1CodeBlock_html_a7c33557d0ddc090ae829375e0828bf54"><div class="ttname"><a href="classetiss_1_1CodeBlock.html#a7c33557d0ddc090ae829375e0828bf54">etiss::CodeBlock::functionglobalCode</a></div><div class="ttdeci">std::set&lt; std::string &gt; &amp; functionglobalCode()</div><div class="ttdef"><b>Definition:</b> <a href="CodePart_8h_source.html#l00604">CodePart.h:604</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a2a8390132dc660448a1e1e25ed922701"><div class="ttname"><a href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">RV32IMACFDArch::newCPU</a></div><div class="ttdeci">virtual ETISS_CPU * newCPU()</div><div class="ttdoc">allocate new cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00056">RV32IMACFDArch.cpp:56</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a29d3110efaffbae0e5ca33b4598fac91"><div class="ttname"><a href="structRV32IMACFD.html#a29d3110efaffbae0e5ca33b4598fac91">RV32IMACFD::T1</a></div><div class="ttdeci">etiss_uint32 T1</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00024">RV32IMACFD.h:24</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a5428d3754c6cae9705274bb26d4f2180"><div class="ttname"><a href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">RV32IMACFDArch::getHeaders</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getHeaders() const</div><div class="ttdoc">required headers (RV32IMACFD.h)</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00201">RV32IMACFDArch.cpp:201</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a94e9528e5d475f9396dc069a1eacd7bf"><div class="ttname"><a href="classRV32IMACFDArch.html#a94e9528e5d475f9396dc069a1eacd7bf">RV32IMACFDArch::listenerSupportedRegisters_</a></div><div class="ttdeci">std::set&lt; std::string &gt; listenerSupportedRegisters_</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00101">RV32IMACFDArch.h:101</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_aec01aefcbb3912483b496e156535b45f"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#aec01aefcbb3912483b496e156535b45f">ISA32_RV32IMACFDClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA32_RV32IMACFDClass(1, &quot;ISA32_RV32IMACFD&quot;, 32, ISA32_RV32IMACFD)</div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a5629fb96fcdc96ea987efc3dd0f1d3bf"><div class="ttname"><a href="classRV32IMACFDArch.html#a5629fb96fcdc96ea987efc3dd0f1d3bf">RV32IMACFDArch::getMaximumInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getMaximumInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00185">RV32IMACFDArch.cpp:185</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_abacec5d691b6e7452a45cb8d7c5464af"><div class="ttname"><a href="structRV32IMACFD.html#abacec5d691b6e7452a45cb8d7c5464af">RV32IMACFD::S9</a></div><div class="ttdeci">etiss_uint32 S9</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00043">RV32IMACFD.h:43</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_ac779e50ea9a9b607db5f9d5b7fe499d7"><div class="ttname"><a href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">RV32IMACFDArch::getGDBCore</a></div><div class="ttdeci">virtual etiss::plugin::gdb::GDBCore &amp; getGDBCore()</div><div class="ttdoc">get the GDBcore for RV32IMACFD architecture</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00213">RV32IMACFDArch.cpp:213</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aa4b49d823a2e6c9b227c0d8f63df0608"><div class="ttname"><a href="structRV32IMACFD.html#aa4b49d823a2e6c9b227c0d8f63df0608">RV32IMACFD::FCSR</a></div><div class="ttdeci">etiss_uint32 FCSR</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00056">RV32IMACFD.h:56</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a95795823f6e773bbe122dc65a954565e"><div class="ttname"><a href="structRV32IMACFD.html#a95795823f6e773bbe122dc65a954565e">RV32IMACFD::A4</a></div><div class="ttdeci">etiss_uint32 A4</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00032">RV32IMACFD.h:32</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ad3d77cc87e743bc436a7b5ef9c4da2a0"><div class="ttname"><a href="structRV32IMACFD.html#ad3d77cc87e743bc436a7b5ef9c4da2a0">RV32IMACFD::T2</a></div><div class="ttdeci">etiss_uint32 T2</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00025">RV32IMACFD.h:25</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a238801085a13b7f25bcb0fc9ca3b7dec"><div class="ttname"><a href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">RV32IMACFDArch::deleteCPU</a></div><div class="ttdeci">virtual void deleteCPU(ETISS_CPU *)</div><div class="ttdoc">delete cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00177">RV32IMACFDArch.cpp:177</a></div></div>
<div class="ttc" id="aclassetiss_1_1CodeBlock_html_aae4da5d613aef29d68602ff28f0066d5"><div class="ttname"><a href="classetiss_1_1CodeBlock.html#aae4da5d613aef29d68602ff28f0066d5">etiss::CodeBlock::fileglobalCode</a></div><div class="ttdeci">std::set&lt; std::string &gt; &amp; fileglobalCode()</div><div class="ttdef"><b>Definition:</b> <a href="CodePart_8h_source.html#l00603">CodePart.h:603</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_aebb0a85406c8825a7c15b8be2c362696"><div class="ttname"><a href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">RV32IMACFDArch::initCodeBlock</a></div><div class="ttdeci">virtual void initCodeBlock(etiss::CodeBlock &amp;cb) const</div><div class="ttdoc">called before instructions are translated for the code block</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00206">RV32IMACFDArch.cpp:206</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_a08286409fe58dffb36e6ecb36f8469c8"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a></div><div class="ttdeci">const char *const reg_name[]</div><div class="ttdoc">Generated on Thu, 24 Feb 2022 17:15:20 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00218">RV32IMACFDArch.cpp:218</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aff60b15e575f412b967b82e51ad9e8d2"><div class="ttname"><a href="structRV32IMACFD.html#aff60b15e575f412b967b82e51ad9e8d2">RV32IMACFD::S2</a></div><div class="ttdeci">etiss_uint32 S2</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00036">RV32IMACFD.h:36</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_a6f8c2bc077e52c98ee373793c9b85ff7"><div class="ttname"><a href="structETISS__CPU.html#a6f8c2bc077e52c98ee373793c9b85ff7">ETISS_CPU::cpuTime_ps</a></div><div class="ttdeci">etiss_uint64 cpuTime_ps</div><div class="ttdoc">simulation time of cpu</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00095">CPU.h:95</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a9aa01f6cc3e336766410bb0c3425f0af"><div class="ttname"><a href="structRV32IMACFD.html#a9aa01f6cc3e336766410bb0c3425f0af">RV32IMACFD::T3</a></div><div class="ttdeci">etiss_uint32 T3</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00046">RV32IMACFD.h:46</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a6c64bb88e769e41c6ef99cd45e26ddd4"><div class="ttname"><a href="structRV32IMACFD.html#a6c64bb88e769e41c6ef99cd45e26ddd4">RV32IMACFD::T5</a></div><div class="ttdeci">etiss_uint32 T5</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00048">RV32IMACFD.h:48</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aa313d1e1ec5135d3cef1516d5eed110e"><div class="ttname"><a href="structRV32IMACFD.html#aa313d1e1ec5135d3cef1516d5eed110e">RV32IMACFD::S7</a></div><div class="ttdeci">etiss_uint32 S7</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00041">RV32IMACFD.h:41</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a4d00acfa9a2c51c50dc62a4f4de41eee"><div class="ttname"><a href="structRV32IMACFD.html#a4d00acfa9a2c51c50dc62a4f4de41eee">RV32IMACFD::S1</a></div><div class="ttdeci">etiss_uint32 S1</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00027">RV32IMACFD.h:27</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a0f2b87aaec92188470f52687000407aa"><div class="ttname"><a href="structRV32IMACFD.html#a0f2b87aaec92188470f52687000407aa">RV32IMACFD::RES_ADDR</a></div><div class="ttdeci">etiss_uint32 RES_ADDR</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00060">RV32IMACFD.h:60</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html"><div class="ttname"><a href="structRV32IMACFD.html">RV32IMACFD</a></div><div class="ttdoc">Generated on Tue, 01 Mar 2022 00:20:25 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00016">RV32IMACFD.h:16</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aad301785b606c090b63041693136f2a2"><div class="ttname"><a href="structRV32IMACFD.html#aad301785b606c090b63041693136f2a2">RV32IMACFD::S6</a></div><div class="ttdeci">etiss_uint32 S6</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00040">RV32IMACFD.h:40</a></div></div>
<div class="ttc" id="aetiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h_html"><div class="ttname"><a href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html">RV32IMACFDFuncs.h</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a1464d07b53eac7a57a9c967597072fa5"><div class="ttname"><a href="structRV32IMACFD.html#a1464d07b53eac7a57a9c967597072fa5">RV32IMACFD::A5</a></div><div class="ttdeci">etiss_uint32 A5</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00033">RV32IMACFD.h:33</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a3921fe7020547a11f56b7243b26139bd"><div class="ttname"><a href="classRV32IMACFDArch.html#a3921fe7020547a11f56b7243b26139bd">RV32IMACFDArch::gdbcore_</a></div><div class="ttdeci">RV32IMACFDGDBCore gdbcore_</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00103">RV32IMACFDArch.h:103</a></div></div>
<div class="ttc" id="a____clang__cuda__device__functions_8h_html_a49709260eb058623bbc31b82aa8d6ed7"><div class="ttname"><a href="____clang__cuda__device__functions_8h.html#a49709260eb058623bbc31b82aa8d6ed7">memset</a></div><div class="ttdeci">__DEVICE__ void * memset(void *__a, int __b, size_t __c)</div><div class="ttdef"><b>Definition:</b> <a href="____clang__cuda__device__functions_8h_source.html#l01480">__clang_cuda_device_functions.h:1480</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_html_a28507d9aa53edeef1c9a0f73d8343690"><div class="ttname"><a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html#a28507d9aa53edeef1c9a0f73d8343690">RV32IMACFD</a></div><div class="ttdeci">struct RV32IMACFD RV32IMACFD</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00064">RV32IMACFD.h:64</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a683d59b60956824305cb872b69ac8034"><div class="ttname"><a href="structRV32IMACFD.html#a683d59b60956824305cb872b69ac8034">RV32IMACFD::A2</a></div><div class="ttdeci">etiss_uint32 A2</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00030">RV32IMACFD.h:30</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a3121c02edcabda59f5e79673f1d01362"><div class="ttname"><a href="structRV32IMACFD.html#a3121c02edcabda59f5e79673f1d01362">RV32IMACFD::T4</a></div><div class="ttdeci">etiss_uint32 T4</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00047">RV32IMACFD.h:47</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a77d6e0afde16b77838d9be10a87e73c5"><div class="ttname"><a href="structRV32IMACFD.html#a77d6e0afde16b77838d9be10a87e73c5">RV32IMACFD::ZERO</a></div><div class="ttdeci">etiss_uint32 ZERO</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00018">RV32IMACFD.h:18</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_a4628e915da36b071d7b29250b2d54c0a"><div class="ttname"><a href="structETISS__CPU.html#a4628e915da36b071d7b29250b2d54c0a">ETISS_CPU::cpuCycleTime_ps</a></div><div class="ttdeci">etiss_uint64 cpuCycleTime_ps</div><div class="ttdoc">frequency of the cpu. use to allign e.g. memory delays</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00103">CPU.h:103</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a371540e9cae342a1d7feadd1f13ef076"><div class="ttname"><a href="structRV32IMACFD.html#a371540e9cae342a1d7feadd1f13ef076">RV32IMACFD::SP</a></div><div class="ttdeci">etiss_uint32 SP</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00020">RV32IMACFD.h:20</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_afaa37edb86065f42a0ad0a0f6c13aac2"><div class="ttname"><a href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">uint64</a></div><div class="ttdeci">etiss_uint64 uint64</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00082">386-GCC.h:82</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a752289f42a71fde8be28201974b34715"><div class="ttname"><a href="structRV32IMACFD.html#a752289f42a71fde8be28201974b34715">RV32IMACFD::S5</a></div><div class="ttdeci">etiss_uint32 S5</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00039">RV32IMACFD.h:39</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionCollection_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionCollection.html">etiss::instr::InstructionCollection</a></div><div class="ttdoc">maps to ModedInstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00858">Instruction.h:858</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a5e7379f2653d5af5a59657d65fb8a57f"><div class="ttname"><a href="structRV32IMACFD.html#a5e7379f2653d5af5a59657d65fb8a57f">RV32IMACFD::ins_CSR</a></div><div class="ttdeci">etiss_uint32 ins_CSR[4096]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00058">RV32IMACFD.h:58</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_af08e91a7ce65b37b4e85dea2c507cd33"><div class="ttname"><a href="structRV32IMACFD.html#af08e91a7ce65b37b4e85dea2c507cd33">RV32IMACFD::FENCE</a></div><div class="ttdeci">etiss_uint32 FENCE[8]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00052">RV32IMACFD.h:52</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ab9881cb26f292fb8c9165324ccabbbbf"><div class="ttname"><a href="structRV32IMACFD.html#ab9881cb26f292fb8c9165324ccabbbbf">RV32IMACFD::DPC</a></div><div class="ttdeci">etiss_uint32 DPC</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00055">RV32IMACFD.h:55</a></div></div>
<div class="ttc" id="aclassetiss_1_1CodeBlock_html"><div class="ttname"><a href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a></div><div class="ttdoc">A list of CodeSets.</div><div class="ttdef"><b>Definition:</b> <a href="CodePart_8h_source.html#l00569">CodePart.h:569</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ac3837ec5b2817977c19aaf7affc20e38"><div class="ttname"><a href="structRV32IMACFD.html#ac3837ec5b2817977c19aaf7affc20e38">RV32IMACFD::RA</a></div><div class="ttdeci">etiss_uint32 RA</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00019">RV32IMACFD.h:19</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1instr_html"><div class="ttname"><a href="namespaceetiss_1_1instr.html">etiss::instr</a></div><div class="ttdef"><b>Definition:</b> <a href="ClassDefs_8h_source.html#l00061">ClassDefs.h:61</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a28a0ad7f2b437654dc8b4cdc34274822"><div class="ttname"><a href="structRV32IMACFD.html#a28a0ad7f2b437654dc8b4cdc34274822">RV32IMACFD::A7</a></div><div class="ttdeci">etiss_uint32 A7</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00035">RV32IMACFD.h:35</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_acba7f5c1df168a6a6458360847bfb541"><div class="ttname"><a href="classRV32IMACFDArch.html#acba7f5c1df168a6a6458360847bfb541">RV32IMACFDArch::getListenerSupportedRegisters</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getListenerSupportedRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00051">RV32IMACFDArch.cpp:51</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_ab8ad9d896e35b17bfa6a20d91959884f"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#ab8ad9d896e35b17bfa6a20d91959884f">ISA16_RV32IMACFDClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA16_RV32IMACFDClass(1, &quot;ISA16_RV32IMACFD&quot;, 16, ISA16_RV32IMACFD)</div></div>
<div class="ttc" id="astructRV32IMACFD_html_a887fa1c03f9c37fc1125c05064ff4bbf"><div class="ttname"><a href="structRV32IMACFD.html#a887fa1c03f9c37fc1125c05064ff4bbf">RV32IMACFD::A1</a></div><div class="ttdeci">etiss_uint32 A1</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00029">RV32IMACFD.h:29</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:08 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
