<stg><name>AXI_SPI_DRIVER</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="31">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="1" to="8">
<condition id="30">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="1" to="13">
<condition id="29">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="9">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="9" to="10">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="10" to="11">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="11" to="12">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="12" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="13" to="14">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="14" to="15">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="15" to="16">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="16" to="17">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="17" to="7">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %spi_core), !map !34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %TX_message_V), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RX_message_V), !map !46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @AXI_SPI_DRIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %TX_message_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TX_message_V)

]]></Node>
<StgValue><ssdm name="TX_message_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 %TX_message_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %RX_message_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %spi_core, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecReset(i8* @state, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8">
<![CDATA[
:9  %state_load = load i8* @state, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:10  switch i8 %state_load, label %3 [
    i8 0, label %1
    i8 1, label %2
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %spi_core_addr_2 = getelementptr i32* %spi_core, i64 28

]]></Node>
<StgValue><ssdm name="spi_core_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %spi_core_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %spi_core_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_2_req"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 2, i8* @state, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %spi_core_addr_1 = getelementptr i32* %spi_core, i64 24

]]></Node>
<StgValue><ssdm name="spi_core_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %spi_core_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %spi_core_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_1_req"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 1, i8* @state, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %spi_core_addr = getelementptr i32* %spi_core, i64 26

]]></Node>
<StgValue><ssdm name="spi_core_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %spi_core_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %spi_core_addr, i32 1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_req"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_1 = add i8 %state_load, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_1, i8* @state, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i32P(i32* %spi_core_addr_2, i32 65534, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_2)

]]></Node>
<StgValue><ssdm name="spi_core_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_2)

]]></Node>
<StgValue><ssdm name="spi_core_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_2)

]]></Node>
<StgValue><ssdm name="spi_core_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_2)

]]></Node>
<StgValue><ssdm name="spi_core_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_2)

]]></Node>
<StgValue><ssdm name="spi_core_addr_2_resp"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_1_resp"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr)

]]></Node>
<StgValue><ssdm name="spi_core_addr_resp"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="state_load" val="!0"/>
<literal name="state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i32P(i32* %spi_core_addr_1, i32 6, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="52" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="53" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="54" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="55" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr_1)

]]></Node>
<StgValue><ssdm name="spi_core_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="56" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i32P(i32* %spi_core_addr, i32 %TX_message_V_read, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.s_axilite.i32P(i32* %RX_message_V, i32 %TX_message_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="58" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr)

]]></Node>
<StgValue><ssdm name="spi_core_addr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="59" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr)

]]></Node>
<StgValue><ssdm name="spi_core_addr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="60" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr)

]]></Node>
<StgValue><ssdm name="spi_core_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="61" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %spi_core_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %spi_core_addr)

]]></Node>
<StgValue><ssdm name="spi_core_addr_resp"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="spi_core" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="spi_core"/></StgValue>
</port>
<port id="84" name="TX_message_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="TX_message_V"/></StgValue>
</port>
<port id="85" name="RX_message_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RX_message_V"/></StgValue>
</port>
<port id="86" name="state" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="87" toId="18">
</dataflow>
<dataflow id="89" from="spi_core" to="StgValue_18" fromId="83" toId="18">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="87" toId="19">
</dataflow>
<dataflow id="91" from="TX_message_V" to="StgValue_19" fromId="84" toId="19">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="87" toId="20">
</dataflow>
<dataflow id="93" from="RX_message_V" to="StgValue_20" fromId="85" toId="20">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecTopModule" to="StgValue_21" fromId="94" toId="21">
</dataflow>
<dataflow id="97" from="AXI_SPI_DRIVER_str" to="StgValue_21" fromId="96" toId="21">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.s_axilite.i32" to="TX_message_V_read" fromId="98" toId="22">
</dataflow>
<dataflow id="100" from="TX_message_V" to="TX_message_V_read" fromId="84" toId="22">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecInterface" to="StgValue_23" fromId="101" toId="23">
</dataflow>
<dataflow id="103" from="TX_message_V" to="StgValue_23" fromId="84" toId="23">
</dataflow>
<dataflow id="105" from="p_str1" to="StgValue_23" fromId="104" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="110" from="p_str" to="StgValue_23" fromId="109" toId="23">
</dataflow>
<dataflow id="111" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="114" from="p_str2" to="StgValue_23" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="p_str" to="StgValue_23" fromId="109" toId="23">
</dataflow>
<dataflow id="116" from="p_str" to="StgValue_23" fromId="109" toId="23">
</dataflow>
<dataflow id="117" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_106" to="StgValue_23" fromId="106" toId="23">
</dataflow>
<dataflow id="121" from="p_str" to="StgValue_23" fromId="109" toId="23">
</dataflow>
<dataflow id="122" from="p_str" to="StgValue_23" fromId="109" toId="23">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="StgValue_24" fromId="101" toId="24">
</dataflow>
<dataflow id="124" from="RX_message_V" to="StgValue_24" fromId="85" toId="24">
</dataflow>
<dataflow id="125" from="p_str1" to="StgValue_24" fromId="104" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="128" from="p_str" to="StgValue_24" fromId="109" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="131" from="p_str2" to="StgValue_24" fromId="113" toId="24">
</dataflow>
<dataflow id="132" from="p_str" to="StgValue_24" fromId="109" toId="24">
</dataflow>
<dataflow id="133" from="p_str" to="StgValue_24" fromId="109" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_106" to="StgValue_24" fromId="106" toId="24">
</dataflow>
<dataflow id="138" from="p_str" to="StgValue_24" fromId="109" toId="24">
</dataflow>
<dataflow id="139" from="p_str" to="StgValue_24" fromId="109" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecInterface" to="StgValue_25" fromId="101" toId="25">
</dataflow>
<dataflow id="141" from="spi_core" to="StgValue_25" fromId="83" toId="25">
</dataflow>
<dataflow id="143" from="p_str3" to="StgValue_25" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_106" to="StgValue_25" fromId="106" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_106" to="StgValue_25" fromId="106" toId="25">
</dataflow>
<dataflow id="146" from="p_str" to="StgValue_25" fromId="109" toId="25">
</dataflow>
<dataflow id="147" from="StgValue_106" to="StgValue_25" fromId="106" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_106" to="StgValue_25" fromId="106" toId="25">
</dataflow>
<dataflow id="150" from="p_str4" to="StgValue_25" fromId="149" toId="25">
</dataflow>
<dataflow id="152" from="p_str5" to="StgValue_25" fromId="151" toId="25">
</dataflow>
<dataflow id="153" from="p_str" to="StgValue_25" fromId="109" toId="25">
</dataflow>
<dataflow id="155" from="StgValue_154" to="StgValue_25" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_154" to="StgValue_25" fromId="154" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_154" to="StgValue_25" fromId="154" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_154" to="StgValue_25" fromId="154" toId="25">
</dataflow>
<dataflow id="159" from="p_str" to="StgValue_25" fromId="109" toId="25">
</dataflow>
<dataflow id="160" from="p_str" to="StgValue_25" fromId="109" toId="25">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecReset" to="StgValue_26" fromId="161" toId="26">
</dataflow>
<dataflow id="163" from="state" to="StgValue_26" fromId="86" toId="26">
</dataflow>
<dataflow id="165" from="StgValue_164" to="StgValue_26" fromId="164" toId="26">
</dataflow>
<dataflow id="166" from="p_str" to="StgValue_26" fromId="109" toId="26">
</dataflow>
<dataflow id="167" from="state" to="state_load" fromId="86" toId="27">
</dataflow>
<dataflow id="168" from="state_load" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="170" from="StgValue_169" to="StgValue_28" fromId="169" toId="28">
</dataflow>
<dataflow id="172" from="StgValue_171" to="StgValue_28" fromId="171" toId="28">
</dataflow>
<dataflow id="173" from="spi_core" to="spi_core_addr_2" fromId="83" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_174" to="spi_core_addr_2" fromId="174" toId="29">
</dataflow>
<dataflow id="177" from="_ssdm_op_WriteReq.m_axi.i32P" to="spi_core_addr_2_req" fromId="176" toId="30">
</dataflow>
<dataflow id="178" from="spi_core_addr_2" to="spi_core_addr_2_req" fromId="29" toId="30">
</dataflow>
<dataflow id="179" from="StgValue_164" to="spi_core_addr_2_req" fromId="164" toId="30">
</dataflow>
<dataflow id="181" from="StgValue_180" to="StgValue_31" fromId="180" toId="31">
</dataflow>
<dataflow id="182" from="state" to="StgValue_31" fromId="86" toId="31">
</dataflow>
<dataflow id="183" from="spi_core" to="spi_core_addr_1" fromId="83" toId="32">
</dataflow>
<dataflow id="185" from="StgValue_184" to="spi_core_addr_1" fromId="184" toId="32">
</dataflow>
<dataflow id="186" from="_ssdm_op_WriteReq.m_axi.i32P" to="spi_core_addr_1_req" fromId="176" toId="33">
</dataflow>
<dataflow id="187" from="spi_core_addr_1" to="spi_core_addr_1_req" fromId="32" toId="33">
</dataflow>
<dataflow id="188" from="StgValue_164" to="spi_core_addr_1_req" fromId="164" toId="33">
</dataflow>
<dataflow id="189" from="StgValue_171" to="StgValue_34" fromId="171" toId="34">
</dataflow>
<dataflow id="190" from="state" to="StgValue_34" fromId="86" toId="34">
</dataflow>
<dataflow id="191" from="spi_core" to="spi_core_addr" fromId="83" toId="35">
</dataflow>
<dataflow id="193" from="StgValue_192" to="spi_core_addr" fromId="192" toId="35">
</dataflow>
<dataflow id="194" from="_ssdm_op_WriteReq.m_axi.i32P" to="spi_core_addr_req" fromId="176" toId="36">
</dataflow>
<dataflow id="195" from="spi_core_addr" to="spi_core_addr_req" fromId="35" toId="36">
</dataflow>
<dataflow id="196" from="StgValue_164" to="spi_core_addr_req" fromId="164" toId="36">
</dataflow>
<dataflow id="197" from="state_load" to="tmp_1" fromId="27" toId="37">
</dataflow>
<dataflow id="198" from="StgValue_171" to="tmp_1" fromId="171" toId="37">
</dataflow>
<dataflow id="199" from="tmp_1" to="StgValue_38" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="state" to="StgValue_38" fromId="86" toId="38">
</dataflow>
<dataflow id="202" from="_ssdm_op_Write.m_axi.i32P" to="StgValue_39" fromId="201" toId="39">
</dataflow>
<dataflow id="203" from="spi_core_addr_2" to="StgValue_39" fromId="29" toId="39">
</dataflow>
<dataflow id="205" from="StgValue_204" to="StgValue_39" fromId="204" toId="39">
</dataflow>
<dataflow id="207" from="StgValue_206" to="StgValue_39" fromId="206" toId="39">
</dataflow>
<dataflow id="209" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_2_resp" fromId="208" toId="40">
</dataflow>
<dataflow id="210" from="spi_core_addr_2" to="spi_core_addr_2_resp" fromId="29" toId="40">
</dataflow>
<dataflow id="211" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_2_resp" fromId="208" toId="41">
</dataflow>
<dataflow id="212" from="spi_core_addr_2" to="spi_core_addr_2_resp" fromId="29" toId="41">
</dataflow>
<dataflow id="213" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_2_resp" fromId="208" toId="42">
</dataflow>
<dataflow id="214" from="spi_core_addr_2" to="spi_core_addr_2_resp" fromId="29" toId="42">
</dataflow>
<dataflow id="215" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_2_resp" fromId="208" toId="43">
</dataflow>
<dataflow id="216" from="spi_core_addr_2" to="spi_core_addr_2_resp" fromId="29" toId="43">
</dataflow>
<dataflow id="217" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_2_resp" fromId="208" toId="44">
</dataflow>
<dataflow id="218" from="spi_core_addr_2" to="spi_core_addr_2_resp" fromId="29" toId="44">
</dataflow>
<dataflow id="219" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_1_resp" fromId="208" toId="46">
</dataflow>
<dataflow id="220" from="spi_core_addr_1" to="spi_core_addr_1_resp" fromId="32" toId="46">
</dataflow>
<dataflow id="221" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_resp" fromId="208" toId="48">
</dataflow>
<dataflow id="222" from="spi_core_addr" to="spi_core_addr_resp" fromId="35" toId="48">
</dataflow>
<dataflow id="223" from="_ssdm_op_Write.m_axi.i32P" to="StgValue_51" fromId="201" toId="51">
</dataflow>
<dataflow id="224" from="spi_core_addr_1" to="StgValue_51" fromId="32" toId="51">
</dataflow>
<dataflow id="226" from="StgValue_225" to="StgValue_51" fromId="225" toId="51">
</dataflow>
<dataflow id="227" from="StgValue_206" to="StgValue_51" fromId="206" toId="51">
</dataflow>
<dataflow id="228" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_1_resp" fromId="208" toId="52">
</dataflow>
<dataflow id="229" from="spi_core_addr_1" to="spi_core_addr_1_resp" fromId="32" toId="52">
</dataflow>
<dataflow id="230" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_1_resp" fromId="208" toId="53">
</dataflow>
<dataflow id="231" from="spi_core_addr_1" to="spi_core_addr_1_resp" fromId="32" toId="53">
</dataflow>
<dataflow id="232" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_1_resp" fromId="208" toId="54">
</dataflow>
<dataflow id="233" from="spi_core_addr_1" to="spi_core_addr_1_resp" fromId="32" toId="54">
</dataflow>
<dataflow id="234" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_1_resp" fromId="208" toId="55">
</dataflow>
<dataflow id="235" from="spi_core_addr_1" to="spi_core_addr_1_resp" fromId="32" toId="55">
</dataflow>
<dataflow id="236" from="_ssdm_op_Write.m_axi.i32P" to="StgValue_56" fromId="201" toId="56">
</dataflow>
<dataflow id="237" from="spi_core_addr" to="StgValue_56" fromId="35" toId="56">
</dataflow>
<dataflow id="238" from="TX_message_V_read" to="StgValue_56" fromId="22" toId="56">
</dataflow>
<dataflow id="239" from="StgValue_206" to="StgValue_56" fromId="206" toId="56">
</dataflow>
<dataflow id="241" from="_ssdm_op_Write.s_axilite.i32P" to="StgValue_57" fromId="240" toId="57">
</dataflow>
<dataflow id="242" from="RX_message_V" to="StgValue_57" fromId="85" toId="57">
</dataflow>
<dataflow id="243" from="TX_message_V_read" to="StgValue_57" fromId="22" toId="57">
</dataflow>
<dataflow id="244" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_resp" fromId="208" toId="58">
</dataflow>
<dataflow id="245" from="spi_core_addr" to="spi_core_addr_resp" fromId="35" toId="58">
</dataflow>
<dataflow id="246" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_resp" fromId="208" toId="59">
</dataflow>
<dataflow id="247" from="spi_core_addr" to="spi_core_addr_resp" fromId="35" toId="59">
</dataflow>
<dataflow id="248" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_resp" fromId="208" toId="60">
</dataflow>
<dataflow id="249" from="spi_core_addr" to="spi_core_addr_resp" fromId="35" toId="60">
</dataflow>
<dataflow id="250" from="_ssdm_op_WriteResp.m_axi.i32P" to="spi_core_addr_resp" fromId="208" toId="61">
</dataflow>
<dataflow id="251" from="spi_core_addr" to="spi_core_addr_resp" fromId="35" toId="61">
</dataflow>
<dataflow id="252" from="state_load" to="StgValue_1" fromId="27" toId="1">
</dataflow>
<dataflow id="253" from="state_load" to="StgValue_7" fromId="27" toId="7">
</dataflow>
</dataflows>


</stg>
