Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 21 17:53:24 2020
| Host         : DESKTOP-2HQ1RBR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4_top_timing_summary_routed.rpt -pb nexys4_top_timing_summary_routed.pb -rpx nexys4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: ahbjtag0/tap0/ac7v.u0/u0/TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.100        0.000                      0                 8837        0.033        0.000                      0                 8837        0.222        0.000                       0                  3691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  CLKFBIN          {0.000 5.000}        10.000          100.000         
  clk_nobuf        {0.000 7.143}        14.286          70.000          
    I              {0.000 2.521}        5.042           198.333         
    ddrdllfbout    {0.000 7.143}        14.286          70.000          
    mclkfx         {0.000 3.571}        7.143           140.000         
      clk_180temp  {3.571 7.143}        7.143           140.000         
      clk_90ro     {1.786 5.357}        7.143           140.000         
      dllfbout     {0.000 3.571}        7.143           140.000         
    refdllfbout    {0.000 7.143}        14.286          70.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                            8.751        0.000                       0                     2  
  clk_nobuf              0.990        0.000                      0                 7737        0.043        0.000                      0                 7737        4.143        0.000                       0                  3128  
    I                                                                                                                                                                0.222        0.000                       0                     4  
    ddrdllfbout                                                                                                                                                     12.131        0.000                       0                     3  
    mclkfx               0.414        0.000                      0                  975        0.048        0.000                      0                  975        1.571        0.000                       0                   497  
      clk_180temp                                                                                                                                                    3.071        0.000                       0                    43  
      clk_90ro                                                                                                                                                       3.071        0.000                       0                     7  
      dllfbout                                                                                                                                                       4.988        0.000                       0                     3  
    refdllfbout                                                                                                                                                     12.131        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclkfx        clk_nobuf           4.357        0.000                      0                   36        0.044        0.000                      0                   36  
clk_nobuf     mclkfx              3.509        0.000                      0                   67        0.033        0.000                      0                   67  
clk_180temp   mclkfx              0.601        0.000                      0                   32        1.612        0.000                      0                   32  
mclkfx        clk_180temp         0.100        0.000                      0                   46        3.511        0.000                      0                   46  
clk_180temp   clk_90ro            1.091        0.000                      0                    4        1.524        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_nobuf          clk_nobuf                7.216        0.000                      0                   16        2.234        0.000                      0                   16  
**async_default**  mclkfx             mclkfx                   2.190        0.000                      0                    4        0.703        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 3.440ns (26.970%)  route 9.315ns (73.030%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 20.317 - 14.286 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.620     6.253    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X71Y70         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/Q
                         net (fo=11, routed)          1.694     8.403    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data_n_0_][0][11]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.152     8.555 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][9]_i_7/O
                         net (fo=8, routed)           0.681     9.236    cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][11]
    SLICE_X69Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     9.845 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.845    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.959    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5/O[3]
                         net (fo=3, routed)           0.980    11.366    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5_n_4
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.335    11.701 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13/O
                         net (fo=1, routed)           0.692    12.393    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13_n_0
    SLICE_X66Y85         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.934    13.658    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.782 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrlwr]_i_4/O
                         net (fo=12, routed)          0.942    14.723    cpu[0].u0/leon3x0/vhdl.p0/iu/dci[nullify]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.117    14.840 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[wb][lock]_i_9/O
                         net (fo=6, routed)           0.490    15.331    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[wb][data2][0]_1
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.331    15.662 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73/O
                         net (fo=12, routed)          0.645    16.307    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.118    16.425 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67/O
                         net (fo=5, routed)           0.717    17.141    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.326    17.467 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_31__0/O
                         net (fo=16, routed)          1.540    19.007    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/r_reg[x][data][2][31][6]
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.631    20.317    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/out
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
                         clock pessimism              0.311    20.628    
                         clock uncertainty           -0.065    20.563    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    19.997    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         19.997    
                         arrival time                         -19.007    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 3.440ns (26.970%)  route 9.315ns (73.030%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.034ns = ( 20.320 - 14.286 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.620     6.253    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X71Y70         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/Q
                         net (fo=11, routed)          1.694     8.403    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data_n_0_][0][11]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.152     8.555 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][9]_i_7/O
                         net (fo=8, routed)           0.681     9.236    cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][11]
    SLICE_X69Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     9.845 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.845    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.959    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5/O[3]
                         net (fo=3, routed)           0.980    11.366    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5_n_4
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.335    11.701 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13/O
                         net (fo=1, routed)           0.692    12.393    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13_n_0
    SLICE_X66Y85         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.934    13.658    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.782 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrlwr]_i_4/O
                         net (fo=12, routed)          0.942    14.723    cpu[0].u0/leon3x0/vhdl.p0/iu/dci[nullify]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.117    14.840 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[wb][lock]_i_9/O
                         net (fo=6, routed)           0.490    15.331    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[wb][data2][0]_1
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.331    15.662 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73/O
                         net (fo=12, routed)          0.645    16.307    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.118    16.425 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67/O
                         net (fo=5, routed)           0.717    17.141    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.326    17.467 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_31__0/O
                         net (fo=16, routed)          1.540    19.007    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/r_reg[x][data][2][31][6]
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.634    20.320    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/out
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKARDCLK
                         clock pessimism              0.311    20.631    
                         clock uncertainty           -0.065    20.566    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    20.000    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -19.007    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][icc][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].idata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.789ns  (logic 2.465ns (19.275%)  route 10.324ns (80.725%))
  Logic Levels:           9  (LUT2=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 20.456 - 14.286 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.621     6.254    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y87         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][icc][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     6.710 f  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][icc][0]/Q
                         net (fo=7, routed)           1.448     8.157    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][icc_n_0_][0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I1_O)        0.124     8.281 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[e][ctrl][annul]_i_4/O
                         net (fo=1, routed)           0.407     8.688    cpu[0].u0/leon3x0/vhdl.p0/iu/r[e][ctrl][annul]_i_4_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.812 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[e][ctrl][annul]_i_3/O
                         net (fo=1, routed)           0.890     9.703    cpu[0].u0/leon3x0/vhdl.p0/iu/r[e][ctrl][annul]_i_3_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.119     9.822 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[e][ctrl][annul]_i_2/O
                         net (fo=42, routed)          1.120    10.941    cpu[0].u0/leon3x0/vhdl.p0/iu/r[e][ctrl][annul]_i_2_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.361    11.302 f  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][31]_i_10/O
                         net (fo=38, routed)          1.306    12.608    cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][31]_i_10_n_0
    SLICE_X52Y75         LUT2 (Prop_lut2_I0_O)        0.353    12.961 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][9]_i_3/O
                         net (fo=15, routed)          0.995    13.956    cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][9]_i_3_n_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.354    14.310 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][31]_i_3/O
                         net (fo=26, routed)          1.034    15.344    cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][31]_i_3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.326    15.670 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][11]_i_1/O
                         net (fo=2, routed)           0.905    16.575    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/D[6]
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.699 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a8.x[0].r0_i_43/O
                         net (fo=1, routed)           0.620    17.318    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a8.x[0].r0_i_43_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I2_O)        0.124    17.442 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a8.x[0].r0_i_31/O
                         net (fo=16, routed)          1.600    19.043    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].idata0/xc2v.x0/address[9]
    RAMB18_X2Y19         RAMB18E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].idata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.770    20.456    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].idata0/xc2v.x0/out
    RAMB18_X2Y19         RAMB18E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].idata0/xc2v.x0/a10.x[0].r/CLKARDCLK
                         clock pessimism              0.239    20.695    
                         clock uncertainty           -0.065    20.631    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    20.065    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].idata0/xc2v.x0/a10.x[0].r
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 2.877ns (22.712%)  route 9.790ns (77.288%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 20.180 - 14.286 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.617     6.250    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X54Y66         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/Q
                         net (fo=15, routed)          1.197     7.964    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/mcdi[req]
    SLICE_X49Y65         LUT4 (Prop_lut4_I2_O)        0.150     8.114 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4/O
                         net (fo=7, routed)           0.462     8.577    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.326     8.903 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r[nbo][1]_i_2/O
                         net (fo=14, routed)          0.787     9.689    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r_reg[hlocken]_1
    SLICE_X48Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.813 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10/O
                         net (fo=29, routed)          1.015    10.828    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.124    10.952 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_5/O
                         net (fo=4, routed)           1.442    12.394    ahb0/ahbo[haddr][24]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.119    12.513 r  ahb0/syncrregs.r[defslv]_i_13/O
                         net (fo=2, routed)           0.989    13.502    ahb0/syncrregs.r[defslv]_i_13_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.332    13.834 r  ahb0/syncrregs.r[hslave][1]_i_3/O
                         net (fo=7, routed)           0.843    14.677    ahb0/syncrregs.r[hslave][1]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.152    14.829 f  ahb0/ar[hio]_i_3/O
                         net (fo=6, routed)           0.721    15.550    ahb0/ar[hio]_i_3_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.354    15.904 r  ahb0/ar[haddr][26]_i_4/O
                         net (fo=3, routed)           0.773    16.676    ahb0/ahbsi[hsel][5]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.326    17.002 r  ahb0/ar[haddr][26]_i_1/O
                         net (fo=43, routed)          0.818    17.821    ddrc/ddrc/gft0.ahbc/av[s]1
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.352    18.173 r  ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1/O
                         net (fo=31, routed)          0.744    18.917    ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.494    20.180    ddrc/ddrc/gft0.ahbc/ar_reg[ramaddr][4]_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]/C
                         clock pessimism              0.232    20.412    
                         clock uncertainty           -0.065    20.347    
    SLICE_X59Y101        FDRE (Setup_fdre_C_CE)      -0.407    19.940    ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 2.877ns (22.712%)  route 9.790ns (77.288%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 20.180 - 14.286 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.617     6.250    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X54Y66         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/Q
                         net (fo=15, routed)          1.197     7.964    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/mcdi[req]
    SLICE_X49Y65         LUT4 (Prop_lut4_I2_O)        0.150     8.114 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4/O
                         net (fo=7, routed)           0.462     8.577    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.326     8.903 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r[nbo][1]_i_2/O
                         net (fo=14, routed)          0.787     9.689    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r_reg[hlocken]_1
    SLICE_X48Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.813 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10/O
                         net (fo=29, routed)          1.015    10.828    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.124    10.952 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_5/O
                         net (fo=4, routed)           1.442    12.394    ahb0/ahbo[haddr][24]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.119    12.513 r  ahb0/syncrregs.r[defslv]_i_13/O
                         net (fo=2, routed)           0.989    13.502    ahb0/syncrregs.r[defslv]_i_13_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.332    13.834 r  ahb0/syncrregs.r[hslave][1]_i_3/O
                         net (fo=7, routed)           0.843    14.677    ahb0/syncrregs.r[hslave][1]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.152    14.829 f  ahb0/ar[hio]_i_3/O
                         net (fo=6, routed)           0.721    15.550    ahb0/ar[hio]_i_3_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.354    15.904 r  ahb0/ar[haddr][26]_i_4/O
                         net (fo=3, routed)           0.773    16.676    ahb0/ahbsi[hsel][5]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.326    17.002 r  ahb0/ar[haddr][26]_i_1/O
                         net (fo=43, routed)          0.818    17.821    ddrc/ddrc/gft0.ahbc/av[s]1
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.352    18.173 r  ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1/O
                         net (fo=31, routed)          0.744    18.917    ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.494    20.180    ddrc/ddrc/gft0.ahbc/ar_reg[ramaddr][4]_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][15]/C
                         clock pessimism              0.232    20.412    
                         clock uncertainty           -0.065    20.347    
    SLICE_X59Y101        FDRE (Setup_fdre_C_CE)      -0.407    19.940    ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][15]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 2.877ns (22.712%)  route 9.790ns (77.288%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 20.180 - 14.286 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.617     6.250    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X54Y66         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/Q
                         net (fo=15, routed)          1.197     7.964    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/mcdi[req]
    SLICE_X49Y65         LUT4 (Prop_lut4_I2_O)        0.150     8.114 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4/O
                         net (fo=7, routed)           0.462     8.577    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.326     8.903 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r[nbo][1]_i_2/O
                         net (fo=14, routed)          0.787     9.689    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r_reg[hlocken]_1
    SLICE_X48Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.813 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10/O
                         net (fo=29, routed)          1.015    10.828    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.124    10.952 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_5/O
                         net (fo=4, routed)           1.442    12.394    ahb0/ahbo[haddr][24]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.119    12.513 r  ahb0/syncrregs.r[defslv]_i_13/O
                         net (fo=2, routed)           0.989    13.502    ahb0/syncrregs.r[defslv]_i_13_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.332    13.834 r  ahb0/syncrregs.r[hslave][1]_i_3/O
                         net (fo=7, routed)           0.843    14.677    ahb0/syncrregs.r[hslave][1]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.152    14.829 f  ahb0/ar[hio]_i_3/O
                         net (fo=6, routed)           0.721    15.550    ahb0/ar[hio]_i_3_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.354    15.904 r  ahb0/ar[haddr][26]_i_4/O
                         net (fo=3, routed)           0.773    16.676    ahb0/ahbsi[hsel][5]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.326    17.002 r  ahb0/ar[haddr][26]_i_1/O
                         net (fo=43, routed)          0.818    17.821    ddrc/ddrc/gft0.ahbc/av[s]1
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.352    18.173 r  ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1/O
                         net (fo=31, routed)          0.744    18.917    ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.494    20.180    ddrc/ddrc/gft0.ahbc/ar_reg[ramaddr][4]_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][17]/C
                         clock pessimism              0.232    20.412    
                         clock uncertainty           -0.065    20.347    
    SLICE_X59Y101        FDRE (Setup_fdre_C_CE)      -0.407    19.940    ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][17]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 2.877ns (22.712%)  route 9.790ns (77.288%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 20.180 - 14.286 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.617     6.250    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X54Y66         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/Q
                         net (fo=15, routed)          1.197     7.964    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/mcdi[req]
    SLICE_X49Y65         LUT4 (Prop_lut4_I2_O)        0.150     8.114 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4/O
                         net (fo=7, routed)           0.462     8.577    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.326     8.903 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r[nbo][1]_i_2/O
                         net (fo=14, routed)          0.787     9.689    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r_reg[hlocken]_1
    SLICE_X48Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.813 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10/O
                         net (fo=29, routed)          1.015    10.828    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.124    10.952 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_5/O
                         net (fo=4, routed)           1.442    12.394    ahb0/ahbo[haddr][24]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.119    12.513 r  ahb0/syncrregs.r[defslv]_i_13/O
                         net (fo=2, routed)           0.989    13.502    ahb0/syncrregs.r[defslv]_i_13_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.332    13.834 r  ahb0/syncrregs.r[hslave][1]_i_3/O
                         net (fo=7, routed)           0.843    14.677    ahb0/syncrregs.r[hslave][1]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.152    14.829 f  ahb0/ar[hio]_i_3/O
                         net (fo=6, routed)           0.721    15.550    ahb0/ar[hio]_i_3_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.354    15.904 r  ahb0/ar[haddr][26]_i_4/O
                         net (fo=3, routed)           0.773    16.676    ahb0/ahbsi[hsel][5]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.326    17.002 r  ahb0/ar[haddr][26]_i_1/O
                         net (fo=43, routed)          0.818    17.821    ddrc/ddrc/gft0.ahbc/av[s]1
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.352    18.173 r  ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1/O
                         net (fo=31, routed)          0.744    18.917    ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.494    20.180    ddrc/ddrc/gft0.ahbc/ar_reg[ramaddr][4]_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][18]/C
                         clock pessimism              0.232    20.412    
                         clock uncertainty           -0.065    20.347    
    SLICE_X59Y101        FDRE (Setup_fdre_C_CE)      -0.407    19.940    ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][18]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.699ns  (logic 3.440ns (27.088%)  route 9.259ns (72.912%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 20.317 - 14.286 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.620     6.253    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X71Y70         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/Q
                         net (fo=11, routed)          1.694     8.403    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data_n_0_][0][11]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.152     8.555 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][9]_i_7/O
                         net (fo=8, routed)           0.681     9.236    cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][11]
    SLICE_X69Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     9.845 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.845    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.959    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5/O[3]
                         net (fo=3, routed)           0.980    11.366    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5_n_4
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.335    11.701 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13/O
                         net (fo=1, routed)           0.692    12.393    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13_n_0
    SLICE_X66Y85         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.934    13.658    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.782 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrlwr]_i_4/O
                         net (fo=12, routed)          0.942    14.723    cpu[0].u0/leon3x0/vhdl.p0/iu/dci[nullify]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.117    14.840 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[wb][lock]_i_9/O
                         net (fo=6, routed)           0.490    15.331    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[wb][data2][0]_1
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.331    15.662 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73/O
                         net (fo=12, routed)          0.645    16.307    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.118    16.425 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67/O
                         net (fo=5, routed)           0.869    17.294    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67_n_0
    SLICE_X72Y65         LUT6 (Prop_lut6_I0_O)        0.326    17.620 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_35__0/O
                         net (fo=16, routed)          1.332    18.952    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/r_reg[x][data][2][31][2]
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.631    20.317    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/out
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
                         clock pessimism              0.311    20.628    
                         clock uncertainty           -0.065    20.563    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    19.997    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         19.997    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 3.440ns (27.087%)  route 9.260ns (72.913%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.034ns = ( 20.320 - 14.286 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.620     6.253    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X71Y70         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data][0][11]/Q
                         net (fo=11, routed)          1.694     8.403    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][data_n_0_][0][11]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.152     8.555 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[f][pc][9]_i_7/O
                         net (fo=8, routed)           0.681     9.236    cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][11]
    SLICE_X69Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     9.845 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.845    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][9]_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.959    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_5_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.073    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5/O[3]
                         net (fo=3, routed)           0.980    11.366    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_5_n_4
    SLICE_X66Y85         LUT4 (Prop_lut4_I2_O)        0.335    11.701 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13/O
                         net (fo=1, routed)           0.692    12.393    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_13_n_0
    SLICE_X66Y85         LUT6 (Prop_lut6_I3_O)        0.331    12.724 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.934    13.658    cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.782 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrlwr]_i_4/O
                         net (fo=12, routed)          0.942    14.723    cpu[0].u0/leon3x0/vhdl.p0/iu/dci[nullify]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.117    14.840 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r[wb][lock]_i_9/O
                         net (fo=6, routed)           0.490    15.331    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[wb][data2][0]_1
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.331    15.662 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73/O
                         net (fo=12, routed)          0.645    16.307    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_73_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.118    16.425 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67/O
                         net (fo=5, routed)           0.869    17.294    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_67_n_0
    SLICE_X72Y65         LUT6 (Prop_lut6_I0_O)        0.326    17.620 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_35__0/O
                         net (fo=16, routed)          1.333    18.953    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/r_reg[x][data][2][31][2]
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.634    20.320    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/out
    RAMB36_X3Y15         RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKARDCLK
                         clock pessimism              0.311    20.631    
                         clock uncertainty           -0.065    20.566    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    20.000    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.953    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/gft0.ahbc/ar_reg[req][hsize][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 2.877ns (22.767%)  route 9.760ns (77.233%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 20.181 - 14.286 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.617     6.250    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X54Y66         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[req]/Q
                         net (fo=15, routed)          1.197     7.964    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/mcdi[req]
    SLICE_X49Y65         LUT4 (Prop_lut4_I2_O)        0.150     8.114 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4/O
                         net (fo=7, routed)           0.462     8.577    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][4]_i_4_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.326     8.903 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r[nbo][1]_i_2/O
                         net (fo=14, routed)          0.787     9.689    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/r_reg[hlocken]_1
    SLICE_X48Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.813 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10/O
                         net (fo=29, routed)          1.015    10.828    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_10_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.124    10.952 f  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/a0/ar[haddr][26]_i_5/O
                         net (fo=4, routed)           1.442    12.394    ahb0/ahbo[haddr][24]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.119    12.513 r  ahb0/syncrregs.r[defslv]_i_13/O
                         net (fo=2, routed)           0.989    13.502    ahb0/syncrregs.r[defslv]_i_13_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.332    13.834 r  ahb0/syncrregs.r[hslave][1]_i_3/O
                         net (fo=7, routed)           0.843    14.677    ahb0/syncrregs.r[hslave][1]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.152    14.829 f  ahb0/ar[hio]_i_3/O
                         net (fo=6, routed)           0.721    15.550    ahb0/ar[hio]_i_3_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.354    15.904 r  ahb0/ar[haddr][26]_i_4/O
                         net (fo=3, routed)           0.773    16.676    ahb0/ahbsi[hsel][5]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.326    17.002 r  ahb0/ar[haddr][26]_i_1/O
                         net (fo=43, routed)          0.818    17.821    ddrc/ddrc/gft0.ahbc/av[s]1
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.352    18.173 r  ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1/O
                         net (fo=31, routed)          0.714    18.886    ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1_n_0
    SLICE_X51Y104        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][hsize][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.495    20.181    ddrc/ddrc/gft0.ahbc/ar_reg[ramaddr][4]_0
    SLICE_X51Y104        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][hsize][0]/C
                         clock pessimism              0.232    20.413    
                         clock uncertainty           -0.065    20.348    
    SLICE_X51Y104        FDRE (Setup_fdre_C_CE)      -0.407    19.941    ddrc/ddrc/gft0.ahbc/ar_reg[req][hsize][0]
  -------------------------------------------------------------------
                         required time                         19.941    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.394%)  route 0.205ns (55.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.557     1.836    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X50Y80         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     2.000 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][15]/Q
                         net (fo=3, routed)           0.205     2.206    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][13]
    SLICE_X54Y85         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.829     2.389    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X54Y85         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][15]/C
                         clock pessimism             -0.285     2.103    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.059     2.162    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][15]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.270ns (60.189%)  route 0.179ns (39.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.554     1.833    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y78         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][8]/Q
                         net (fo=4, routed)           0.179     2.153    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][8]
    SLICE_X50Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.282 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]_i_1/O[3]
                         net (fo=4, routed)           0.000     2.282    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]_i_1_n_4
    SLICE_X50Y78         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.823     2.383    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X50Y78         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]/C
                         clock pessimism             -0.285     2.097    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.130     2.227    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.270ns (60.088%)  route 0.179ns (39.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.556     1.835    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y80         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][16]/Q
                         net (fo=4, routed)           0.179     2.156    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][16]
    SLICE_X50Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.285 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]_i_1/O[3]
                         net (fo=4, routed)           0.000     2.285    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]_i_1_n_4
    SLICE_X50Y80         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.825     2.385    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X50Y80         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]/C
                         clock pessimism             -0.285     2.099    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.130     2.229    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.740%)  route 0.211ns (56.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.558     1.837    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X50Y81         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     2.001 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][20]/Q
                         net (fo=3, routed)           0.211     2.212    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]
    SLICE_X53Y84         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.828     2.388    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X53Y84         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][20]/C
                         clock pessimism             -0.285     2.102    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.046     2.148    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ctrl][pc][20]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart1/r_reg[tirqen]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart1/r_reg[irq]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.930%)  route 0.223ns (49.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.572     1.851    uart1/out
    SLICE_X33Y99         FDRE                                         r  uart1/r_reg[tirqen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  uart1/r_reg[tirqen]/Q
                         net (fo=2, routed)           0.167     2.159    uart1/r_reg[tirqen]__0
    SLICE_X30Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.204 f  uart1/r[irq]_i_2/O
                         net (fo=1, routed)           0.056     2.260    uart1/r[irq]_i_2_n_0
    SLICE_X30Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.305 r  uart1/r[irq]_i_1__0/O
                         net (fo=1, routed)           0.000     2.305    uart1/rin[irq]
    SLICE_X30Y101        FDRE                                         r  uart1/r_reg[irq]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.837     2.397    uart1/out
    SLICE_X30Y101        FDRE                                         r  uart1/r_reg[irq]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120     2.236    uart1/r_reg[irq]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.311ns (66.965%)  route 0.153ns (33.035%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.556     1.835    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y80         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][17]/Q
                         net (fo=4, routed)           0.153     2.130    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][17]
    SLICE_X50Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.247 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.247    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][17]_i_1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.300 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][21]_i_1/O[0]
                         net (fo=4, routed)           0.000     2.300    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][21]_i_1_n_7
    SLICE_X50Y81         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.826     2.386    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X50Y81         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]/C
                         clock pessimism             -0.285     2.100    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.130     2.230    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dcom0/dcom0/r_reg[addr][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dcom0/dcom0/r_reg[addr][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.485%)  route 0.242ns (56.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    dcom0/dcom0/out
    SLICE_X51Y89         FDRE                                         r  dcom0/dcom0/r_reg[addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  dcom0/dcom0/r_reg[addr][10]/Q
                         net (fo=3, routed)           0.242     2.225    dcom0/dcom0/Q[8]
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.045     2.270 r  dcom0/dcom0/r[addr][18]_i_1/O
                         net (fo=1, routed)           0.000     2.270    dcom0/dcom0/v[addr]0_in[18]
    SLICE_X52Y91         FDRE                                         r  dcom0/dcom0/r_reg[addr][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    dcom0/dcom0/out
    SLICE_X52Y91         FDRE                                         r  dcom0/dcom0/r_reg[addr][18]/C
                         clock pessimism             -0.285     2.107    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.092     2.199    dcom0/dcom0/r_reg[addr][18]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.290ns (62.357%)  route 0.175ns (37.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.554     1.833    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X53Y77         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][7]/Q
                         net (fo=4, routed)           0.175     2.149    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][7]
    SLICE_X50Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.298 r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.298    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][9]_i_1_n_5
    SLICE_X50Y78         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.823     2.383    cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X50Y78         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][8]/C
                         clock pessimism             -0.285     2.097    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.130     2.227    cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][8]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[vaddress][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].itags0/xc2v.x0/a8.x[0].r0/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.875%)  route 0.541ns (72.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.566     1.845    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/out
    SLICE_X62Y61         FDRE                                         r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[vaddress][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[vaddress][17]/Q
                         net (fo=1, routed)           0.163     2.172    cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[vaddress_n_0_][17]
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.217 r  cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a8.x[0].r0_i_17/O
                         net (fo=4, routed)           0.378     2.595    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].itags0/xc2v.x0/DIB[13]
    RAMB36_X1Y9          RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].itags0/xc2v.x0/a8.x[0].r0/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.951     2.511    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].itags0/xc2v.x0/out
    RAMB36_X1Y9          RAMB36E1                                     r  cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].itags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
                         clock pessimism             -0.285     2.226    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     2.522    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[2].itags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 timer0/r_reg[timers][1][value][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            apb0/apbx/syncrregs.r_reg[p][0][prdata][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.948%)  route 0.227ns (52.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.569     1.848    timer0/out
    SLICE_X42Y99         FDRE                                         r  timer0/r_reg[timers][1][value][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     2.012 r  timer0/r_reg[timers][1][value][19]/Q
                         net (fo=3, routed)           0.227     2.239    apb0/apbx/syncrregs.r_reg[p][0][prdata][31]_1[14]
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  apb0/apbx/syncrregs.r[p][0][prdata][19]_i_1/O
                         net (fo=1, routed)           0.000     2.284    apb0/apbx/apbo[3][prdata][19]
    SLICE_X44Y100        FDRE                                         r  apb0/apbx/syncrregs.r_reg[p][0][prdata][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    apb0/apbx/out
    SLICE_X44Y100        FDRE                                         r  apb0/apbx/syncrregs.r_reg[p][0][prdata][19]/C
                         clock pessimism             -0.280     2.112    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.091     2.203    apb0/apbx/syncrregs.r_reg[p][0][prdata][19]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_nobuf
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X2Y14    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/a8.x[0].r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB36_X2Y14    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[1].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X2Y22    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].idata0/xc2v.x0/a10.x[0].r/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X1Y27    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].idata0/xc2v.x0/a10.x[1].r/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X1Y11    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB36_X1Y11    cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X3Y15    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB36_X3Y15    cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X1Y32    cpu[0].u0/leon3x0/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X1Y32    cpu[0].u0/leon3x0/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        14.286      38.347     PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        14.286      38.347     PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       14.286      145.714    PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         7.143       4.143      PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X56Y97    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 2.521 }
Period(ns):         5.042
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.042       1.817      IDELAYCTRL_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/idelctrl[0].u/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.042       1.817      IDELAYCTRL_X0Y3  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/idelctrl[0].u_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.042       2.887      BUFGCTRL_X0Y3    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.bufg0/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.042       3.793      PLLE2_ADV_X0Y0   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.042       0.222      IDELAYCTRL_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/idelctrl[0].u/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.042       0.222      IDELAYCTRL_X0Y3  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/idelctrl[0].u_REPLICATED_0/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.042       154.958    PLLE2_ADV_X0Y0   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ddrdllfbout
  To Clock:  ddrdllfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddrdllfbout
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y6   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.bufg1_fb/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        14.286      38.347     PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       14.286      145.714    PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclkfx
  To Clock:  mclkfx

Setup :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.518ns (7.719%)  route 6.192ns (92.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 13.315 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          6.192    12.960    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y198        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.769    13.315    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y198        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.553    
                         clock uncertainty           -0.082    13.471    
    IDELAY_X0Y198        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.374    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 0.518ns (7.722%)  route 6.190ns (92.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 13.315 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          6.190    12.958    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y197        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.769    13.315    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y197        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.553    
                         clock uncertainty           -0.082    13.471    
    IDELAY_X0Y197        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.374    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.886%)  route 6.050ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 13.314 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          6.050    12.818    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y196        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.768    13.314    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y196        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.552    
                         clock uncertainty           -0.082    13.470    
    IDELAY_X0Y196        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.373    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.518ns (7.924%)  route 6.019ns (92.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 13.315 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          6.019    12.786    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y199        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.769    13.315    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y199        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.553    
                         clock uncertainty           -0.082    13.471    
    IDELAY_X0Y199        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.374    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.518ns (8.083%)  route 5.890ns (91.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 13.314 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          5.890    12.658    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y195        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.768    13.314    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y195        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.552    
                         clock uncertainty           -0.082    13.470    
    IDELAY_X0Y195        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.373    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.580ns (10.408%)  route 4.993ns (89.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 13.032 - 7.143 ) 
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.894     6.529    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    SLICE_X0Y191         FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1/Q
                         net (fo=1, routed)           4.519    11.504    ddrc/ddrc/ddrc/sdi[data][30]
    SLICE_X51Y118        LUT6 (Prop_lut6_I5_O)        0.124    11.628 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_1/O
                         net (fo=1, routed)           0.473    12.101    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/DIA1
    SLICE_X50Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.486    13.032    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/WCLK
    SLICE_X50Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/CLK
                         clock pessimism              0.238    13.270    
                         clock uncertainty           -0.082    13.188    
    SLICE_X50Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.930    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.518ns (8.277%)  route 5.740ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 13.314 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          5.740    12.508    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y194        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.768    13.314    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y194        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.552    
                         clock uncertainty           -0.082    13.470    
    IDELAY_X0Y194        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.373    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[6].dinq1/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.580ns (10.437%)  route 4.977ns (89.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.034 - 7.143 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.890     6.525    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    SLICE_X1Y185         FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[6].dinq1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.456     6.981 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[6].dinq1/Q
                         net (fo=1, routed)           4.163    11.144    ddrc/ddrc/ddrc/sdi[data][21]
    SLICE_X54Y116        LUT5 (Prop_lut5_I4_O)        0.124    11.268 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_10/O
                         net (fo=1, routed)           0.814    12.082    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/DIC0
    SLICE_X46Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.488    13.034    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/WCLK
    SLICE_X46Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/CLK
                         clock pessimism              0.238    13.272    
                         clock uncertainty           -0.082    13.190    
    SLICE_X46Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    13.015    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
                            (rising edge-triggered cell FDSE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].idelay_v7.del_dq1/LD
                            (rising edge-triggered cell IDELAYE2 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.518ns (8.480%)  route 5.591ns (91.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 13.314 - 7.143 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.615     6.249    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X60Y108        FDSE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDSE (Prop_fdse_C_Q)         0.518     6.767 r  ddrc/ddrc/ddrc/dr_reg[cfg][cal_rst]/Q
                         net (fo=32, routed)          5.591    12.358    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[cal_rst]
    IDELAY_X0Y193        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].idelay_v7.del_dq1/LD
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.768    13.314    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    IDELAY_X0Y193        IDELAYE2                                     r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].idelay_v7.del_dq1/C
                         clock pessimism              0.238    13.552    
                         clock uncertainty           -0.082    13.470    
    IDELAY_X0Y193        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    13.373    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].idelay_v7.del_dq1
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].dinq1/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.580ns (10.889%)  route 4.747ns (89.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.033 - 7.143 ) 
    Source Clock Delay      (SCD):    6.526ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.891     6.526    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].dinq1_1
    SLICE_X7Y188         FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].dinq1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_fdre_C_Q)         0.456     6.982 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].dinq1/Q
                         net (fo=1, routed)           4.273    11.255    ddrc/ddrc/ddrc/sdi[data][26]
    SLICE_X51Y117        LUT6 (Prop_lut6_I1_O)        0.124    11.379 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_5/O
                         net (fo=1, routed)           0.473    11.852    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/DIB1
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.487    13.033    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/WCLK
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/CLK
                         clock pessimism              0.238    13.271    
                         clock uncertainty           -0.082    13.189    
    SLICE_X50Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    12.961    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  1.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_data][0]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.769%)  route 0.211ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.567     1.848    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X62Y97         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     2.012 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]/Q
                         net (fo=2, routed)           0.211     2.223    ddrc/ddrc/ddrc/dr_reg[sdo_data][31]_0[0]
    SLICE_X62Y104        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.834     2.397    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y104        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_data][0]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.059     2.175    ddrc/ddrc/ddrc/dr_reg[sdo_data][0]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMS32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMS32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.241%)  route 0.493ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.559     1.840    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y110        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  ddrc/ddrc/ddrc/dr_reg[ramaddr][1]/Q
                         net (fo=85, routed)          0.493     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/ADDRD1
    SLICE_X46Y116        RAMS32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMS32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.285     2.102    
    SLICE_X46Y116        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.411    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[req2][hsize][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[hsize][1]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.450%)  route 0.257ns (64.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.560     1.841    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X51Y107        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[req2][hsize][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  ddrc/ddrc/ddrc/dr_reg[req2][hsize][1]/Q
                         net (fo=2, routed)           0.257     2.239    ddrc/ddrc/ddrc/dr_reg[req2][hsize_n_0_][1]
    SLICE_X57Y109        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[hsize][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.830     2.392    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X57Y109        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[hsize][1]/C
                         clock pessimism             -0.285     2.106    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.066     2.172    ddrc/ddrc/ddrc/dr_reg[hsize][1]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclkfx
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X1Y54    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].idelay_v7.del_dq0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X0Y199   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].idelay_v7.del_dq1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X1Y80    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].idelay_v7.del_dq0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X0Y197   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].idelay_v7.del_dq1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X1Y84    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].idelay_v7.del_dq0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X0Y198   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].idelay_v7.del_dq1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X1Y79    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].idelay_v7.del_dq0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X0Y195   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].idelay_v7.del_dq1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X1Y75    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].idelay_v7.del_dq0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         7.143       4.783      IDELAY_X0Y196   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].idelay_v7.del_dq1/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        7.143       45.490     PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       7.143       152.857    PLLE2_ADV_X0Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         3.571       1.571      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         3.571       1.571      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         3.571       2.321      SLICE_X46Y121   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         3.571       1.571      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         3.571       1.571      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         3.571       2.321      SLICE_X50Y120   ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_180temp
  To Clock:  clk_180temp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_180temp
Waveform(ns):       { 3.571 7.143 }
Period(ns):         7.143
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         7.143       4.988      BUFGCTRL_X0Y1   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/I
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y94    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/wengen/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y70    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y71    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[1].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y66    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[2].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y98    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y68    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[0].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y69    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y90    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[11].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y63    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[12].da0/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       7.143       152.857    PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y101   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X64Y104   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y101   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X64Y104   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X64Y104   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y101   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y101   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X67Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X64Y104   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_90ro
  To Clock:  clk_90ro

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_90ro
Waveform(ns):       { 1.786 5.357 }
Period(ns):         7.143
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         7.143       4.988      BUFGCTRL_X0Y2   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/I
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y88    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddrclocks[0].dclk0r/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y58    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/C
Min Period        n/a     ODDR/C             n/a            1.474         7.143       5.669      OLOGIC_X1Y82    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         7.143       5.894      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         7.143       6.143      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
Min Period        n/a     FDRE/C             n/a            1.000         7.143       6.143      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       7.143       152.857    PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.571       3.071      SLICE_X68Y115   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C



---------------------------------------------------------------------------------------------------
From Clock:  dllfbout
  To Clock:  dllfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dllfbout
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.143       4.988      BUFGCTRL_X0Y5   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg2/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         7.143       5.894      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         7.143       5.894      PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        7.143       45.490     PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       7.143       152.857    PLLE2_ADV_X1Y1  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  refdllfbout
  To Clock:  refdllfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refdllfbout
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y7   ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.bufg0_fb/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        14.286      38.347     PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       14.286      145.714    PLLE2_ADV_X0Y0  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/norefclkx.V7_refdll.PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclkfx
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack        4.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.188ns  (logic 1.344ns (61.431%)  route 0.844ns (38.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 20.178 - 14.286 ) 
    Source Clock Delay      (SCD):    6.238ns = ( 13.381 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.604    13.381    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/WCLK
    SLICE_X50Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    14.725 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA/O
                         net (fo=1, routed)           0.844    15.569    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[30]
    SLICE_X47Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.492    20.178    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[30]/C
                         clock pessimism              0.232    20.410    
                         clock uncertainty           -0.221    20.188    
    SLICE_X47Y113        FDRE (Setup_fdre_C_D)       -0.262    19.926    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[30]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.189ns  (logic 1.344ns (61.404%)  route 0.845ns (38.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 20.178 - 14.286 ) 
    Source Clock Delay      (SCD):    6.239ns = ( 13.382 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.605    13.382    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/WCLK
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    14.726 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMA/O
                         net (fo=1, routed)           0.845    15.571    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[24]
    SLICE_X46Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.492    20.178    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X46Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]/C
                         clock pessimism              0.232    20.410    
                         clock uncertainty           -0.221    20.188    
    SLICE_X46Y113        FDRE (Setup_fdre_C_D)       -0.235    19.953    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.115ns  (logic 1.343ns (63.496%)  route 0.772ns (36.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 20.176 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns = ( 13.389 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.612    13.389    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    14.732 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.772    15.504    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[8]
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.490    20.176    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]/C
                         clock pessimism              0.232    20.408    
                         clock uncertainty           -0.221    20.186    
    SLICE_X47Y116        FDRE (Setup_fdre_C_D)       -0.282    19.904    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.904    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.280ns  (logic 1.317ns (57.760%)  route 0.963ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 20.175 - 14.286 ) 
    Source Clock Delay      (SCD):    6.242ns = ( 13.385 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.608    13.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    14.702 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.963    15.665    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[15]
    SLICE_X45Y118        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.489    20.175    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X45Y118        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]/C
                         clock pessimism              0.232    20.407    
                         clock uncertainty           -0.221    20.185    
    SLICE_X45Y118        FDRE (Setup_fdre_C_D)       -0.067    20.118    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]
  -------------------------------------------------------------------
                         required time                         20.118    
                         arrival time                         -15.665    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.252ns  (logic 1.314ns (58.346%)  route 0.938ns (41.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 20.172 - 14.286 ) 
    Source Clock Delay      (SCD):    6.242ns = ( 13.385 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.608    13.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    14.699 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMC_D1/O
                         net (fo=1, routed)           0.938    15.637    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[17]
    SLICE_X47Y119        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.486    20.172    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y119        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]/C
                         clock pessimism              0.232    20.404    
                         clock uncertainty           -0.221    20.182    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)       -0.067    20.115    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]
  -------------------------------------------------------------------
                         required time                         20.115    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.240ns  (logic 1.314ns (58.670%)  route 0.926ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 20.176 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns = ( 13.389 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.612    13.389    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    14.703 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.926    15.629    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[11]
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.490    20.176    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]/C
                         clock pessimism              0.232    20.408    
                         clock uncertainty           -0.221    20.186    
    SLICE_X47Y116        FDRE (Setup_fdre_C_D)       -0.067    20.119    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]
  -------------------------------------------------------------------
                         required time                         20.119    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.011ns  (logic 1.344ns (66.848%)  route 0.667ns (33.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 20.177 - 14.286 ) 
    Source Clock Delay      (SCD):    6.242ns = ( 13.385 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.608    13.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    14.729 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/O
                         net (fo=1, routed)           0.667    15.396    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[12]
    SLICE_X47Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.491    20.177    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]/C
                         clock pessimism              0.232    20.409    
                         clock uncertainty           -0.221    20.187    
    SLICE_X47Y115        FDRE (Setup_fdre_C_D)       -0.285    19.902    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]
  -------------------------------------------------------------------
                         required time                         19.902    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.257ns  (logic 1.317ns (58.348%)  route 0.940ns (41.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 20.177 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns = ( 13.389 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.612    13.389    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    14.706 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.940    15.646    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[9]
    SLICE_X46Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.491    20.177    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X46Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]/C
                         clock pessimism              0.232    20.409    
                         clock uncertainty           -0.221    20.187    
    SLICE_X46Y115        FDRE (Setup_fdre_C_D)       -0.028    20.159    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]
  -------------------------------------------------------------------
                         required time                         20.159    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        2.020ns  (logic 1.336ns (66.129%)  route 0.684ns (33.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 20.178 - 14.286 ) 
    Source Clock Delay      (SCD):    6.239ns = ( 13.382 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.605    13.382    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/WCLK
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    14.718 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.684    15.402    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[28]
    SLICE_X47Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.492    20.178    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[28]/C
                         clock pessimism              0.232    20.410    
                         clock uncertainty           -0.221    20.188    
    SLICE_X47Y113        FDRE (Setup_fdre_C_D)       -0.268    19.920    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[28]
  -------------------------------------------------------------------
                         required time                         19.920    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_nobuf rise@14.286ns - mclkfx rise@7.143ns)
  Data Path Delay:        1.971ns  (logic 1.343ns (68.142%)  route 0.628ns (31.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 20.174 - 14.286 ) 
    Source Clock Delay      (SCD):    6.239ns = ( 13.382 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     9.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.966 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713    11.679    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    11.775 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659    13.435    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     9.977 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.681    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.777 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.605    13.382    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/WCLK
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    14.725 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB/O
                         net (fo=1, routed)           0.628    15.353    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[26]
    SLICE_X44Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.488    20.174    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X44Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[26]/C
                         clock pessimism              0.232    20.406    
                         clock uncertainty           -0.221    20.184    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)       -0.305    19.879    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[26]
  -------------------------------------------------------------------
                         required time                         19.879    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                  4.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.388ns (65.534%)  route 0.204ns (34.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.555     1.836    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.224 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.204     2.428    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[3]
    SLICE_X46Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.825     2.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X46Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[3]/C
                         clock pessimism             -0.280     2.104    
                         clock uncertainty            0.221     2.326    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.059     2.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.386ns (65.531%)  route 0.203ns (34.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.555     1.836    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.222 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.203     2.425    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[5]
    SLICE_X46Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.825     2.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X46Y115        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]/C
                         clock pessimism             -0.280     2.104    
                         clock uncertainty            0.221     2.326    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.052     2.378    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.386ns (63.526%)  route 0.222ns (36.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.552     1.833    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/WCLK
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.219 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.222     2.441    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[29]
    SLICE_X45Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.821     2.381    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X45Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[29]/C
                         clock pessimism             -0.280     2.100    
                         clock uncertainty            0.221     2.322    
    SLICE_X45Y120        FDRE (Hold_fdre_C_D)         0.070     2.392    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.492ns (89.293%)  route 0.059ns (10.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.557     1.838    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.330 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.059     2.389    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[6]
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.824     2.384    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[6]/C
                         clock pessimism             -0.280     2.103    
                         clock uncertainty            0.221     2.325    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.004     2.329    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.478ns (74.798%)  route 0.161ns (25.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.551     1.832    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/WCLK
    SLICE_X50Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.310 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/O
                         net (fo=1, routed)           0.161     2.471    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[31]
    SLICE_X47Y121        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.819     2.379    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y121        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]/C
                         clock pessimism             -0.280     2.098    
                         clock uncertainty            0.221     2.320    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.072     2.392    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.388ns (59.912%)  route 0.260ns (40.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.552     1.833    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/WCLK
    SLICE_X50Y120        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.221 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.260     2.481    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[27]
    SLICE_X47Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.826     2.386    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y113        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]/C
                         clock pessimism             -0.280     2.105    
                         clock uncertainty            0.221     2.327    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.066     2.393    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.394ns (68.527%)  route 0.181ns (31.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.552     1.833    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/WCLK
    SLICE_X46Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.227 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMB/O
                         net (fo=1, routed)           0.181     2.408    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[20]
    SLICE_X44Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.821     2.381    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X44Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[20]/C
                         clock pessimism             -0.280     2.100    
                         clock uncertainty            0.221     2.322    
    SLICE_X44Y120        FDRE (Hold_fdre_C_D)        -0.003     2.319    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.478ns (74.202%)  route 0.166ns (25.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.555     1.836    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.314 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.166     2.481    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[1]
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.824     2.384    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y116        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]/C
                         clock pessimism             -0.280     2.103    
                         clock uncertainty            0.221     2.325    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.066     2.391    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.390ns (68.513%)  route 0.179ns (31.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.552     1.833    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/WCLK
    SLICE_X46Y121        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.223 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_18_23/RAMC/O
                         net (fo=1, routed)           0.179     2.403    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[22]
    SLICE_X46Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.820     2.380    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X46Y120        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]/C
                         clock pessimism             -0.280     2.099    
                         clock uncertainty            0.221     2.321    
    SLICE_X46Y120        FDRE (Hold_fdre_C_D)        -0.016     2.305    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.390ns (65.524%)  route 0.205ns (34.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.555     1.836    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.226 r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.205     2.432    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/q0__0[4]
    SLICE_X47Y118        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.822     2.382    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[0]_0
    SLICE_X47Y118        FDRE                                         r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]/C
                         clock pessimism             -0.280     2.101    
                         clock uncertainty            0.221     2.323    
    SLICE_X47Y118        FDRE (Hold_fdre_C_D)         0.004     2.327    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  mclkfx

Setup :            0  Failing Endpoints,  Worst Slack        3.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.344ns (43.180%)  route 1.769ns (56.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 13.140 - 7.143 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.625     6.258    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/WCLK
    SLICE_X54Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     7.602 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMA/O
                         net (fo=1, routed)           1.769     9.370    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[12]
    SLICE_X81Y84         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.594    13.140    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X81Y84         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]/C
                         clock pessimism              0.232    13.373    
                         clock uncertainty           -0.222    13.150    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)       -0.271    12.879    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.343ns (50.158%)  route 1.335ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 13.153 - 7.143 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.625     6.258    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/WCLK
    SLICE_X54Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     7.601 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMB/O
                         net (fo=1, routed)           1.335     8.935    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[14]
    SLICE_X84Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.607    13.153    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X84Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[14]/C
                         clock pessimism              0.232    13.386    
                         clock uncertainty           -0.222    13.163    
    SLICE_X84Y93         FDRE (Setup_fdre_C_D)       -0.255    12.908    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.336ns (63.644%)  route 0.763ns (36.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.052 - 7.143 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.625     6.258    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/WCLK
    SLICE_X54Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     7.594 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMC/O
                         net (fo=1, routed)           0.763     8.357    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[16]
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.506    13.052    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[16]/C
                         clock pessimism              0.232    13.285    
                         clock uncertainty           -0.222    13.062    
    SLICE_X61Y94         FDRE (Setup_fdre_C_D)       -0.288    12.774    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.314ns (56.672%)  route 1.005ns (43.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.052 - 7.143 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.625     6.258    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/WCLK
    SLICE_X54Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     7.572 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMC_D1/O
                         net (fo=1, routed)           1.005     8.576    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[17]
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.506    13.052    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]/C
                         clock pessimism              0.232    13.285    
                         clock uncertainty           -0.222    13.062    
    SLICE_X61Y94         FDRE (Setup_fdre_C_D)       -0.061    13.001    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.314ns (57.519%)  route 0.970ns (42.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.048 - 7.143 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.627     6.260    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/WCLK
    SLICE_X56Y97         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     7.574 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.970     8.544    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[5]
    SLICE_X57Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.502    13.048    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X57Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]/C
                         clock pessimism              0.232    13.281    
                         clock uncertainty           -0.222    13.058    
    SLICE_X57Y96         FDRE (Setup_fdre_C_D)       -0.061    12.997    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.317ns (57.666%)  route 0.967ns (42.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.052 - 7.143 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.626     6.259    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     7.576 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.967     8.543    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[9]
    SLICE_X58Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.506    13.052    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X58Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]/C
                         clock pessimism              0.232    13.285    
                         clock uncertainty           -0.222    13.062    
    SLICE_X58Y93         FDRE (Setup_fdre_C_D)       -0.045    13.017    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[9]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 1.336ns (64.291%)  route 0.742ns (35.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 13.055 - 7.143 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.627     6.260    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/WCLK
    SLICE_X56Y97         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     7.596 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.742     8.338    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[4]
    SLICE_X62Y97         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.509    13.055    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X62Y97         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]/C
                         clock pessimism              0.232    13.288    
                         clock uncertainty           -0.222    13.065    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.235    12.830    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 1.314ns (58.795%)  route 0.921ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.052 - 7.143 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.626     6.259    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     7.573 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.921     8.494    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[11]
    SLICE_X59Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.506    13.052    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X59Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]/C
                         clock pessimism              0.232    13.285    
                         clock uncertainty           -0.222    13.062    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)       -0.067    12.995    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.317ns (58.131%)  route 0.949ns (41.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.048 - 7.143 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.625     6.258    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/WCLK
    SLICE_X54Y96         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     7.575 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.949     8.523    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[27]
    SLICE_X56Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.502    13.048    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X56Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]/C
                         clock pessimism              0.232    13.281    
                         clock uncertainty           -0.222    13.058    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)       -0.028    13.030    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[req1][startaddr][14]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.620%)  route 1.755ns (79.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 13.043 - 7.143 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.615     6.247    ddrc/ddrc/gft0.ahbc/ar_reg[ramaddr][4]_0
    SLICE_X59Y101        FDRE                                         r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.456     6.703 r  ddrc/ddrc/gft0.ahbc/ar_reg[req][startaddr][14]/Q
                         net (fo=1, routed)           1.755     8.459    ddrc/ddrc/ddrc/dr_reg[req1][startaddr][26]_0[14]
    SLICE_X61Y101        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[req1][startaddr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.497    13.043    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X61Y101        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[req1][startaddr][14]/C
                         clock pessimism              0.232    13.275    
                         clock uncertainty           -0.222    13.053    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)       -0.067    12.986    ddrc/ddrc/ddrc/dr_reg[req1][startaddr][14]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  4.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.478ns (80.975%)  route 0.112ns (19.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.566     1.845    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/WCLK
    SLICE_X56Y97         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.323 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.112     2.436    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[1]
    SLICE_X57Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     2.395    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X57Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.222     2.337    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.066     2.403    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.394ns (74.346%)  route 0.136ns (25.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.565     1.844    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.238 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.136     2.374    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[8]
    SLICE_X59Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.835     2.397    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X59Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.222     2.339    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)        -0.001     2.338    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.390ns (74.229%)  route 0.135ns (25.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.565     1.844    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.234 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.135     2.370    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[10]
    SLICE_X58Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.835     2.397    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X58Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[10]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.222     2.339    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)        -0.009     2.330    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.388ns (60.610%)  route 0.252ns (39.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.564     1.843    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/WCLK
    SLICE_X54Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.231 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.252     2.483    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[15]
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.835     2.397    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.222     2.339    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.070     2.409    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.478ns (73.697%)  route 0.171ns (26.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.564     1.843    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/WCLK
    SLICE_X54Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.321 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_12_17/RAMA_D1/O
                         net (fo=1, routed)           0.171     2.492    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[13]
    SLICE_X57Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     2.395    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X57Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[13]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.222     2.337    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.070     2.407    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.478ns (73.508%)  route 0.172ns (26.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.565     1.844    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/WCLK
    SLICE_X56Y93         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.322 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.172     2.495    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[7]
    SLICE_X59Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.835     2.397    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X59Y93         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[7]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.222     2.339    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.070     2.409    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.478ns (74.752%)  route 0.161ns (25.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.564     1.843    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/WCLK
    SLICE_X54Y96         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.321 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMA_D1/O
                         net (fo=1, routed)           0.161     2.483    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[25]
    SLICE_X56Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     2.395    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X56Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[25]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.222     2.337    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.052     2.389    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.492ns (80.868%)  route 0.116ns (19.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.564     1.843    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/WCLK
    SLICE_X54Y96         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.335 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_24_29/RAMA/O
                         net (fo=1, routed)           0.116     2.452    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[24]
    SLICE_X56Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     2.395    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X56Y96         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.222     2.337    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)        -0.007     2.330    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.478ns (68.655%)  route 0.218ns (31.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.565     1.844    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/WCLK
    SLICE_X56Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.322 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/RAMA_D1/O
                         net (fo=1, routed)           0.218     2.541    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[19]
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.835     2.397    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X61Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[19]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.222     2.339    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.072     2.411    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.390ns (62.280%)  route 0.236ns (37.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.565     1.844    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/WCLK
    SLICE_X56Y94         RAMD32                                       r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.234 r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/rfd_reg_0_15_18_23/RAMC/O
                         net (fo=1, routed)           0.236     2.471    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/q0[22]
    SLICE_X60Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.835     2.397    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[31]_1
    SLICE_X60Y94         FDRE                                         r  ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.222     2.339    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)        -0.005     2.334    ddrc/ddrc/wbuf/ramgen[0].r/inf.x0/twoclk.q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_180temp
  To Clock:  mclkfx

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.686ns (11.962%)  route 5.049ns (88.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 13.039 - 7.143 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.902     6.536    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y197        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y197        IDDR (Prop_iddr_C_Q2)        0.508     7.044 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[10].qi/Q2
                         net (fo=1, routed)           4.436    11.480    ddrc/ddrc/ddrc/sdi[data][10]
    SLICE_X47Y116        LUT6 (Prop_lut6_I5_O)        0.178    11.658 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_22/O
                         net (fo=1, routed)           0.613    12.271    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIC0
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.493    13.039    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC/CLK
                         clock pessimism              0.231    13.270    
                         clock uncertainty           -0.223    13.047    
    SLICE_X46Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    12.872    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.686ns (12.270%)  route 4.905ns (87.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 13.039 - 7.143 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.902     6.536    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y198        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y198        IDDR (Prop_iddr_C_Q2)        0.508     7.044 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[11].qi/Q2
                         net (fo=1, routed)           4.575    11.619    ddrc/ddrc/ddrc/sdi[data][11]
    SLICE_X47Y116        LUT6 (Prop_lut6_I5_O)        0.178    11.797 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_21/O
                         net (fo=1, routed)           0.330    12.127    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIC1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.493    13.039    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.231    13.270    
                         clock uncertainty           -0.223    13.047    
    SLICE_X46Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    12.798    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[3].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.686ns (12.278%)  route 4.901ns (87.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 13.036 - 7.143 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.899     6.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y189        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[3].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y189        IDDR (Prop_iddr_C_Q2)        0.508     7.041 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[3].qi/Q2
                         net (fo=1, routed)           4.428    11.469    ddrc/ddrc/ddrc/sdi[data][3]
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.178    11.647 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_29/O
                         net (fo=1, routed)           0.473    12.120    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIB1
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.490    13.036    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.231    13.267    
                         clock uncertainty           -0.223    13.044    
    SLICE_X46Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    12.816    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.686ns (12.196%)  route 4.939ns (87.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 13.036 - 7.143 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.902     6.536    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y199        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y199        IDDR (Prop_iddr_C_Q2)        0.508     7.044 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[0].qi/Q2
                         net (fo=1, routed)           4.418    11.462    ddrc/ddrc/ddrc/sdi[data][0]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.178    11.640 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_32/O
                         net (fo=1, routed)           0.521    12.161    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIA0
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.490    13.036    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.231    13.267    
                         clock uncertainty           -0.223    13.044    
    SLICE_X46Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    12.883    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.686ns (12.347%)  route 4.870ns (87.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 13.035 - 7.143 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.900     6.534    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y194        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y194        IDDR (Prop_iddr_C_Q2)        0.508     7.042 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[15].qi/Q2
                         net (fo=1, routed)           4.351    11.393    ddrc/ddrc/ddrc/sdi[data][14]
    SLICE_X47Y119        LUT3 (Prop_lut3_I2_O)        0.178    11.571 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_17/O
                         net (fo=1, routed)           0.519    12.090    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/DIB1
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.489    13.035    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism              0.231    13.266    
                         clock uncertainty           -0.223    13.043    
    SLICE_X46Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    12.815    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[5].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.686ns (12.393%)  route 4.850ns (87.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 13.036 - 7.143 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.899     6.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y187        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[5].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y187        IDDR (Prop_iddr_C_Q2)        0.508     7.041 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[5].qi/Q2
                         net (fo=1, routed)           4.385    11.427    ddrc/ddrc/ddrc/sdi[data][5]
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.178    11.605 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_27/O
                         net (fo=1, routed)           0.464    12.069    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIC1
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.490    13.036    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.231    13.267    
                         clock uncertainty           -0.223    13.044    
    SLICE_X46Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    12.795    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[4].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.686ns (12.251%)  route 4.914ns (87.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 13.036 - 7.143 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.899     6.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y190        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[4].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y190        IDDR (Prop_iddr_C_Q2)        0.508     7.041 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[4].qi/Q2
                         net (fo=1, routed)           4.323    11.364    ddrc/ddrc/ddrc/sdi[data][4]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.178    11.542 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_28/O
                         net (fo=1, routed)           0.591    12.133    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIC0
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.490    13.036    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.231    13.267    
                         clock uncertainty           -0.223    13.044    
    SLICE_X46Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    12.869    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[8].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.686ns (12.284%)  route 4.899ns (87.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 13.039 - 7.143 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.896     6.530    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y186        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[8].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y186        IDDR (Prop_iddr_C_Q2)        0.508     7.038 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[8].qi/Q2
                         net (fo=1, routed)           4.567    11.605    ddrc/ddrc/ddrc/sdi[data][8]
    SLICE_X47Y116        LUT6 (Prop_lut6_I5_O)        0.178    11.783 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_24/O
                         net (fo=1, routed)           0.332    12.115    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIB0
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.493    13.039    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/CLK
                         clock pessimism              0.231    13.270    
                         clock uncertainty           -0.223    13.047    
    SLICE_X46Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    12.862    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.686ns (12.601%)  route 4.758ns (87.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 13.035 - 7.143 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.901     6.535    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y196        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y196        IDDR (Prop_iddr_C_Q2)        0.508     7.043 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[13].qi/Q2
                         net (fo=1, routed)           4.293    11.336    ddrc/ddrc/ddrc/sdi[data][13]
    SLICE_X48Y117        LUT6 (Prop_lut6_I5_O)        0.178    11.514 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_19/O
                         net (fo=1, routed)           0.465    11.979    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/DIA1
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.489    13.035    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism              0.231    13.266    
                         clock uncertainty           -0.223    13.043    
    SLICE_X46Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.785    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - clk_180temp fall@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.686ns (12.413%)  route 4.840ns (87.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 13.035 - 7.143 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     6.299    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     2.825 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.634 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.901     6.535    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y195        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y195        IDDR (Prop_iddr_C_Q2)        0.508     7.043 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].qi/Q2
                         net (fo=1, routed)           4.509    11.552    ddrc/ddrc/ddrc/sdi[data][12]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.178    11.730 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_20/O
                         net (fo=1, routed)           0.331    12.062    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/DIA0
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.489    13.035    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/CLK
                         clock pessimism              0.231    13.266    
                         clock uncertainty           -0.223    13.043    
    SLICE_X46Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    12.882    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[7].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.249ns (12.186%)  route 1.794ns (87.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.672     1.954    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y185        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[7].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y185        IDDR (Prop_iddr_C_Q2)        0.179     2.133 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[7].qi/Q2
                         net (fo=1, routed)           1.735     3.868    ddrc/ddrc/ddrc/sdi[data][7]
    SLICE_X47Y116        LUT3 (Prop_lut3_I2_O)        0.070     3.938 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_25/O
                         net (fo=1, routed)           0.059     3.997    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIA1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.280     2.107    
                         clock uncertainty            0.223     2.330    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.055     2.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.249ns (11.171%)  route 1.980ns (88.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.674     1.956    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y193        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y193        IDDR (Prop_iddr_C_Q2)        0.179     2.135 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[14].qi/Q2
                         net (fo=1, routed)           1.791     3.926    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdi[data][14]
    SLICE_X47Y121        LUT2 (Prop_lut2_I0_O)        0.070     3.996 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rbwdata_inferred_i_18/O
                         net (fo=1, routed)           0.189     4.185    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/DIB0
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.822     2.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.280     2.104    
                         clock uncertainty            0.223     2.327    
    SLICE_X46Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.473    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[1].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.249ns (11.285%)  route 1.958ns (88.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.674     1.956    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y191        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[1].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y191        IDDR (Prop_iddr_C_Q2)        0.179     2.135 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[1].qi/Q2
                         net (fo=1, routed)           1.830     3.964    ddrc/ddrc/ddrc/sdi[data][1]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.070     4.034 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_31/O
                         net (fo=1, routed)           0.128     4.162    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIA1
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.823     2.386    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.280     2.105    
                         clock uncertainty            0.223     2.328    
    SLICE_X46Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.448    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[2].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.249ns (11.146%)  route 1.985ns (88.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.674     1.956    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y192        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[2].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y192        IDDR (Prop_iddr_C_Q2)        0.179     2.135 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[2].qi/Q2
                         net (fo=1, routed)           1.809     3.944    ddrc/ddrc/ddrc/sdi[data][2]
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.070     4.014 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_30/O
                         net (fo=1, routed)           0.176     4.190    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIB0
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.823     2.386    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.280     2.105    
                         clock uncertainty            0.223     2.328    
    SLICE_X46Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[6].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.249ns (11.106%)  route 1.993ns (88.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.674     1.956    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y188        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[6].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y188        IDDR (Prop_iddr_C_Q2)        0.179     2.135 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[6].qi/Q2
                         net (fo=1, routed)           1.834     3.969    ddrc/ddrc/ddrc/sdi[data][6]
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.070     4.039 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_26/O
                         net (fo=1, routed)           0.159     4.198    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIA0
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.280     2.107    
                         clock uncertainty            0.223     2.330    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.477    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[5].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.249ns (11.001%)  route 2.015ns (88.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.674     1.956    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y187        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[5].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y187        IDDR (Prop_iddr_C_Q2)        0.179     2.135 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[5].qi/Q2
                         net (fo=1, routed)           1.857     3.992    ddrc/ddrc/ddrc/sdi[data][5]
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.070     4.062 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_27/O
                         net (fo=1, routed)           0.157     4.219    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIC1
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.823     2.386    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.280     2.105    
                         clock uncertainty            0.223     2.328    
    SLICE_X46Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.442    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[9].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.249ns (10.904%)  route 2.035ns (89.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.672     1.954    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y183        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[9].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y183        IDDR (Prop_iddr_C_Q2)        0.179     2.133 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[9].qi/Q2
                         net (fo=1, routed)           1.809     3.942    ddrc/ddrc/ddrc/sdi[data][9]
    SLICE_X47Y120        LUT6 (Prop_lut6_I5_O)        0.070     4.012 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_23/O
                         net (fo=1, routed)           0.225     4.237    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIB1
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.280     2.107    
                         clock uncertainty            0.223     2.330    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.454    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[8].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.249ns (10.800%)  route 2.057ns (89.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.672     1.954    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y186        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[8].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y186        IDDR (Prop_iddr_C_Q2)        0.179     2.133 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[8].qi/Q2
                         net (fo=1, routed)           1.945     4.078    ddrc/ddrc/ddrc/sdi[data][8]
    SLICE_X47Y116        LUT6 (Prop_lut6_I5_O)        0.070     4.148 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_24/O
                         net (fo=1, routed)           0.112     4.259    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/DIB0
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.826     2.388    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/WCLK
    SLICE_X46Y116        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.280     2.107    
                         clock uncertainty            0.223     2.330    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.476    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.249ns (10.786%)  route 2.059ns (89.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.675     1.957    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y195        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y195        IDDR (Prop_iddr_C_Q2)        0.179     2.136 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[12].qi/Q2
                         net (fo=1, routed)           1.948     4.084    ddrc/ddrc/ddrc/sdi[data][12]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.070     4.154 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_20/O
                         net (fo=1, routed)           0.111     4.265    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/DIA0
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.822     2.385    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/WCLK
    SLICE_X46Y119        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.280     2.104    
                         clock uncertainty            0.223     2.327    
    SLICE_X46Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.474    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[4].qi/C
                            (falling edge-triggered cell IDDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mclkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - clk_180temp fall@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.249ns (10.744%)  route 2.069ns (89.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 f  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 f  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     1.845    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     0.742 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.282 f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.674     1.956    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    ILOGIC_X0Y190        IDDR                                         f  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[4].qi/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y190        IDDR (Prop_iddr_C_Q2)        0.179     2.135 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddgen[4].qi/Q2
                         net (fo=1, routed)           1.876     4.011    ddrc/ddrc/ddrc/sdi[data][4]
    SLICE_X47Y118        LUT6 (Prop_lut6_I5_O)        0.070     4.081 r  ddrc/ddrc/ddrc/rbwdata_inferred_i_28/O
                         net (fo=1, routed)           0.193     4.273    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/DIC0
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.823     2.386    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X46Y118        RAMD32                                       r  ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.280     2.105    
                         clock uncertainty            0.223     2.328    
    SLICE_X46Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.472    ddrc/ddrc/rbuf/ramgen[0].r/inf.x0/rfd_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  1.801    





---------------------------------------------------------------------------------------------------
From Clock:  mclkfx
  To Clock:  clk_180temp

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[rasn_pre]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.580ns (25.342%)  route 1.709ns (74.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 9.555 - 3.571 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.724     6.359    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X82Y87         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[rasn_pre]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.456     6.815 r  ddrc/ddrc/ddrc/dr_reg[rasn_pre]/Q
                         net (fo=1, routed)           0.495     7.310    ddrc/ddrc/ddrc/dr_reg[rasn_pre]__0
    SLICE_X82Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.434 r  ddrc/ddrc/ddrc/rasgen_i_1/O
                         net (fo=2, routed)           1.213     8.647    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[rasn]
    OLOGIC_X1Y67         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.581     9.555    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y67         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen/C
                         clock pessimism              0.231     9.787    
                         clock uncertainty           -0.205     9.581    
    OLOGIC_X1Y67         ODDR (Setup_oddr_C_D2)      -0.834     8.747    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[datacas]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.191%)  route 1.818ns (75.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 9.563 - 3.571 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.620     6.254    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X71Y100        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[datacas]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  ddrc/ddrc/ddrc/dr_reg[datacas]/Q
                         net (fo=9, routed)           0.602     7.312    ddrc/ddrc/ddrc/dr_reg[datacas]__0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.436 r  ddrc/ddrc/ddrc/casgen_i_1/O
                         net (fo=2, routed)           1.216     8.652    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[casn]
    OLOGIC_X1Y98         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.589     9.563    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y98         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/C
                         clock pessimism              0.231     9.795    
                         clock uncertainty           -0.205     9.589    
    OLOGIC_X1Y98         ODDR (Setup_oddr_C_D1)      -0.834     8.755    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[rasn_pre]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.580ns (25.404%)  route 1.703ns (74.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 9.555 - 3.571 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.724     6.359    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X82Y87         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[rasn_pre]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.456     6.815 r  ddrc/ddrc/ddrc/dr_reg[rasn_pre]/Q
                         net (fo=1, routed)           0.495     7.310    ddrc/ddrc/ddrc/dr_reg[rasn_pre]__0
    SLICE_X82Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.434 r  ddrc/ddrc/ddrc/rasgen_i_1/O
                         net (fo=2, routed)           1.208     8.642    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[rasn]
    OLOGIC_X1Y67         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.581     9.555    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y67         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen/C
                         clock pessimism              0.231     9.787    
                         clock uncertainty           -0.205     9.581    
    OLOGIC_X1Y67         ODDR (Setup_oddr_C_D1)      -0.834     8.747    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/rasgen
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][9]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.518ns (22.536%)  route 1.781ns (77.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 9.548 - 3.571 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.631     6.266    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y99         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][9]/Q
                         net (fo=3, routed)           1.781     8.564    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[9]
    OLOGIC_X1Y74         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.574     9.548    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y74         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0/C
                         clock pessimism              0.231     9.780    
                         clock uncertainty           -0.205     9.574    
    OLOGIC_X1Y74         ODDR (Setup_oddr_C_D1)      -0.834     8.740    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][4]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[4].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.518ns (22.884%)  route 1.746ns (77.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 9.562 - 3.571 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.619     6.253    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y102        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     6.771 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][4]/Q
                         net (fo=3, routed)           1.746     8.517    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[4]
    OLOGIC_X1Y95         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[4].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.588     9.562    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y95         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[4].da0/C
                         clock pessimism              0.231     9.794    
                         clock uncertainty           -0.205     9.588    
    OLOGIC_X1Y95         ODDR (Setup_oddr_C_D1)      -0.834     8.754    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[4].da0
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[datacas]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.675%)  route 1.679ns (74.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 9.563 - 3.571 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.620     6.254    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X71Y100        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[datacas]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  ddrc/ddrc/ddrc/dr_reg[datacas]/Q
                         net (fo=9, routed)           0.602     7.312    ddrc/ddrc/ddrc/dr_reg[datacas]__0
    SLICE_X71Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.436 r  ddrc/ddrc/ddrc/casgen_i_1/O
                         net (fo=2, routed)           1.077     8.513    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[casn]
    OLOGIC_X1Y98         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.589     9.563    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y98         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen/C
                         clock pessimism              0.231     9.795    
                         clock uncertainty           -0.205     9.589    
    OLOGIC_X1Y98         ODDR (Setup_oddr_C_D2)      -0.834     8.755    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/casgen
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][9]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.518ns (23.825%)  route 1.656ns (76.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 9.548 - 3.571 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.631     6.266    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y99         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][9]/Q
                         net (fo=3, routed)           1.656     8.440    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[9]
    OLOGIC_X1Y74         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.574     9.548    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y74         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0/C
                         clock pessimism              0.231     9.780    
                         clock uncertainty           -0.205     9.574    
    OLOGIC_X1Y74         ODDR (Setup_oddr_C_D2)      -0.834     8.740    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[9].da0
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][2]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.456ns (21.755%)  route 1.640ns (78.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.558 - 3.571 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.710     6.345    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X73Y88         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][2]/Q
                         net (fo=5, routed)           1.640     8.441    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[2]
    OLOGIC_X1Y64         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.584     9.558    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y64         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0/C
                         clock pessimism              0.231     9.790    
                         clock uncertainty           -0.205     9.584    
    OLOGIC_X1Y64         ODDR (Setup_oddr_C_D1)      -0.834     8.750    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][2]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.779%)  route 1.638ns (78.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.558 - 3.571 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.710     6.345    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X73Y88         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDRE (Prop_fdre_C_Q)         0.456     6.801 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][2]/Q
                         net (fo=5, routed)           1.638     8.438    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[2]
    OLOGIC_X1Y64         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.584     9.558    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y64         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0/C
                         clock pessimism              0.231     9.790    
                         clock uncertainty           -0.205     9.584    
    OLOGIC_X1Y64         ODDR (Setup_oddr_C_D2)      -0.834     8.750    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[2].da0
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][11]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[11].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.518ns (23.675%)  route 1.670ns (76.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 9.561 - 3.571 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.619     6.253    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y102        FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     6.771 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][11]/Q
                         net (fo=3, routed)           1.670     8.441    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[11]
    OLOGIC_X1Y90         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[11].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.983 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.164    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.247 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634     7.881    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.972 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538     9.510    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     6.259 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541     9.516    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.266     6.250 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.634     7.884    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.975 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.587     9.561    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y90         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[11].da0/C
                         clock pessimism              0.231     9.793    
                         clock uncertainty           -0.205     9.587    
    OLOGIC_X1Y90         ODDR (Setup_oddr_C_D2)      -0.834     8.753    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[11].da0
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/C
                            (rising edge-triggered cell FDPE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.089%)  route 0.344ns (70.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 5.963 - 3.571 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 8.984 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.560     8.984    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X61Y110        FDPE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDPE (Prop_fdpe_C_Q)         0.141     9.125 r  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/Q
                         net (fo=3, routed)           0.344     9.469    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[qdrive]
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.830     5.963    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
                         clock pessimism             -0.280     5.683    
                         clock uncertainty            0.205     5.888    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.070     5.958    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg
  -------------------------------------------------------------------
                         required time                         -5.958    
                         arrival time                           9.469    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.575ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/C
                            (rising edge-triggered cell FDPE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.872%)  route 0.404ns (74.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 5.963 - 3.571 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 8.984 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.560     8.984    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X61Y110        FDPE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDPE (Prop_fdpe_C_Q)         0.141     9.125 r  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/Q
                         net (fo=3, routed)           0.404     9.529    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[qdrive]
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.830     5.963    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
                         clock pessimism             -0.280     5.683    
                         clock uncertainty            0.205     5.888    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.066     5.954    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg
  -------------------------------------------------------------------
                         required time                         -5.954    
                         arrival time                           9.529    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.580ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][5]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.132%)  route 0.249ns (63.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 5.995 - 3.571 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 9.017 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.593     9.017    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y73         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.141     9.158 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][5]/Q
                         net (fo=3, routed)           0.249     9.407    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[5]
    OLOGIC_X1Y73         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.862     5.995    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y73         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0/C
                         clock pessimism             -0.280     5.715    
                         clock uncertainty            0.205     5.920    
    OLOGIC_X1Y73         ODDR (Hold_oddr_C_D1)       -0.093     5.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0
  -------------------------------------------------------------------
                         required time                         -5.827    
                         arrival time                           9.407    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.591ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_ba][0]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 5.998 - 3.571 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 9.020 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.596     9.020    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y70         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_ba][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141     9.161 r  ddrc/ddrc/ddrc/dr_reg[sdo_ba][0]/Q
                         net (fo=4, routed)           0.260     9.422    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[ba][0]
    OLOGIC_X1Y70         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.865     5.998    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y70         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/C
                         clock pessimism             -0.280     5.718    
                         clock uncertainty            0.205     5.923    
    OLOGIC_X1Y70         ODDR (Hold_oddr_C_D1)       -0.093     5.830    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           9.422    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.151%)  route 0.260ns (64.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 5.996 - 3.571 ) 
    Source Clock Delay      (SCD):    1.876ns = ( 9.019 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.595     9.019    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y72         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     9.160 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][1]/Q
                         net (fo=4, routed)           0.260     9.420    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[1]
    OLOGIC_X1Y72         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.863     5.996    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y72         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0/C
                         clock pessimism             -0.280     5.716    
                         clock uncertainty            0.205     5.921    
    OLOGIC_X1Y72         ODDR (Hold_oddr_C_D2)       -0.093     5.828    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           9.420    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.593ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][10]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.042%)  route 0.261ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 5.998 - 3.571 ) 
    Source Clock Delay      (SCD):    1.878ns = ( 9.021 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.597     9.021    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y69         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     9.162 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][10]/Q
                         net (fo=4, routed)           0.261     9.424    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[10]
    OLOGIC_X1Y69         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.865     5.998    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y69         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/C
                         clock pessimism             -0.280     5.718    
                         clock uncertainty            0.205     5.923    
    OLOGIC_X1Y69         ODDR (Hold_oddr_C_D1)       -0.093     5.830    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           9.424    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][5]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.059%)  route 0.299ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 5.995 - 3.571 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 9.017 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.593     9.017    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y73         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.141     9.158 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][5]/Q
                         net (fo=3, routed)           0.299     9.457    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[5]
    OLOGIC_X1Y73         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.862     5.995    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y73         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0/C
                         clock pessimism             -0.280     5.715    
                         clock uncertainty            0.205     5.920    
    OLOGIC_X1Y73         ODDR (Hold_oddr_C_D2)       -0.093     5.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[5].da0
  -------------------------------------------------------------------
                         required time                         -5.827    
                         arrival time                           9.457    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.641ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_ba][0]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.270%)  route 0.310ns (68.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 5.998 - 3.571 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 9.020 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.596     9.020    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y70         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_ba][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141     9.161 r  ddrc/ddrc/ddrc/dr_reg[sdo_ba][0]/Q
                         net (fo=4, routed)           0.310     9.471    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/sdo[ba][0]
    OLOGIC_X1Y70         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.865     5.998    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y70         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0/C
                         clock pessimism             -0.280     5.718    
                         clock uncertainty            0.205     5.923    
    OLOGIC_X1Y70         ODDR (Hold_oddr_C_D2)       -0.093     5.830    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bagen[0].da0
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           9.471    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][1]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.215%)  route 0.311ns (68.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 5.996 - 3.571 ) 
    Source Clock Delay      (SCD):    1.876ns = ( 9.019 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.595     9.019    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y72         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     9.160 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][1]/Q
                         net (fo=4, routed)           0.311     9.471    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[1]
    OLOGIC_X1Y72         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.863     5.996    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y72         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0/C
                         clock pessimism             -0.280     5.716    
                         clock uncertainty            0.205     5.921    
    OLOGIC_X1Y72         ODDR (Hold_oddr_C_D1)       -0.093     5.828    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[1].da0
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           9.471    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 ddrc/ddrc/ddrc/dr_reg[sdo_address][10]/C
                            (rising edge-triggered cell FDRE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/D2
                            (rising edge-triggered cell ODDR clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Path Group:             clk_180temp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.571ns  (clk_180temp rise@3.571ns - mclkfx rise@7.143ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.198%)  route 0.311ns (68.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 5.998 - 3.571 ) 
    Source Clock Delay      (SCD):    1.878ns = ( 9.021 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     7.392 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.833    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.883 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.397    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.423 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     8.985    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     7.889 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.399    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.425 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.597     9.021    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X89Y69         FDRE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_address][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     9.162 r  ddrc/ddrc/ddrc/dr_reg[sdo_address][10]/Q
                         net (fo=4, routed)           0.311     9.473    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/D[10]
    OLOGIC_X1Y69         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.009 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     4.490    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.543 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     5.103    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.132 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     5.964    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     4.549 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     5.966    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.421     4.545 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.560     5.105    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.134 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.865     5.998    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    OLOGIC_X1Y69         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0/C
                         clock pessimism             -0.280     5.718    
                         clock uncertainty            0.205     5.923    
    OLOGIC_X1Y69         ODDR (Hold_oddr_C_D2)       -0.093     5.830    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dagen[10].da0
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           9.473    
  -------------------------------------------------------------------
                         slack                                  3.643    





---------------------------------------------------------------------------------------------------
From Clock:  clk_180temp
  To Clock:  clk_90ro

Setup :            0  Failing Endpoints,  Worst Slack        1.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.357ns  (clk_90ro rise@8.929ns - clk_180temp rise@3.571ns)
  Data Path Delay:        3.133ns  (logic 0.456ns (14.556%)  route 2.677ns (85.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 14.919 - 8.929 ) 
    Source Clock Delay      (SCD):    6.254ns = ( 9.826 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.053 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     6.306    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.394 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.108    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.204 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     9.863    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     6.405 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     9.870    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     6.396 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.620     9.826    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X68Y101        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    10.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/Q
                         net (fo=1, routed)           2.677    12.958    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsn_0
    OLOGIC_X1Y58         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      8.929     8.929 r  
    E3                                                0.000     8.929 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     8.929    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.340 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    11.521    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.604 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.238    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.329 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    14.867    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251    11.616 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541    14.873    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.266    11.607 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           1.587    14.919    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    OLOGIC_X1Y58         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/C
                         clock pessimism              0.147    15.065    
                         clock uncertainty           -0.181    14.884    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834    14.050    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.357ns  (clk_90ro rise@8.929ns - clk_180temp rise@3.571ns)
  Data Path Delay:        2.345ns  (logic 0.456ns (19.444%)  route 1.889ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 14.913 - 8.929 ) 
    Source Clock Delay      (SCD):    6.253ns = ( 9.825 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.053 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     6.306    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.394 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.108    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.204 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     9.863    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     6.405 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     9.870    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     6.396 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.619     9.825    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X64Y104        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456    10.281 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/Q
                         net (fo=1, routed)           1.889    12.170    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsn_1
    OLOGIC_X1Y82         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      8.929     8.929 r  
    E3                                                0.000     8.929 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     8.929    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.340 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    11.521    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.604 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.238    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.329 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    14.867    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251    11.616 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541    14.873    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.266    11.607 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           1.581    14.913    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    OLOGIC_X1Y82         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/C
                         clock pessimism              0.147    15.059    
                         clock uncertainty           -0.181    14.878    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834    14.044    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/D
                            (rising edge-triggered cell FDRE clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.357ns  (clk_90ro rise@8.929ns - clk_180temp rise@3.571ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.194%)  route 0.490ns (51.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 14.824 - 8.929 ) 
    Source Clock Delay      (SCD):    6.246ns = ( 9.818 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.053 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     6.306    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.394 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.108    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.204 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     9.863    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     6.405 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     9.870    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     6.396 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.612     9.818    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456    10.274 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/Q
                         net (fo=1, routed)           0.490    10.764    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg_1
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      8.929     8.929 r  
    E3                                                0.000     8.929 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     8.929    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.340 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    11.521    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.604 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.238    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.329 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    14.867    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251    11.616 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541    14.873    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.266    11.607 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           1.493    14.824    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C
                         clock pessimism              0.147    14.971    
                         clock uncertainty           -0.181    14.790    
    SLICE_X68Y115        FDRE (Setup_fdre_C_D)       -0.081    14.709    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/D
                            (rising edge-triggered cell FDRE clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.357ns  (clk_90ro rise@8.929ns - clk_180temp rise@3.571ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.770%)  route 0.479ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 14.824 - 8.929 ) 
    Source Clock Delay      (SCD):    6.246ns = ( 9.818 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.053 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     6.306    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.394 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.108    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.204 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     9.863    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     6.405 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.664     9.870    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.474     6.396 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.713     8.110    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.206 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          1.612     9.818    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456    10.274 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/Q
                         net (fo=1, routed)           0.479    10.753    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg_0
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      8.929     8.929 r  
    E3                                                0.000     8.929 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     8.929    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.340 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    11.521    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.604 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    13.238    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.329 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    14.867    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251    11.616 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.541    14.873    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.266    11.607 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    13.241    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.332 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           1.493    14.824    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
                         clock pessimism              0.147    14.971    
                         clock uncertainty           -0.181    14.790    
    SLICE_X68Y115        FDRE (Setup_fdre_C_D)       -0.067    14.723    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/D
                            (rising edge-triggered cell FDRE clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_90ro rise@1.786ns - clk_180temp rise@3.571ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 4.177 - 1.786 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 5.413 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     3.821 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.261    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.311 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     4.825    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.851 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     5.414    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     4.317 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     5.417    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     4.313 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.560     5.413    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     5.554 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen_reg/Q
                         net (fo=1, routed)           0.167     5.721    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg_0
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      1.786     1.786 r  
    E3                                                0.000     1.786 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     1.786    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.223 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.704    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.757 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     3.317    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.346 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     4.179    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     2.763 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     4.181    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.421     2.759 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           0.830     4.177    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen/C
                         clock pessimism             -0.232     3.946    
                         clock uncertainty            0.181     4.127    
    SLICE_X68Y115        FDRE (Hold_fdre_C_D)         0.070     4.197    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].doen
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/D
                            (rising edge-triggered cell FDRE clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_90ro rise@1.786ns - clk_180temp rise@3.571ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 4.177 - 1.786 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 5.413 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     3.821 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.261    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.311 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     4.825    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.851 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     5.414    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     4.317 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     5.417    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     4.313 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.560     5.413    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X67Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     5.554 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen_reg/Q
                         net (fo=1, routed)           0.168     5.722    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddr_dqsoen_reg_1
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      1.786     1.786 r  
    E3                                                0.000     1.786 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     1.786    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.223 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.704    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.757 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     3.317    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.346 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     4.179    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     2.763 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     4.181    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.421     2.759 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           0.830     4.177    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    SLICE_X68Y115        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen/C
                         clock pessimism             -0.232     3.946    
                         clock uncertainty            0.181     4.127    
    SLICE_X68Y115        FDRE (Hold_fdre_C_D)         0.066     4.193    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].doen
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           5.722    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             2.397ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_90ro rise@1.786ns - clk_180temp rise@3.571ns)
  Data Path Delay:        1.051ns  (logic 0.141ns (13.413%)  route 0.910ns (86.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 4.215 - 1.786 ) 
    Source Clock Delay      (SCD):    1.845ns = ( 5.417 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     3.821 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.261    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.311 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     4.825    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.851 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     5.414    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     4.317 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     5.417    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     4.313 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.564     5.417    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X64Y104        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.141     5.558 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].dsqreg/Q
                         net (fo=1, routed)           0.910     6.468    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsn_1
    OLOGIC_X1Y82         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      1.786     1.786 r  
    E3                                                0.000     1.786 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     1.786    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.223 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.704    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.757 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     3.317    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.346 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     4.179    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     2.763 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     4.181    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.421     2.759 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           0.867     4.215    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    OLOGIC_X1Y82         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0/C
                         clock pessimism             -0.232     3.983    
                         clock uncertainty            0.181     4.164    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     4.071    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[1].da0
  -------------------------------------------------------------------
                         required time                         -4.071    
                         arrival time                           6.468    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.732ns  (arrival time - required time)
  Source:                 ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
                            (rising edge-triggered cell FDRE clocked by clk_180temp  {rise@3.571ns fall@7.143ns period=7.143ns})
  Destination:            ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/D1
                            (rising edge-triggered cell ODDR clocked by clk_90ro  {rise@1.786ns fall@5.357ns period=7.143ns})
  Path Group:             clk_90ro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_90ro rise@1.786ns - clk_180temp rise@3.571ns)
  Data Path Delay:        1.390ns  (logic 0.141ns (10.146%)  route 1.249ns (89.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 4.219 - 1.786 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 5.418 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180temp rise edge)
                                                      3.571     3.571 r  
    E3                                                0.000     3.571 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     3.571    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     3.821 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.261    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.311 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     4.825    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.851 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     5.414    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     4.317 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.564     5.417    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.104     4.313 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.514     4.827    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.853 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.bufg3/O
                         net (fo=41, routed)          0.565     5.418    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r
    SLICE_X68Y101        FDRE                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.141     5.559 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].dsqreg/Q
                         net (fo=1, routed)           1.249     6.808    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsn_0
    OLOGIC_X1Y58         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_90ro rise edge)
                                                      1.786     1.786 r  
    E3                                                0.000     1.786 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     1.786    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.223 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.704    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.757 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     3.317    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.346 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     4.179    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     2.763 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.833     4.181    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.421     2.759 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/V7_dll.PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     3.319    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.348 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/bufg2/O
                         net (fo=5, routed)           0.871     4.219    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r
    OLOGIC_X1Y58         ODDR                                         r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0/C
                         clock pessimism             -0.232     3.987    
                         clock uncertainty            0.181     4.168    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     4.075    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dqsgen[0].da0
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           6.808    
  -------------------------------------------------------------------
                         slack                                  2.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_nobuf
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack        7.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[13]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 0.642ns (9.869%)  route 5.863ns (90.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 20.205 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         2.590    12.752    U_LED/led2
    SLICE_X41Y99         FDCE                                         f  U_LED/led_qq_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.519    20.205    U_LED/out
    SLICE_X41Y99         FDCE                                         r  U_LED/led_qq_reg[13]/C
                         clock pessimism              0.232    20.437    
                         clock uncertainty           -0.065    20.373    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405    19.968    U_LED/led_qq_reg[13]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[12]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.642ns (10.642%)  route 5.391ns (89.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         2.117    12.279    U_LED/led2
    SLICE_X33Y98         FDCE                                         f  U_LED/led_qq_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y98         FDCE                                         r  U_LED/led_qq_reg[12]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y98         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[12]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[2]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.642ns (10.642%)  route 5.391ns (89.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         2.117    12.279    U_LED/led2
    SLICE_X33Y98         FDCE                                         f  U_LED/led_qq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y98         FDCE                                         r  U_LED/led_qq_reg[2]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y98         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[2]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[7]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.642ns (10.642%)  route 5.391ns (89.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         2.117    12.279    U_LED/led2
    SLICE_X33Y98         FDCE                                         f  U_LED/led_qq_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y98         FDCE                                         r  U_LED/led_qq_reg[7]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y98         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[7]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[8]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.642ns (10.642%)  route 5.391ns (89.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         2.117    12.279    U_LED/led2
    SLICE_X33Y98         FDCE                                         f  U_LED/led_qq_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y98         FDCE                                         r  U_LED/led_qq_reg[8]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y98         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[8]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.642ns (10.892%)  route 5.252ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         1.979    12.141    U_LED/led2
    SLICE_X33Y97         FDCE                                         f  U_LED/led_qq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y97         FDCE                                         r  U_LED/led_qq_reg[3]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y97         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[3]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[4]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.642ns (10.892%)  route 5.252ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         1.979    12.141    U_LED/led2
    SLICE_X33Y97         FDCE                                         f  U_LED/led_qq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y97         FDCE                                         r  U_LED/led_qq_reg[4]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y97         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[4]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[6]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.642ns (10.892%)  route 5.252ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         1.979    12.141    U_LED/led2
    SLICE_X33Y97         FDCE                                         f  U_LED/led_qq_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X33Y97         FDCE                                         r  U_LED/led_qq_reg[6]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X33Y97         FDCE (Recov_fdce_C_CLR)     -0.405    19.970    U_LED/led_qq_reg[6]
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[15]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.642ns (10.973%)  route 5.208ns (89.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         1.935    12.097    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[15]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X30Y97         FDCE (Recov_fdce_C_CLR)     -0.361    20.014    U_LED/led_qq_reg[15]
  -------------------------------------------------------------------
                         required time                         20.014    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[1]/CLR
                            (recovery check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.642ns (10.973%)  route 5.208ns (89.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 20.207 - 14.286 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.614     6.246    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.518     6.764 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          3.273    10.038    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.124    10.162 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         1.935    12.097    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    14.286    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181    16.878    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.961 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.595    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.686 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.521    20.207    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[1]/C
                         clock pessimism              0.232    20.439    
                         clock uncertainty           -0.065    20.375    
    SLICE_X30Y97         FDCE (Recov_fdce_C_CLR)     -0.361    20.014    U_LED/led_qq_reg[1]
  -------------------------------------------------------------------
                         required time                         20.014    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  7.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[0]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[0]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[10]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[10]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[11]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[11]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[14]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[14]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[15]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[15]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[1]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[1]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[5]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[5]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[9]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.532%)  route 2.240ns (91.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.865     4.289    U_LED/led2
    SLICE_X30Y97         FDCE                                         f  U_LED/led_qq_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X30Y97         FDCE                                         r  U_LED/led_qq_reg[9]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.055    U_LED/led_qq_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.283ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[3]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.209ns (8.450%)  route 2.264ns (91.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.889     4.313    U_LED/led2
    SLICE_X33Y97         FDCE                                         f  U_LED/led_qq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X33Y97         FDCE                                         r  U_LED/led_qq_reg[3]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.030    U_LED/led_qq_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_LED/led_qq_reg[4]/CLR
                            (removal check against rising-edge clock clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.209ns (8.450%)  route 2.264ns (91.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.560     1.839    rst0/async.r_reg[4]_1
    SLICE_X58Y104        FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  rst0/async.rstoutl_reg/Q
                         net (fo=46, routed)          1.375     3.379    rst0/rstoutl
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.045     3.424 f  rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=290, routed)         0.889     4.313    U_LED/led2
    SLICE_X33Y97         FDCE                                         f  U_LED/led_qq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.843     2.403    U_LED/out
    SLICE_X33Y97         FDCE                                         r  U_LED/led_qq_reg[4]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.030    U_LED/led_qq_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  2.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mclkfx
  To Clock:  mclkfx

Setup :            0  Failing Endpoints,  Worst Slack        2.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 ddrc/ddr_rst_gen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[cfg][cke]/CLR
                            (recovery check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.580ns (12.822%)  route 3.944ns (87.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 13.144 - 7.143 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.618     6.252    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.456     6.708 r  ddrc/ddr_rst_gen_reg[1]/Q
                         net (fo=4, routed)           0.670     7.378    ddrc/ddrc/ddrc/Q[0]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     7.502 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         3.273    10.776    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X83Y100        FDCE                                         f  ddrc/ddrc/ddrc/dr_reg[cfg][cke]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.598    13.144    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X83Y100        FDCE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cke]/C
                         clock pessimism              0.309    13.453    
                         clock uncertainty           -0.082    13.371    
    SLICE_X83Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.966    ddrc/ddrc/ddrc/dr_reg[cfg][cke]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 ddrc/ddr_rst_gen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/PRE
                            (recovery check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.580ns (26.472%)  route 1.611ns (73.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 13.040 - 7.143 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.618     6.252    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.456     6.708 r  ddrc/ddr_rst_gen_reg[1]/Q
                         net (fo=4, routed)           0.670     7.378    ddrc/ddrc/ddrc/Q[0]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     7.502 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         0.941     8.443    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X61Y110        FDPE                                         f  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.494    13.040    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X61Y110        FDPE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/C
                         clock pessimism              0.309    13.349    
                         clock uncertainty           -0.082    13.267    
    SLICE_X61Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    12.908    ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 ddrc/ddr_rst_gen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_odt]/CLR
                            (recovery check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.947%)  route 1.357ns (70.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 13.044 - 7.143 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.618     6.252    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.456     6.708 r  ddrc/ddr_rst_gen_reg[1]/Q
                         net (fo=4, routed)           0.670     7.378    ddrc/ddrc/ddrc/Q[0]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     7.502 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         0.687     8.189    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X62Y106        FDCE                                         f  ddrc/ddrc/ddrc/dr_reg[sdo_odt]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.498    13.044    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y106        FDCE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_odt]/C
                         clock pessimism              0.309    13.353    
                         clock uncertainty           -0.082    13.271    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.319    12.952    ddrc/ddrc/ddrc/dr_reg[sdo_odt]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 ddrc/ddr_rst_gen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]/PRE
                            (recovery check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (mclkfx rise@7.143ns - mclkfx rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.580ns (32.694%)  route 1.194ns (67.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 13.045 - 7.143 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.659     6.292    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.458     2.834 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.704     4.538    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.634 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.618     6.252    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.456     6.708 r  ddrc/ddr_rst_gen_reg[1]/Q
                         net (fo=4, routed)           0.670     7.378    ddrc/ddrc/ddrc/Q[0]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     7.502 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         0.524     8.026    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X64Y105        FDPE                                         f  ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     7.143     7.143 r  
    E3                                                0.000     7.143 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     7.143    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     9.735    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.818 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    11.452    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.543 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        1.538    13.081    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.251     9.830 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.625    11.455    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.546 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         1.499    13.045    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X64Y105        FDPE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]/C
                         clock pessimism              0.326    13.371    
                         clock uncertainty           -0.082    13.289    
    SLICE_X64Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    12.930    ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  4.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 ddrc/ddr_rst_gen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]/PRE
                            (removal check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.775%)  route 0.439ns (70.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.563     1.844    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  ddrc/ddr_rst_gen_reg[2]/Q
                         net (fo=4, routed)           0.233     2.218    ddrc/ddrc/ddrc/Q[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.263 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         0.206     2.469    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X64Y105        FDPE                                         f  ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.836     2.398    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X64Y105        FDPE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]/C
                         clock pessimism             -0.536     1.861    
    SLICE_X64Y105        FDPE (Remov_fdpe_C_PRE)     -0.095     1.766    ddrc/ddrc/ddrc/dr_reg[sdo_bdrive]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 ddrc/ddr_rst_gen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_odt]/CLR
                            (removal check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.442%)  route 0.517ns (73.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.563     1.844    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  ddrc/ddr_rst_gen_reg[2]/Q
                         net (fo=4, routed)           0.233     2.218    ddrc/ddrc/ddrc/Q[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.263 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         0.285     2.548    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X62Y106        FDCE                                         f  ddrc/ddrc/ddrc/dr_reg[sdo_odt]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.834     2.397    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X62Y106        FDCE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_odt]/C
                         clock pessimism             -0.514     1.882    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.815    ddrc/ddrc/ddrc/dr_reg[sdo_odt]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 ddrc/ddr_rst_gen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/PRE
                            (removal check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.687%)  route 0.672ns (78.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.563     1.844    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  ddrc/ddr_rst_gen_reg[2]/Q
                         net (fo=4, routed)           0.233     2.218    ddrc/ddrc/ddrc/Q[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.263 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         0.439     2.702    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X61Y110        FDPE                                         f  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.831     2.393    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X61Y110        FDPE                                         r  ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]/C
                         clock pessimism             -0.514     1.878    
    SLICE_X61Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     1.783    ddrc/ddrc/ddrc/dr_reg[sdo_qdrive]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 ddrc/ddr_rst_gen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            ddrc/ddrc/ddrc/dr_reg[cfg][cke]/CLR
                            (removal check against rising-edge clock mclkfx  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclkfx rise@0.000ns - mclkfx rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.186ns (9.221%)  route 1.831ns (90.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.563     1.842    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097     0.746 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.256    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.563     1.844    ddrc/ddgen[15].dinq1
    SLICE_X64Y107        FDCE                                         r  ddrc/ddr_rst_gen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  ddrc/ddr_rst_gen_reg[2]/Q
                         net (fo=4, routed)           0.233     2.218    ddrc/ddrc/ddrc/Q[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.263 f  ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1/O
                         net (fo=155, routed)         1.598     3.862    ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0
    SLICE_X83Y100        FDCE                                         f  ddrc/ddrc/ddrc/dr_reg[cfg][cke]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclkfx rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clkgen0/xc7l.v/sys_clk_i_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3126, routed)        0.833     2.393    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.dll0rst_reg[0]_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415     0.978 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.V7_ddrdll.PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.533    ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.562 r  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clkscale.bufg0/O
                         net (fo=495, routed)         0.874     2.437    ddrc/ddrc/ddrc/dr_reg[cfg][cal_inc][0]_0
    SLICE_X83Y100        FDCE                                         r  ddrc/ddrc/ddrc/dr_reg[cfg][cke]/C
                         clock pessimism             -0.514     1.922    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.830    ddrc/ddrc/ddrc/dr_reg[cfg][cke]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  2.031    





