test_vsrh_1_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_2_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_3_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_4_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_5_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_6_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_7_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_8_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_9_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_10_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_11_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_12_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_13_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_14_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_15_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_16_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_17_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_18_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_19_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_20_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_21_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_22_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_23_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_24_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_25_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_26_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrh_27_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsrh_28_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_29_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_30_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_31_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrh_32_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_33_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_34_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_35_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_36_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_37_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrh_38_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrh_39_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_40_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrh_41_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrh_42_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrh_43_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_44_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_45_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_46_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_47_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_48_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsrh_49_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000001]

test_vsrh_50_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_51_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrh_52_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00007FFF, FFFF0000, 00000000, FFFF0000]

test_vsrh_53_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00001FFF, 07FF0000, 00000000, 00070000]

test_vsrh_54_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000007, 00070000, 00000000, 00070000]

test_vsrh_55_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00001FFF, 07FF0000, 00000000, 00070000]

test_vsrh_56_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, 00010000]

test_vsrh_57_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000FFF, 0FFF0000, 00000000, 0FFF0000]

test_vsrh_58_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [000001FF, 01FF0000, 00000000, 01FF0000]

test_vsrh_59_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [000000FF, 00FF0000, 00000000, 00FF0000]

test_vsrh_60_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00003FFF, 3FFF0000, 00000000, 3FFF0000]

test_vsrh_61_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [000000FF, 07FF0000, 00000000, 03FF0000]

test_vsrh_62_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, 1FFF0000]

test_vsrh_63_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrh_64_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00001FFF, 07FF0000, 00000000, 00070000]

test_vsrh_65_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [0000FFFF, 00010000, 00000000, 00010000]

test_vsrh_66_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, 1FFF0000]

test_vsrh_67_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrh_68_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000007, 00070000, 00000000, 7FFF0000]

test_vsrh_69_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [0000001F, 00070000, 00000000, 07FF0000]

test_vsrh_70_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000003, 00030000, 00000000, 00030000]

test_vsrh_71_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000007, 00030000, 00000000, 3FFF0000]

test_vsrh_72_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000003, 3FFF0000, 00000000, 1FFF0000]

test_vsrh_73_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00007FFF, FFFF0000, 00000000, FFFF0000]

test_vsrh_74_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, 7FFF0000]

test_vsrh_75_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00010000, 00000000, 00010000]

test_vsrh_76_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsrh_77_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00010101, 04050303, 08090505, 0C0D0707]

test_vsrh_78_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00010000, 00000607, 08090A0B, 00000E0F]

test_vsrh_79_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_80_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000040, 0020000C, 00040001, 00000000]

test_vsrh_81_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000203, 04050607, 08090000, 00000000]

test_vsrh_82_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000020, 00400060, 008000A0, 00C000E0]

test_vsrh_83_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000004, 0008000C, 00100014, 0018001C]

test_vsrh_84_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000002, 00040006, 0008000A, 000C000E]

test_vsrh_85_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000080, 01010181, 02020282, 03030383]

test_vsrh_86_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000002, 00200303, 020200A0, 0030000E]

test_vsrh_87_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00010203, 04050607, 00000000, 018101C1]

test_vsrh_88_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsrh_89_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010040, 0020000C, 08090001, 00000000]

test_vsrh_90_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000203, 00000607, 00000000, 00000000]

test_vsrh_91_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00010203, 04050607, 00000000, 018101C1]

test_vsrh_92_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsrh_93_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 060601C1]

test_vsrh_94_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 04040141, 0060001C]

test_vsrh_95_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_96_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 08090505, 030301C1]

test_vsrh_97_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 01010303, 00000000, 01810383]

test_vsrh_98_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000101, 04050000, 00000000, 0C0D0E0F]

test_vsrh_99_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000203, 04050000, 00000000, 06060E0F]

test_vsrh_100_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_101_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrh_102_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [000D0006, 000D0006, 000D0006, 000D0006]

test_vsrh_103_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [000D0000, 0000000D, 000D000D, 0000000D]

test_vsrh_104_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00060001, 00000000, 00000000, 00000000]

test_vsrh_105_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00060001, 00000000, 00000000, 00000000]

test_vsrh_106_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0000000D, 000D000D, 000D0000, 00000000]

test_vsrh_107_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_108_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_109_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_110_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00030003, 00030003, 00030003, 00030003]

test_vsrh_111_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000006, 00030000, 00000000]

test_vsrh_112_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000000, 00010001]

test_vsrh_113_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrh_114_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [000D0001, 00000000, 000D0000, 00000000]

test_vsrh_115_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [0000000D, 0000000D, 00000000, 00000000]

test_vsrh_116_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000000, 00010001]

test_vsrh_117_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrh_118_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00060001]

test_vsrh_119_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00060001, 00000000]

test_vsrh_120_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_121_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 000D0006, 00030001]

test_vsrh_122_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00030006, 00000000, 00010003]

test_vsrh_123_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000006, 000D0000, 00000000, 000D000D]

test_vsrh_124_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000000D, 000D0000, 00000000, 0006000D]

test_vsrh_125_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_126_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsrh_127_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00111119, 4455333B, 8899555D, CCDD777F]

test_vsrh_128_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00110000, 00006677, 8899AABB, 0001EEFF]

test_vsrh_129_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00080446, 022200CC, 00440015, 00060001]

test_vsrh_130_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00020003, 00040005, 00060007]

test_vsrh_131_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00002233, 44556677, 88990001, 00010001]

test_vsrh_132_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00010223, 04450667, 08890AAB, 0CCD0EEF]

test_vsrh_133_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000044, 008800CC, 01110155, 019901DD]

test_vsrh_134_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000022, 00440066, 008800AA, 00CC00EE]

test_vsrh_135_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0004088C, 1115199D, 22262AAE, 33373BBF]

test_vsrh_136_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00010022, 0222333B, 22260AAB, 033300EE]

test_vsrh_137_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00080005, 199B1DDF]

test_vsrh_138_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsrh_139_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00110446, 022200CC, 88990015, 00060001]

test_vsrh_140_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00002233, 00006677, 00010001, 00010001]

test_vsrh_141_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00080005, 199B1DDF]

test_vsrh_142_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsrh_143_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00020003, 00040005, 666E1DDF]

test_vsrh_144_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000004, 00020000, 444C1557, 066601DD]

test_vsrh_145_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00010001, 00020002, 00030003]

test_vsrh_146_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00010000, 8899555D, 33371DDF]

test_vsrh_147_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 1115333B, 00080005, 199B3BBF]

test_vsrh_148_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00001119, 44550000, 00010001, CCDDEEFF]

test_vsrh_149_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00002233, 44550000, 00020001, 666EEEFF]

test_vsrh_150_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00010001, 00010001]

test_vsrh_151_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrh_152_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00FF7F80, 00007F80, FF00007F, FFFF007F]

test_vsrh_153_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00FF0001, 0000FF00, FF0000FF, 000100FF]

test_vsrh_154_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [007F1FE0, 000001FE, 007F0000, 00070000]

test_vsrh_155_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000007, 00000007, 00070000, 00070000]

test_vsrh_156_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [007F1FE0, 000001FE, 007F0000, 00070000]

test_vsrh_157_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [000F0FF0, 00000FF0, 0FF0000F, 0FFF000F]

test_vsrh_158_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [000101FE, 000001FE, 01FE0001, 01FF0001]

test_vsrh_159_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [000000FF, 000000FF, 00FF0000, 00FF0000]

test_vsrh_160_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [003F3FC0, 00003FC0, 3FC0003F, 3FFF003F]

test_vsrh_161_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [000F00FF, 00007F80, 3FC0000F, 03FF0000]

test_vsrh_162_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 000F0000, 1FFF001F]

test_vsrh_163_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrh_164_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00FF1FE0, 000001FE, FF000000, 00070000]

test_vsrh_165_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [0000FF00, 0000FF00, 00010000, 00010000]

test_vsrh_166_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 000F0000, 1FFF001F]

test_vsrh_167_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrh_168_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000007, 00000007, 00070000, 7FFF001F]

test_vsrh_169_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [0000001F, 00000001, 7F80001F, 07FF0001]

test_vsrh_170_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000003, 00000003, 00030000, 00030000]

test_vsrh_171_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000007, 00000001, FF00007F, 3FFF001F]

test_vsrh_172_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000003, 00007F80, 000F0000, 1FFF003F]

test_vsrh_173_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00007F80, 00000001, 00010000, FFFF00FF]

test_vsrh_174_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000FF00, 00000001, 00030000, 7FFF00FF]

test_vsrh_175_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00010000, 00010000]

test_vsrh_176_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsrh_177_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [04040202, 04040202, 04040202, 04040202]

test_vsrh_178_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [04040000, 00000404, 04040404, 00000404]

test_vsrh_179_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [02020080, 00200008, 00020000, 00000000]

test_vsrh_180_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_181_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [02020080, 00200008, 00020000, 00000000]

test_vsrh_182_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000404, 04040404, 04040000, 00000000]

test_vsrh_183_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00080008, 00080008, 00080008, 00080008]

test_vsrh_184_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00040004, 00040004, 00040004, 00040004]

test_vsrh_185_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [01010101, 01010101, 01010101, 01010101]

test_vsrh_186_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00400004, 00200202, 01010040, 00100004]

test_vsrh_187_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [04040404, 04040404, 00000000, 00800080]

test_vsrh_188_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsrh_189_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [04040080, 00200008, 04040000, 00000000]

test_vsrh_190_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00040404, 00000404, 00000000, 00000000]

test_vsrh_191_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [04040404, 04040404, 00000000, 00800080]

test_vsrh_192_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsrh_193_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 02020080]

test_vsrh_194_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00020000, 00000000, 02020080, 00200008]

test_vsrh_195_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_196_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 04040202, 01010080]

test_vsrh_197_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 01010202, 00000000, 00800101]

test_vsrh_198_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000202, 04040000, 00000000, 04040404]

test_vsrh_199_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000404, 04040000, 00000000, 02020404]

test_vsrh_200_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_201_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsrh_202_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [07070383, 07070383, 07070383, 07070383]

test_vsrh_203_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [07070000, 00000707, 07070707, 00000707]

test_vsrh_204_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [038300E0, 0038000E, 00030000, 00000000]

test_vsrh_205_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_206_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [038300E0, 0038000E, 00030000, 00000000]

test_vsrh_207_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000707, 07070707, 07070000, 00000000]

test_vsrh_208_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00700070, 00700070, 00700070, 00700070]

test_vsrh_209_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00070007, 00070007]

test_vsrh_210_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [01C101C1, 01C101C1, 01C101C1, 01C101C1]

test_vsrh_211_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00700007, 00380383, 01C10070, 001C0007]

test_vsrh_212_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [07070707, 07070707, 00000000, 00E000E0]

test_vsrh_213_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsrh_214_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [070700E0, 0038000E, 07070000, 00000000]

test_vsrh_215_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00070707, 00000707, 00000000, 00000000]

test_vsrh_216_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [07070707, 07070707, 00000000, 00E000E0]

test_vsrh_217_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsrh_218_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 038300E0]

test_vsrh_219_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00030000, 00000000, 038300E0, 0038000E]

test_vsrh_220_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_221_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 07070383, 01C100E0]

test_vsrh_222_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 01C10383, 00000000, 00E001C1]

test_vsrh_223_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000383, 07070000, 00000000, 07070707]

test_vsrh_224_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000707, 07070000, 00000000, 03830707]

test_vsrh_225_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_226_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsrh_227_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [08080404, 08080404, 08080404, 08080404]

test_vsrh_228_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [08080000, 00000808, 08080808, 00000808]

test_vsrh_229_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [04040101, 00400010, 00040001, 00000000]

test_vsrh_230_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_231_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [04040101, 00400010, 00040001, 00000000]

test_vsrh_232_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000808, 08080808, 08080000, 00000000]

test_vsrh_233_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00800080, 00800080, 00800080, 00800080]

test_vsrh_234_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00100010, 00100010, 00100010, 00100010]

test_vsrh_235_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [02020202, 02020202, 02020202, 02020202]

test_vsrh_236_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00800008, 00400404, 02020080, 00200008]

test_vsrh_237_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [08080808, 08080808, 00000000, 01010101]

test_vsrh_238_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsrh_239_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [08080101, 00400010, 08080001, 00000000]

test_vsrh_240_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00080808, 00000808, 00000000, 00000000]

test_vsrh_241_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [08080808, 08080808, 00000000, 01010101]

test_vsrh_242_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsrh_243_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 04040101]

test_vsrh_244_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00040001, 00000000, 04040101, 00400010]

test_vsrh_245_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_246_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 08080404, 02020101]

test_vsrh_247_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 02020404, 00000000, 01010202]

test_vsrh_248_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000404, 08080000, 00000000, 08080808]

test_vsrh_249_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000808, 08080000, 00000000, 04040808]

test_vsrh_250_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_251_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsrh_252_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [12120909, 12120909, 12120909, 12120909]

test_vsrh_253_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [12120000, 00001212, 12121212, 00001212]

test_vsrh_254_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [09090242, 00900024, 00090002, 00000000]

test_vsrh_255_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_256_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [09090242, 00900024, 00090002, 00000000]

test_vsrh_257_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00001212, 12121212, 12120000, 00000000]

test_vsrh_258_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [01210121, 01210121, 01210121, 01210121]

test_vsrh_259_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00240024, 00240024, 00240024, 00240024]

test_vsrh_260_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00120012, 00120012, 00120012, 00120012]

test_vsrh_261_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [01210012, 00900909, 04840121, 00480012]

test_vsrh_262_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [12121212, 12121212, 00010000, 02420242]

test_vsrh_263_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsrh_264_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [12120242, 00900024, 12120002, 00000000]

test_vsrh_265_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00121212, 00001212, 00000000, 00000000]

test_vsrh_266_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [12121212, 12121212, 00010000, 02420242]

test_vsrh_267_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsrh_268_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 09090242]

test_vsrh_269_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00090002, 00000000, 09090242, 00900024]

test_vsrh_270_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_271_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00010000, 00000000, 12120909, 04840242]

test_vsrh_272_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 04840909, 00010000, 02420484]

test_vsrh_273_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000909, 12120000, 00000000, 12121212]

test_vsrh_274_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00001212, 12120000, 00000000, 09091212]

test_vsrh_275_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_276_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsrh_277_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [12342B3C, 87652190, 112219A2, 55663BC4]

test_vsrh_278_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [12340000, 00014321, 11223344, 00007788]

test_vsrh_279_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [091A0ACF, 043B0086, 00080006, 00020000]

test_vsrh_280_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000002, 00040002, 00000001, 00020003]

test_vsrh_281_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [091A0ACF, 043B0086, 00080006, 00020000]

test_vsrh_282_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00005678, 87654321, 11220000, 00000000]

test_vsrh_283_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [01230567, 08760432, 01120334, 05560778]

test_vsrh_284_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [002400AC, 010E0086, 00220066, 00AA00EF]

test_vsrh_285_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00120056, 00870043, 00110033, 00550077]

test_vsrh_286_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [048D159E, 21D910C8, 04480CD1, 15591DE2]

test_vsrh_287_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [12345678, 87654321, 00010001, 0AAC0EF1]

test_vsrh_288_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsrh_289_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [12340ACF, 043B0086, 11220006, 00020000]

test_vsrh_290_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00125678, 00014321, 00000000, 00000000]

test_vsrh_291_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [12345678, 87654321, 00010001, 0AAC0EF1]

test_vsrh_292_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsrh_293_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000002, 00040002, 00000001, 2AB30EF1]

test_vsrh_294_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [0009000A, 00040000, 08910668, 02AB00EF]

test_vsrh_295_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00020001, 00000000, 00010001]

test_vsrh_296_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00010002, 00020000, 112219A2, 15590EF1]

test_vsrh_297_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, 21D92190, 00010001, 0AAC1DE2]

test_vsrh_298_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00002B3C, 87650000, 00000000, 55667788]

test_vsrh_299_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00005678, 87650000, 00000000, 2AB37788]

test_vsrh_300_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00010000, 00000000, 00000000]

test_vsrh_301_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsrh_302_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8C6666, 3FF31999]

test_vsrh_303_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [3F800000, 00000000, 3F8CCCCD, 00003333]

test_vsrh_304_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [1FC00000, 01FE0000, 001F0019, 00010000]

test_vsrh_305_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00010000, 00010000, 00010006, 00010001]

test_vsrh_306_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [1FC00000, 01FE0000, 001F0019, 00010000]

test_vsrh_307_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 3FC00000, 3F8C0001, 00000000]

test_vsrh_308_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [03F80000, 03FC0000, 03F80CCC, 03FF0333]

test_vsrh_309_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [007F0000, 007F0000, 007F0199, 007F0066]

test_vsrh_310_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [003F0000, 003F0000, 003F00CC, 003F0033]

test_vsrh_311_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0FE00000, 0FF00000, 0FE33333, 0FFC0CCC]

test_vsrh_312_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [03F80000, 01FE0000, 0FE30CCC, 00FF0033]

test_vsrh_313_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsrh_314_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [3F800000, 01FE0000, 3F8C0019, 00010000]

test_vsrh_315_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [003F0000, 00000000, 00000001, 00000000]

test_vsrh_316_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 00030006, 07FE0666]

test_vsrh_317_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsrh_318_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00010000, 00010000, 00010006, 1FF90666]

test_vsrh_319_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [001F0000, 00010000, 1FC61999, 01FF0066]

test_vsrh_320_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000003, 00000000]

test_vsrh_321_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00030000, 00000000, 3F8C6666, 0FFC0666]

test_vsrh_322_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00010000, 0FF00000, 00030006, 07FE0CCC]

test_vsrh_323_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 3FC00000, 00000001, 3FF33333]

test_vsrh_324_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 3FC00000, 00000001, 1FF93333]

test_vsrh_325_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsrh_326_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsrh_327_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsrh_328_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [41200000, 00010000, 41700000, 00010000]

test_vsrh_329_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [20900000, 06090000, 00200000, 00060000]

test_vsrh_330_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00020000, 00060000, 00020000, 00060000]

test_vsrh_331_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [20900000, 06090000, 00200000, 00060000]

test_vsrh_332_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, C1200000, 41700000, 00010000]

test_vsrh_333_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04120000, 0C120000, 04170000, 0C170000]

test_vsrh_334_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00820000, 01820000, 00820000, 01820000]

test_vsrh_335_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00410000, 00C10000, 00410000, 00C10000]

test_vsrh_336_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [10480000, 30480000, 105C0000, 305C0000]

test_vsrh_337_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [04120000, 06090000, 105C0000, 03050000]

test_vsrh_338_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [41200000, C1200000, 00040000, 182E0000]

test_vsrh_339_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [41200000, 06090000, 41700000, 00060000]

test_vsrh_340_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00410000, 00010000, 00000000, 00010000]

test_vsrh_341_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [41200000, C1200000, 00040000, 182E0000]

test_vsrh_342_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsrh_343_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00020000, 00060000, 00020000, 60B80000]

test_vsrh_344_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00200000, 00060000, 20B80000, 060B0000]

test_vsrh_345_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00010000, 00030000, 00010000, 00030000]

test_vsrh_346_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00040000, 00030000, 41700000, 305C0000]

test_vsrh_347_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00020000, 30480000, 00040000, 182E0000]

test_vsrh_348_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, C1200000, 00000000, C1700000]

test_vsrh_349_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, C1200000, 00010000, 60B80000]

test_vsrh_350_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00010000, 00000000, 00010000]

test_vsrh_351_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsrh_352_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [7F800101, 04050303, 7F800505, 0C0D0707]

test_vsrh_353_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [7F800000, 00000607, 7F800A0B, 00000E0F]

test_vsrh_354_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [3FC00040, 0020000C, 003F0001, 00000000]

test_vsrh_355_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00030000, 00000000, 00030000, 00000000]

test_vsrh_356_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [3FC00040, 0020000C, 003F0001, 00000000]

test_vsrh_357_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000203, 04050607, 7F800000, 00000000]

test_vsrh_358_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [07F80020, 00400060, 07F800A0, 00C000E0]

test_vsrh_359_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00FF0004, 0008000C, 00FF0014, 0018001C]

test_vsrh_360_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [007F0002, 00040006, 007F000A, 000C000E]

test_vsrh_361_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [1FE00080, 01010181, 1FE00282, 03030383]

test_vsrh_362_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [07F80002, 00200303, 1FE000A0, 0030000E]

test_vsrh_363_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 00070000, 018101C1]

test_vsrh_364_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsrh_365_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [007F0203, 00000607, 00000000, 00000000]

test_vsrh_366_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 00070000, 018101C1]

test_vsrh_367_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsrh_368_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00030000, 00000000, 00030000, 060601C1]

test_vsrh_369_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [003F0000, 00000000, 3FC00141, 0060001C]

test_vsrh_370_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00010000, 00000000, 00010000, 00000000]

test_vsrh_371_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00070000, 00000000, 7F800505, 030301C1]

test_vsrh_372_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00030000, 01010303, 00070000, 01810383]

test_vsrh_373_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000101, 04050000, 00000000, 0C0D0E0F]

test_vsrh_374_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000203, 04050000, 00010000, 06060E0F]

test_vsrh_375_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrh_376_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsrh_377_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [80080808, 808F0000, 7FFF7FFF, 8FFF7FFF]

test_vsrh_378_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [80080000, 00010000, 7FFFFFFF, 0001FFFF]

test_vsrh_379_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [40040202, 04040000, 003F001F, 00040001]

test_vsrh_380_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00040000, 00040000, 00030007, 00040007]

test_vsrh_381_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [40040202, 04040000, 003F001F, 00040001]

test_vsrh_382_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00011010, 808F0000, 7FFF0001, 00010001]

test_vsrh_383_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [08000101, 08080000, 07FF0FFF, 08FF0FFF]

test_vsrh_384_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01000020, 01010000, 00FF01FF, 011F01FF]

test_vsrh_385_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00800010, 00800000, 007F00FF, 008F00FF]

test_vsrh_386_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [20020404, 20230000, 1FFF3FFF, 23FF3FFF]

test_vsrh_387_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [08000010, 04040000, 1FFF0FFF, 023F00FF]

test_vsrh_388_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 00070007, 11FF1FFF]

test_vsrh_389_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsrh_390_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [80080202, 04040000, 7FFF001F, 00040001]

test_vsrh_391_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 00070007, 11FF1FFF]

test_vsrh_392_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsrh_393_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00040000, 00040000, 00030007, 47FF1FFF]

test_vsrh_394_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00400002, 00040000, 3FFF1FFF, 047F01FF]

test_vsrh_395_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00020000, 00020000, 00010003, 00020003]

test_vsrh_396_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00080000, 00020000, 7FFF7FFF, 23FF1FFF]

test_vsrh_397_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00040000, 20230000, 00070007, 11FF3FFF]

test_vsrh_398_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00010808, 808F0000, 00000001, 8FFFFFFF]

test_vsrh_399_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00011010, 808F0000, 00010001, 47FFFFFF]

test_vsrh_400_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010000, 00010000, 00000001, 00010001]

test_vsrh_401_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsrh_402_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8C6666, BFF31999]

test_vsrh_403_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [BF800000, 00010000, BF8CCCCD, 00013333]

test_vsrh_404_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [5FC00000, 05FE0000, 005F0019, 00050000]

test_vsrh_405_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00050000, 00050000, 00050006, 00050001]

test_vsrh_406_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [5FC00000, 05FE0000, 005F0019, 00050000]

test_vsrh_407_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00010000, BFC00000, BF8C0001, 00010000]

test_vsrh_408_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0BF80000, 0BFC0000, 0BF80CCC, 0BFF0333]

test_vsrh_409_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [017F0000, 017F0000, 017F0199, 017F0066]

test_vsrh_410_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00BF0000, 00BF0000, 00BF00CC, 00BF0033]

test_vsrh_411_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [2FE00000, 2FF00000, 2FE33333, 2FFC0CCC]

test_vsrh_412_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0BF80000, 05FE0000, 2FE30CCC, 02FF0033]

test_vsrh_413_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, 000B0006, 17FE0666]

test_vsrh_414_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsrh_415_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [BF800000, 05FE0000, BF8C0019, 00050000]

test_vsrh_416_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00BF0000, 00010000, 00010001, 00010000]

test_vsrh_417_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsrh_418_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00050000, 00050000, 00050006, 5FF90666]

test_vsrh_419_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [005F0000, 00050000, 5FC61999, 05FF0066]

test_vsrh_420_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00020000, 00020000, 00020003, 00020000]

test_vsrh_421_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000B0000, 00020000, BF8C6666, 2FFC0666]

test_vsrh_422_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00050000, 2FF00000, 000B0006, 17FE0CCC]

test_vsrh_423_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00010000, BFC00000, 00010001, BFF33333]

test_vsrh_424_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00010000, BFC00000, 00020001, 5FF93333]

test_vsrh_425_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010000, 00010000, 00010001, 00010000]

test_vsrh_426_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsrh_427_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsrh_428_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [C1200000, 00000000, C1A00000, 00000000]

test_vsrh_429_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [60900000, 020D0000, 00600000, 00020000]

test_vsrh_430_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00060000, 00020000, 00060000, 00020000]

test_vsrh_431_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [60900000, 020D0000, 00600000, 00020000]

test_vsrh_432_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00010000, 41A00000, C1A00000, 00000000]

test_vsrh_433_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0C120000, 041A0000, 0C1A0000, 041F0000]

test_vsrh_434_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01820000, 00830000, 01830000, 00830000]

test_vsrh_435_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00C10000, 00410000, 00C10000, 00410000]

test_vsrh_436_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [30480000, 10680000, 30680000, 107C0000]

test_vsrh_437_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0C120000, 020D0000, 30680000, 01070000]

test_vsrh_438_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, 000C0000, 083E0000]

test_vsrh_439_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsrh_440_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [C1200000, 020D0000, C1A00000, 00020000]

test_vsrh_441_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00C10000, 00000000, 00010000, 00000000]

test_vsrh_442_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, 000C0000, 083E0000]

test_vsrh_443_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00060000, 00020000, 00060000, 20F80000]

test_vsrh_444_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00600000, 00020000, 60D00000, 020F0000]

test_vsrh_445_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030000, 00010000, 00030000, 00010000]

test_vsrh_446_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000C0000, 00010000, C1A00000, 107C0000]

test_vsrh_447_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00060000, 10680000, 000C0000, 083E0000]

test_vsrh_448_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00010000, 41A00000, 00010000, 41F00000]

test_vsrh_449_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00010000, 41A00000, 00030000, 20F80000]

test_vsrh_450_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010000, 00000000, 00010000, 00000000]

test_vsrh_451_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsrh_452_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [CDCD66E6, CDCD66E6, CDCD66E6, 04010101]

test_vsrh_453_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [CDCD0001, 0001CDCD, CDCDCDCD, 00000203]

test_vsrh_454_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [66E619B9, 066E019B, 00660019, 00000000]

test_vsrh_455_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00060006, 00060006, 00060006, 00000000]

test_vsrh_456_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [66E619B9, 066E019B, 00660019, 00000000]

test_vsrh_457_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001CDCD, CDCDCDCD, CDCD0001, 00000000]

test_vsrh_458_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0CDC0CDC, 0CDC0CDC, 0CDC0CDC, 00400020]

test_vsrh_459_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [019B019B, 019B019B, 019B019B, 00080004]

test_vsrh_460_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00CD00CD, 00CD00CD, 00CD00CD, 00040002]

test_vsrh_461_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [33733373, 33733373, 33733373, 01000080]

test_vsrh_462_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0CDC00CD, 066E66E6, 33730CDC, 00100002]

test_vsrh_463_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, 000C0006, 00800040]

test_vsrh_464_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsrh_465_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [CDCD19B9, 066E019B, CDCD0019, 00000000]

test_vsrh_466_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00CDCDCD, 0001CDCD, 00010001, 00000000]

test_vsrh_467_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, 000C0006, 00800040]

test_vsrh_468_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsrh_469_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00660019, 00060001, 66E619B9, 00200004]

test_vsrh_470_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030003, 00030003, 00030003, 00000000]

test_vsrh_471_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000C0006, 00030001, CDCD66E6, 01000040]

test_vsrh_472_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00060003, 337366E6, 000C0006, 00800080]

test_vsrh_473_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [000166E6, CDCD0001, 00010001, 04010203]

test_vsrh_474_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0001CDCD, CDCD0001, 00030001, 02000203]

test_vsrh_475_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010001, 00010001, 00010001, 00000000]

test_vsrh_476_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsrh_477_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [F8F97D7D, FCFD7F7F, 00010101, 04050303]

test_vsrh_478_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [F8F90001, 0001FEFF, 00010203, 00000607]

test_vsrh_479_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7C7C1F5F, 07E701FD, 00000000, 00000000]

test_vsrh_480_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00000000, 00000000]

test_vsrh_481_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7C7C1F5F, 07E701FD, 00000000, 00000000]

test_vsrh_482_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001FAFB, FCFDFEFF, 00010000, 00000000]

test_vsrh_483_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0F8F0FAF, 0FCF0FEF, 00000020, 00400060]

test_vsrh_484_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01F101F5, 01F901FD, 00000004, 0008000C]

test_vsrh_485_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00F800FA, 00FC00FE, 00000002, 00040006]

test_vsrh_486_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3E3E3EBE, 3F3F3FBF, 00000080, 01010181]

test_vsrh_487_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0F8F00FA, 07E77F7F, 00000020, 00100006]

test_vsrh_488_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00000000, 008000C0]

test_vsrh_489_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsrh_490_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F8F91F5F, 07E701FD, 00010000, 00000000]

test_vsrh_491_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00F8FAFB, 0001FEFF, 00000000, 00000000]

test_vsrh_492_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00000000, 008000C0]

test_vsrh_493_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsrh_494_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00000000, 020200C0]

test_vsrh_495_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030003, 00030003, 00000000, 00000000]

test_vsrh_496_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000F0007, 00030001, 00010101, 010100C0]

test_vsrh_497_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00070003, 3F3F7F7F, 00000000, 00800181]

test_vsrh_498_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00017D7D, FCFD0001, 00000000, 04050607]

test_vsrh_499_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0001FAFB, FCFD0001, 00000000, 02020607]

test_vsrh_500_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010001, 00010001, 00000000, 00000000]

test_vsrh_501_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsrh_502_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FEFE7F7F, FEFE7F7F, FEFE7F7F, FEFE7F7F]

test_vsrh_503_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FEFE0001, 0001FEFE, FEFEFEFE, 0001FEFE]

test_vsrh_504_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F7F1FDF, 07F701FD, 007F001F, 00070001]

test_vsrh_505_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00070007, 00070007]

test_vsrh_506_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7F7F1FDF, 07F701FD, 007F001F, 00070001]

test_vsrh_507_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001FEFE, FEFEFEFE, FEFE0001, 00010001]

test_vsrh_508_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0FEF0FEF, 0FEF0FEF, 0FEF0FEF, 0FEF0FEF]

test_vsrh_509_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01FD01FD, 01FD01FD, 01FD01FD, 01FD01FD]

test_vsrh_510_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FE00FE, 00FE00FE, 00FE00FE, 00FE00FE]

test_vsrh_511_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3FBF3FBF, 3FBF3FBF, 3FBF3FBF, 3FBF3FBF]

test_vsrh_512_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FEF00FE, 07F77F7F, 3FBF0FEF, 03FB00FE]

test_vsrh_513_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, 000F0007, 1FDF1FDF]

test_vsrh_514_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsrh_515_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FEFE1FDF, 07F701FD, FEFE001F, 00070001]

test_vsrh_516_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FEFEFE, 0001FEFE, 00010001, 00010001]

test_vsrh_517_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, 000F0007, 1FDF1FDF]

test_vsrh_518_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsrh_519_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00070007, 7F7F1FDF]

test_vsrh_520_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [007F001F, 00070001, 7F7F1FDF, 07F701FD]

test_vsrh_521_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000F0007, 00030001, FEFE7F7F, 3FBF1FDF]

test_vsrh_522_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00070003, 3FBF7F7F, 000F0007, 1FDF3FBF]

test_vsrh_523_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00017F7F, FEFE0001, 00010001, FEFEFEFE]

test_vsrh_524_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0001FEFE, FEFE0001, 00030001, 7F7FFEFE]

test_vsrh_525_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010001, 00010001, 00010001, 00010001]

test_vsrh_526_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrh_527_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFC7FFE, FFFE7FFF, 00000000, 00020001]

test_vsrh_528_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFC0001, 0001FFFF, 00000001, 00000003]

test_vsrh_529_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7FFE1FFF, 07FF01FF, 00000000, 00000000]

test_vsrh_530_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00000000, 00000000]

test_vsrh_531_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7FFE1FFF, 07FF01FF, 00000000, 00000000]

test_vsrh_532_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001FFFD, FFFEFFFF, 00000000, 00000000]

test_vsrh_533_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0FFF0FFF, 0FFF0FFF, 00000000, 00000000]

test_vsrh_534_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01FF01FF, 01FF01FF, 00000000, 00000000]

test_vsrh_535_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FF00FF, 00FF00FF, 00000000, 00000000]

test_vsrh_536_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3FFF3FFF, 3FFF3FFF, 00000000, 00000000]

test_vsrh_537_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FFF00FF, 07FF7FFF, 00000000, 00000000]

test_vsrh_538_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsrh_539_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrh_540_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFC1FFF, 07FF01FF, 00000000, 00000000]

test_vsrh_541_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FFFFFD, 0001FFFF, 00000000, 00000000]

test_vsrh_542_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsrh_543_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrh_544_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00000000, 00010000]

test_vsrh_545_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [007F001F, 00070001, 00000000, 00000000]

test_vsrh_546_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030003, 00030003, 00000000, 00000000]

test_vsrh_547_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00070003, 3FFF7FFF, 00000000, 00000000]

test_vsrh_548_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00017FFE, FFFE0001, 00000000, 00020003]

test_vsrh_549_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0001FFFD, FFFE0001, 00000000, 00010003]

test_vsrh_550_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010001, 00010001, 00000000, 00000000]

test_vsrh_551_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrh_552_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFD7FBF, 00020040, FFFC7FBE, 00030041]

test_vsrh_553_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFD0001, 00000081, FFFCFF7D, 00000082]

test_vsrh_554_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7FFE1FEF, 00000001, 007F001F, 00000000]

test_vsrh_555_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070007, 00000000, 00070007, 00000000]

test_vsrh_556_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7FFE1FEF, 00000001, 007F001F, 00000000]

test_vsrh_557_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001FF7E, 00020081, FFFC0001, 00000000]

test_vsrh_558_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0FFF0FF7, 00000008, 0FFF0FF7, 00000008]

test_vsrh_559_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01FF01FE, 00000001, 01FF01FE, 00000001]

test_vsrh_560_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FF00FF, 00000000, 00FF00FF, 00000000]

test_vsrh_561_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3FFF3FDF, 00000020, 3FFF3FDF, 00000020]

test_vsrh_562_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FFF00FF, 00000040, 3FFF0FF7, 00000000]

test_vsrh_563_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 000F0007, 00000010]

test_vsrh_564_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrh_565_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFD1FEF, 00000001, FFFC001F, 00000000]

test_vsrh_566_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FFFF7E, 00000081, 00010001, 00000000]

test_vsrh_567_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 000F0007, 00000010]

test_vsrh_568_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrh_569_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070007, 00000000, 00070007, 00010010]

test_vsrh_570_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [007F001F, 00000000, 7FFE1FEF, 00000001]

test_vsrh_571_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030003, 00000000, 00030003, 00000000]

test_vsrh_572_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000F0007, 00000000, FFFC7FBE, 00000010]

test_vsrh_573_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00017FBF, 00020000, 00010001, 00030082]

test_vsrh_574_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0001FF7E, 00020000, 00030001, 00010082]

test_vsrh_575_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010001, 00000000, 00010001, 00000000]

test_vsrh_576_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsrh_577_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFF0080, 70707FFF, FFFF7FFF, 00000000]

test_vsrh_578_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFF0000, 0000FFFF, FFFFFFFF, 00000000]

test_vsrh_579_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7FFF0020, 038301FF, 007F001F, 00000000]

test_vsrh_580_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070000, 00030007, 00070007, 00000000]

test_vsrh_581_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7FFF0020, 038301FF, 007F001F, 00000000]

test_vsrh_582_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00010101, 7070FFFF, FFFF0001, 00000000]

test_vsrh_583_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0FFF0010, 07070FFF, 0FFF0FFF, 00000000]

test_vsrh_584_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01FF0002, 00E001FF, 01FF01FF, 00000000]

test_vsrh_585_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FF0001, 007000FF, 00FF00FF, 00000000]

test_vsrh_586_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3FFF0040, 1C1C3FFF, 3FFF3FFF, 00000000]

test_vsrh_587_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FFF0001, 03837FFF, 3FFF0FFF, 00000000]

test_vsrh_588_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 000F0007, 00000000]

test_vsrh_589_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsrh_590_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF0020, 038301FF, FFFF001F, 00000000]

test_vsrh_591_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FF0101, 0000FFFF, 00010001, 00000000]

test_vsrh_592_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 000F0007, 00000000]

test_vsrh_593_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsrh_594_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070000, 00030007, 00070007, 00000000]

test_vsrh_595_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [007F0000, 00030001, 7FFF1FFF, 00000000]

test_vsrh_596_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030000, 00010003, 00030003, 00000000]

test_vsrh_597_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000F0000, 00010001, FFFF7FFF, 00000000]

test_vsrh_598_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00070000, 1C1C7FFF, 000F0007, 00000000]

test_vsrh_599_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00010101, 70700001, 00030001, 00000000]

test_vsrh_600_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010000, 00000001, 00010001, 00000000]

test_vsrh_601_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrh_602_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFF7FC0, 0000003F, FFFE7FBF, 00010040]

test_vsrh_603_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFF0001, 0000007F, FFFEFF7F, 00000080]

test_vsrh_604_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7FFF1FF0, 00000000, 007F001F, 00000000]

test_vsrh_605_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070007, 00000000, 00070007, 00000000]

test_vsrh_606_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7FFF1FF0, 00000000, 007F001F, 00000000]

test_vsrh_607_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001FF80, 0000007F, FFFE0001, 00000000]

test_vsrh_608_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0FFF0FF8, 00000007, 0FFF0FF7, 00000008]

test_vsrh_609_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01FF01FF, 00000000, 01FF01FE, 00000001]

test_vsrh_610_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FF00FF, 00000000, 00FF00FF, 00000000]

test_vsrh_611_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3FFF3FE0, 0000001F, 3FFF3FDF, 00000020]

test_vsrh_612_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FFF00FF, 0000003F, 3FFF0FF7, 00000000]

test_vsrh_613_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 000F0007, 00000010]

test_vsrh_614_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrh_615_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF1FF0, 00000000, FFFE001F, 00000000]

test_vsrh_616_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FFFF80, 0000007F, 00010001, 00000000]

test_vsrh_617_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 000F0007, 00000010]

test_vsrh_618_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrh_619_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070007, 00000000, 00070007, 00000010]

test_vsrh_620_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [007F001F, 00000000, 7FFF1FEF, 00000001]

test_vsrh_621_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030003, 00000000, 00030003, 00000000]

test_vsrh_622_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000F0007, 00000000, FFFE7FBF, 00000010]

test_vsrh_623_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00070003, 0000003F, 000F0007, 00000020]

test_vsrh_624_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00017FC0, 00000000, 00010001, 00010080]

test_vsrh_625_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010001, 00000000, 00010001, 00000000]

test_vsrh_626_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrh_627_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFF7FFF, FFFF7FFF, FFFF7FFF, FFFF7FFF]

test_vsrh_628_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFF0001, 0001FFFF, FFFFFFFF, 0001FFFF]

test_vsrh_629_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7FFF1FFF, 07FF01FF, 007F001F, 00070001]

test_vsrh_630_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00070007, 00070007]

test_vsrh_631_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7FFF1FFF, 07FF01FF, 007F001F, 00070001]

test_vsrh_632_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0001FFFF, FFFFFFFF, FFFF0001, 00010001]

test_vsrh_633_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0FFF0FFF, 0FFF0FFF, 0FFF0FFF, 0FFF0FFF]

test_vsrh_634_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [01FF01FF, 01FF01FF, 01FF01FF, 01FF01FF]

test_vsrh_635_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FF00FF, 00FF00FF, 00FF00FF, 00FF00FF]

test_vsrh_636_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3FFF3FFF, 3FFF3FFF, 3FFF3FFF, 3FFF3FFF]

test_vsrh_637_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FFF00FF, 07FF7FFF, 3FFF0FFF, 03FF00FF]

test_vsrh_638_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 000F0007, 1FFF1FFF]

test_vsrh_639_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrh_640_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF1FFF, 07FF01FF, FFFF001F, 00070001]

test_vsrh_641_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FFFFFF, 0001FFFF, 00010001, 00010001]

test_vsrh_642_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 000F0007, 1FFF1FFF]

test_vsrh_643_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrh_644_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00070007, 00070007, 00070007, 7FFF1FFF]

test_vsrh_645_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [007F001F, 00070001, 7FFF1FFF, 07FF01FF]

test_vsrh_646_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00030003, 00030003, 00030003, 00030003]

test_vsrh_647_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000F0007, 00030001, FFFF7FFF, 3FFF1FFF]

test_vsrh_648_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00070003, 3FFF7FFF, 000F0007, 1FFF3FFF]

test_vsrh_649_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00017FFF, FFFF0001, 00010001, FFFFFFFF]

test_vsrh_650_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrh v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0001FFFF, FFFF0001, 00030001, 7FFFFFFF]

