Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/tools/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_udp_stack_top_behav xil_defaultlib.tb_udp_stack_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [E:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'recv_src_mac_addr' [E:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'rcvd_src_mac_addr' [E:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:133]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'recv_type' [E:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_counter
Compiling module xpm.xpm_fifo_rst(SIM_ASSERT_CHK=1)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,W...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,W...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=74,DEPTH=11,...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,US...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,F...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,F...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=32,DEPTH=6,F...
Compiling module xil_defaultlib.us_udp_tx_v1
Compiling module xil_defaultlib.us_ip_tx_mode
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,F...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,F...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=32,FIFO_TYPE...
Compiling module xil_defaultlib.eth_axis_fifo_default
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,F...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,F...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=56,DEPTH=6,F...
Compiling module xil_defaultlib.us_ip_tx
Compiling module xil_defaultlib.us_arp_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,F...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,F...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=32,DEPTH=4,F...
Compiling module xil_defaultlib.eth_axis_fifo(StreamCountDepth=4...
Compiling module xil_defaultlib.us_mac_tx
Compiling module xil_defaultlib.eth_frame_tx
Compiling module xil_defaultlib.us_mac_rx
Compiling module xil_defaultlib.mac_rx_mode
Compiling module xil_defaultlib.us_arp_rx
Compiling module xil_defaultlib.us_arp_table
Compiling module xil_defaultlib.us_ip_rx
Compiling module xil_defaultlib.us_ip_rx_mode
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,F...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,F...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=33,FIFO_TYPE...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(SIM_ASSERT_CHK=1,W...
Compiling module xpm.xpm_fifo_sync(SIM_ASSERT_CHK=1,W...
Compiling module xil_defaultlib.xpm_sync_fifo(WIDTH=75,DEPTH=11,...
Compiling module xil_defaultlib.us_udp_rx
Compiling module xil_defaultlib.eth_frame_rx
Compiling module xil_defaultlib.us_icmp_reply
Compiling module xil_defaultlib.udp_stack_top
Compiling module xil_defaultlib.tb_udp_stack_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_udp_stack_top_behav
