// Seed: 1549729986
module module_0 ();
  wire id_1 = id_1;
  assign module_1.type_1 = 0;
  wire id_2;
  supply0 id_3;
  id_4(
      id_3, id_1, 1'b0
  );
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9,
    output supply1 id_10,
    output wand id_11,
    input uwire id_12,
    output logic id_13
);
  id_15(
      .id_0((id_0)), .id_1(1), .id_2(1 + 1)
  );
  assign id_3 = id_6;
  always @(posedge id_7 or posedge id_4) if (id_8) id_0 = 1;
  assign id_10 = 1;
  module_0 modCall_1 ();
  always @(posedge id_7) id_13 <= 1;
  assign id_13 = 1;
  id_16(
      .id_0(1),
      .id_1(id_9),
      .id_2(id_7),
      .id_3(id_10),
      .id_4(id_2),
      .id_5(id_4),
      .id_6(id_11),
      .id_7(id_4)
  );
  wire id_17;
endmodule
