{
  "Top": "decode",
  "RtlTop": "decode",
  "RtlPrefix": "",
  "RtlSubPrefix": "decode_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg225",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "full_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "full_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "full_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "full_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top decode -name decode"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "decode"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "14619",
    "Latency": "14928"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "decode",
    "Version": "1.0",
    "DisplayName": "Decode",
    "Revision": "2113407865",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_decode_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/decode.cpp"],
    "Vhdl": [
      "impl\/vhdl\/decode_conv4.vhd",
      "impl\/vhdl\/decode_conv5.vhd",
      "impl\/vhdl\/decode_conv6.vhd",
      "impl\/vhdl\/decode_conv7.vhd",
      "impl\/vhdl\/decode_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/decode_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/decode_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/decode_fifo_w40_d2_S.vhd",
      "impl\/vhdl\/decode_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/decode_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/decode_mul_40s_18ns_57_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_19ns_58_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_20ns_59_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_20s_59_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_21ns_60_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_21s_60_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_22ns_61_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_22s_61_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_23ns_62_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_23s_62_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_24ns_63_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_24s_63_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_25ns_64_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_25s_64_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_26ns_65_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_26s_65_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_27ns_66_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_27s_66_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_28ns_67_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_28s_67_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_29ns_68_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_29s_68_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_30ns_69_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_30s_69_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_31ns_70_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_31s_70_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_32ns_70_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_32s_70_2_1.vhd",
      "impl\/vhdl\/decode_mul_40s_33s_70_2_1.vhd",
      "impl\/vhdl\/decode_mux_6_3_40_1_1.vhd",
      "impl\/vhdl\/decode_mux_10_4_40_1_1.vhd",
      "impl\/vhdl\/decode_mux_16_4_40_1_1.vhd",
      "impl\/vhdl\/decode_mux_30_5_40_1_1.vhd",
      "impl\/vhdl\/decode_regslice_both.vhd",
      "impl\/vhdl\/decode_start_for_conv5_U0.vhd",
      "impl\/vhdl\/decode_start_for_conv6_U0.vhd",
      "impl\/vhdl\/decode_start_for_conv7_U0.vhd",
      "impl\/vhdl\/decode_start_for_upsamp4_U0.vhd",
      "impl\/vhdl\/decode_start_for_upsamp5_U0.vhd",
      "impl\/vhdl\/decode_start_for_upsamp6_U0.vhd",
      "impl\/vhdl\/decode_upsamp4.vhd",
      "impl\/vhdl\/decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/decode_upsamp5.vhd",
      "impl\/vhdl\/decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/decode_upsamp6.vhd",
      "impl\/vhdl\/decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/decode.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/decode_conv4.v",
      "impl\/verilog\/decode_conv5.v",
      "impl\/verilog\/decode_conv6.v",
      "impl\/verilog\/decode_conv7.v",
      "impl\/verilog\/decode_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/decode_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/decode_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/decode_fifo_w40_d2_S.v",
      "impl\/verilog\/decode_flow_control_loop_pipe.v",
      "impl\/verilog\/decode_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/decode_mul_40s_18ns_57_2_1.v",
      "impl\/verilog\/decode_mul_40s_19ns_58_2_1.v",
      "impl\/verilog\/decode_mul_40s_20ns_59_2_1.v",
      "impl\/verilog\/decode_mul_40s_20s_59_2_1.v",
      "impl\/verilog\/decode_mul_40s_21ns_60_2_1.v",
      "impl\/verilog\/decode_mul_40s_21s_60_2_1.v",
      "impl\/verilog\/decode_mul_40s_22ns_61_2_1.v",
      "impl\/verilog\/decode_mul_40s_22s_61_2_1.v",
      "impl\/verilog\/decode_mul_40s_23ns_62_2_1.v",
      "impl\/verilog\/decode_mul_40s_23s_62_2_1.v",
      "impl\/verilog\/decode_mul_40s_24ns_63_2_1.v",
      "impl\/verilog\/decode_mul_40s_24s_63_2_1.v",
      "impl\/verilog\/decode_mul_40s_25ns_64_2_1.v",
      "impl\/verilog\/decode_mul_40s_25s_64_2_1.v",
      "impl\/verilog\/decode_mul_40s_26ns_65_2_1.v",
      "impl\/verilog\/decode_mul_40s_26s_65_2_1.v",
      "impl\/verilog\/decode_mul_40s_27ns_66_2_1.v",
      "impl\/verilog\/decode_mul_40s_27s_66_2_1.v",
      "impl\/verilog\/decode_mul_40s_28ns_67_2_1.v",
      "impl\/verilog\/decode_mul_40s_28s_67_2_1.v",
      "impl\/verilog\/decode_mul_40s_29ns_68_2_1.v",
      "impl\/verilog\/decode_mul_40s_29s_68_2_1.v",
      "impl\/verilog\/decode_mul_40s_30ns_69_2_1.v",
      "impl\/verilog\/decode_mul_40s_30s_69_2_1.v",
      "impl\/verilog\/decode_mul_40s_31ns_70_2_1.v",
      "impl\/verilog\/decode_mul_40s_31s_70_2_1.v",
      "impl\/verilog\/decode_mul_40s_32ns_70_2_1.v",
      "impl\/verilog\/decode_mul_40s_32s_70_2_1.v",
      "impl\/verilog\/decode_mul_40s_33s_70_2_1.v",
      "impl\/verilog\/decode_mux_6_3_40_1_1.v",
      "impl\/verilog\/decode_mux_10_4_40_1_1.v",
      "impl\/verilog\/decode_mux_16_4_40_1_1.v",
      "impl\/verilog\/decode_mux_30_5_40_1_1.v",
      "impl\/verilog\/decode_regslice_both.v",
      "impl\/verilog\/decode_start_for_conv5_U0.v",
      "impl\/verilog\/decode_start_for_conv6_U0.v",
      "impl\/verilog\/decode_start_for_conv7_U0.v",
      "impl\/verilog\/decode_start_for_upsamp4_U0.v",
      "impl\/verilog\/decode_start_for_upsamp5_U0.v",
      "impl\/verilog\/decode_start_for_upsamp6_U0.v",
      "impl\/verilog\/decode_upsamp4.v",
      "impl\/verilog\/decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W.v",
      "impl\/verilog\/decode_upsamp5.v",
      "impl\/verilog\/decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W.v",
      "impl\/verilog\/decode_upsamp6.v",
      "impl\/verilog\/decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W.v",
      "impl\/verilog\/decode.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/decode_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/decode_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/decode_fpext_32ns_64_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/decode.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "decode_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name decode_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "decode_fexp_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name decode_fexp_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "decode_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name decode_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "full_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "40",
      "portPrefix": "full_in_",
      "ports": [
        "full_in_TDATA",
        "full_in_TREADY",
        "full_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "full_in"
        }]
    },
    "full_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "40",
      "portPrefix": "full_out_",
      "ports": [
        "full_out_TDATA",
        "full_out_TREADY",
        "full_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "full_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "full_in:full_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "full_in_TDATA": {
      "dir": "in",
      "width": "40"
    },
    "full_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "full_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "full_out_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "full_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "full_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "decode",
      "Instances": [
        {
          "ModuleName": "conv4",
          "InstanceName": "conv4_U0"
        },
        {
          "ModuleName": "upsamp4",
          "InstanceName": "upsamp4_U0"
        },
        {
          "ModuleName": "conv5",
          "InstanceName": "conv5_U0"
        },
        {
          "ModuleName": "upsamp5",
          "InstanceName": "upsamp5_U0"
        },
        {
          "ModuleName": "conv6",
          "InstanceName": "conv6_U0"
        },
        {
          "ModuleName": "upsamp6",
          "InstanceName": "upsamp6_U0"
        },
        {
          "ModuleName": "conv7",
          "InstanceName": "conv7_U0"
        }
      ]
    },
    "Info": {
      "conv4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "upsamp4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "upsamp5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "upsamp6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decode": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv4": {
        "Latency": {
          "LatencyBest": "362",
          "LatencyAvg": "362",
          "LatencyWorst": "362",
          "PipelineII": "362",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "36",
            "Latency": "360",
            "PipelineII": "8",
            "PipelineDepth": "81"
          }],
        "Area": {
          "DSP": "467",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "583",
          "FF": "132160",
          "AVAIL_FF": "35200",
          "UTIL_FF": "375",
          "LUT": "85356",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "484",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "upsamp4": {
        "Latency": {
          "LatencyBest": "521",
          "LatencyAvg": "521",
          "LatencyWorst": "521",
          "PipelineII": "521",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "UHeight_UWidth",
            "TripCount": "64",
            "Latency": "519",
            "PipelineII": "8",
            "PipelineDepth": "16"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "2",
          "FF": "1102",
          "AVAIL_FF": "35200",
          "UTIL_FF": "3",
          "LUT": "496",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      },
      "conv5": {
        "Latency": {
          "LatencyBest": "874",
          "LatencyAvg": "874",
          "LatencyWorst": "874",
          "PipelineII": "874",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "100",
            "Latency": "872",
            "PipelineII": "8",
            "PipelineDepth": "81"
          }],
        "Area": {
          "DSP": "498",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "622",
          "FF": "138623",
          "AVAIL_FF": "35200",
          "UTIL_FF": "393",
          "LUT": "88939",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "505",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "upsamp5": {
        "Latency": {
          "LatencyBest": "2057",
          "LatencyAvg": "2057",
          "LatencyWorst": "2057",
          "PipelineII": "2057",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "UHeight_UWidth",
            "TripCount": "256",
            "Latency": "2055",
            "PipelineII": "8",
            "PipelineDepth": "16"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "2",
          "FF": "1130",
          "AVAIL_FF": "35200",
          "UTIL_FF": "3",
          "LUT": "497",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      },
      "conv6": {
        "Latency": {
          "LatencyBest": "4171",
          "LatencyAvg": "4171",
          "LatencyWorst": "4171",
          "PipelineII": "4171",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "256",
            "Latency": "4169",
            "PipelineII": "16",
            "PipelineDepth": "90"
          }],
        "Area": {
          "DSP": "586",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "732",
          "FF": "221464",
          "AVAIL_FF": "35200",
          "UTIL_FF": "629",
          "LUT": "133764",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "760",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "upsamp6": {
        "Latency": {
          "LatencyBest": "12561",
          "LatencyAvg": "12561",
          "LatencyWorst": "12561",
          "PipelineII": "12561",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "UHeight_UWidth",
            "TripCount": "784",
            "Latency": "12559",
            "PipelineII": "16",
            "PipelineDepth": "32"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "2",
          "FF": "2490",
          "AVAIL_FF": "35200",
          "UTIL_FF": "7",
          "LUT": "902",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      },
      "conv7": {
        "Latency": {
          "LatencyBest": "14618",
          "LatencyAvg": "14618",
          "LatencyWorst": "14618",
          "PipelineII": "14618",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "900",
            "Latency": "14616",
            "PipelineII": "16",
            "PipelineDepth": "233"
          }],
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "180",
          "FF": "77193",
          "AVAIL_FF": "35200",
          "UTIL_FF": "219",
          "LUT": "32763",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "186",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decode": {
        "Latency": {
          "LatencyBest": "14928",
          "LatencyAvg": "14928",
          "LatencyWorst": "14928",
          "PipelineII": "14619",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "7",
          "DSP": "1695",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "2118",
          "FF": "574756",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1632",
          "LUT": "343127",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1949",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-31 18:25:08 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
