address 0
lcl_lsb r1, 2
lcl_lsb r2, 4
lcl_lsb r3, 6
mul r1, r2, r4
add r4, r3, r5
sub r5, r1, r6
inc r6
dec r3
halt
