Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 18:18:20 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/31_11_timing_fx.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 498 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0               280464        0.014        0.000                      0               280464        2.225        0.000                       0                111479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.198        0.000                      0               280464        0.014        0.000                      0               280464        2.225        0.000                       0                111479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[30]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/buff0_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.616ns (13.230%)  route 4.040ns (86.770%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 7.662 - 5.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.540ns, distribution 1.730ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.491ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.830    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.858 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=142756, routed)      2.270     3.128    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X118Y202       FDRE                                         r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[30]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y202       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     3.194 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[30]_rep__0/Q
                         net (fo=114, routed)         3.666     6.860    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry__1_0
    SLICE_X76Y49         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.115     6.975 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry_i_5__1/O
                         net (fo=1, routed)           0.019     6.994    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry_i_5__1_n_0
    SLICE_X76Y49         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.099     7.093 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry/CO[7]
                         net (fo=1, routed)           0.023     7.116    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry_n_0
    SLICE_X76Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     7.166 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry__0/O[0]
                         net (fo=1, routed)           0.272     7.438    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product__26_carry__0_n_15
    SLICE_X75Y49         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     7.486 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/i__carry__0_i_7__117/O
                         net (fo=1, routed)           0.012     7.498    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/i__carry__0_i_7__117_n_0
    SLICE_X75Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.664 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.023     7.687    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product_inferred__0/i__carry__0_n_0
    SLICE_X75Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     7.759 r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.025     7.784    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/tmp_product_inferred__0/i__carry__1_n_12
    SLICE_X75Y50         FDRE                                         r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/buff0_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AW18                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.291     5.291 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.291    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.291 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.589    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.613 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=142756, routed)      2.049     7.662    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X75Y50         FDRE                                         r  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/buff0_reg[20]__0/C
                         clock pessimism              0.331     7.994    
                         clock uncertainty           -0.035     7.959    
    SLICE_X75Y50         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023     7.982    denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[8].sa/mow/internal_operation/buff0_reg[20]__0
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 denselayer3/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[6].sa/data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/sum_all/col_trees[6].column_tree/genblk2[2].genblk1[22].tree_reg[22][14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.071ns (48.630%)  route 0.075ns (51.370%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      1.528ns (routing 0.318ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.349ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.351    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.368 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=142756, routed)      1.528     1.896    denselayer3/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[6].sa/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X159Y540       FDRE                                         r  denselayer3/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[6].sa/data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y540       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.935 r  denselayer3/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[6].sa/data_out_reg[34]/Q
                         net (fo=2, routed)           0.056     1.991    denselayer3/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/Q[14]
    SLICE_X161Y539       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     2.005 r  denselayer3/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/genblk2[2].genblk1[22].tree[22][15]_i_11__37/O
                         net (fo=1, routed)           0.012     2.017    denselayer3/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/genblk2[2].genblk1[22].tree[22][15]_i_11__37_n_0
    SLICE_X161Y539       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     2.035 r  denselayer3/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/genblk2[2].genblk1[22].tree_reg[22][15]_i_1__37/O[6]
                         net (fo=1, routed)           0.007     2.042    denselayer3/sum_all/col_trees[6].column_tree/genblk2[2].genblk1[22].tree_reg[22][30]_0[14]
    SLICE_X161Y539       FDRE                                         r  denselayer3/sum_all/col_trees[6].column_tree/genblk2[2].genblk1[22].tree_reg[22][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.572    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.591 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=142756, routed)      1.677     2.268    denselayer3/sum_all/col_trees[6].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X161Y539       FDRE                                         r  denselayer3/sum_all/col_trees[6].column_tree/genblk2[2].genblk1[22].tree_reg[22][14]/C
                         clock pessimism             -0.285     1.982    
    SLICE_X161Y539       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.028    denselayer3/sum_all/col_trees[6].column_tree/genblk2[2].genblk1[22].tree_reg[22][14]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y122   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X180Y409  denselayer2/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg[11]__0/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X188Y338  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/buff0_reg[12]__0/C



