
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.184204                       # Number of seconds simulated
sim_ticks                                184204465000                       # Number of ticks simulated
final_tick                               184204465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33702                       # Simulator instruction rate (inst/s)
host_op_rate                                    56854                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18409413                       # Simulator tick rate (ticks/s)
host_mem_usage                                5039788                       # Number of bytes of host memory used
host_seconds                                 10005.99                       # Real time elapsed on the host
sim_insts                                   337218485                       # Number of instructions simulated
sim_ops                                     568882859                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          167552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16274112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16441664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       167552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        167552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8663168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8663168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           254283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        135362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             909598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           88348086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89257684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        909598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           909598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        47030174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47030174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        47030174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            909598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          88348086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            136287858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      256901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135362                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16433344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8659520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16441664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8663168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    130                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9650                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  184204381000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256901                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.592388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.501375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.733230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62692     56.87%     56.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17609     15.97%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9334      8.47%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3982      3.61%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3232      2.93%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2070      1.88%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1813      1.64%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1818      1.65%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7692      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.881741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.782166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    361.105247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8266     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.360943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.341681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.820111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6827     82.55%     82.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              162      1.96%     84.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1040     12.58%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              225      2.72%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8270                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6067618500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10882074750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1283855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23630.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42380.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        89.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        47.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   182003                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99820                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     469594.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                384460440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                204326595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               818115480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              323525160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6689741760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3834868230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            232116000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23181583080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7578137280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25501673280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            68749173765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            373.222081                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         175188436750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    280378750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2834208000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 104617270500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19734763500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5901393750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50836450500                       # Time in different power states
system.mem_ctrls_1.actEnergy                402745980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                214041795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1015229460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              382766940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7044389040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4191638640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            242807040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24393829440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7913394720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24471254220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            70272554025                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            381.492132                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         174378820250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    269039750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2984408000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 100275904000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20607615750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6572055250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  53495442250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               107971477                       # Number of BP lookups
system.cpu.branchPred.condPredicted         107971477                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8311075                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             79975302                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6798528                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              89803                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        79975302                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           59619017                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         20356285                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2483695                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    98786930                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28573613                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        215436                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        496813                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   117701561                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           634                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        368408931                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          121107829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      664089217                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   107971477                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           66417545                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     238782251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16640138                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  721                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2676                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 117701082                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2980009                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          368213749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.965829                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.379544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                186212863     50.57%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 11910130      3.23%     53.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7477436      2.03%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4543065      1.23%     57.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 26756013      7.27%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10594676      2.88%     67.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 27730487      7.53%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 18728307      5.09%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 74260772     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            368213749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.293075                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.802587                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 98183944                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             100671355                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 144781340                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              16257041                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8320069                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1042334337                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8320069                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                107292450                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                64627145                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7461                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 150523186                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              37443438                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1004888170                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 80590                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               20015552                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2222167                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13235305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              291                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1398471049                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2356231313                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1407561796                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          76872865                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             793414362                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                605056687                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                194                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            208                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  56275395                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            103912812                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37826955                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10510443                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11114442                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  937359031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 859                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 819992858                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2654636                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       368477030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    464366366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            744                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     368213749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.226948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.207044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           123870608     33.64%     33.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            52258872     14.19%     47.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            41750423     11.34%     59.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            44517392     12.09%     71.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            36121359      9.81%     81.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            30817563      8.37%     89.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            23447396      6.37%     95.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            12017751      3.26%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3412385      0.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       368213749                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5183781     87.80%     87.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     87.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     87.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                107269      1.82%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 289019      4.90%     94.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1487      0.03%     94.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            309749      5.25%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12525      0.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12190700      1.49%      1.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             646936515     78.90%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18909      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                282791      0.03%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            27545922      3.36%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             82341663     10.04%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            27819469      3.39%     97.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        20758589      2.53%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2098242      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              819992858                       # Type of FU issued
system.cpu.iq.rate                           2.225768                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5903830                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007200                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1913975466                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1249693017                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    737917049                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           102782465                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           56154353                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     49955355                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              762176533                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                51529455                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 822647494                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10166388                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2884343                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     32422411                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        27769                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12029                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     18284476                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1229                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1279100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8320069                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                51652723                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9845280                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           937359890                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            702144                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             103912812                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37826955                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                364                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 122347                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9538675                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12029                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3866257                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6279335                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10145592                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             795338644                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              95787388                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          19874835                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    124353055                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 73888446                       # Number of branches executed
system.cpu.iew.exec_stores                   28565667                       # Number of stores executed
system.cpu.iew.exec_rate                     2.158847                       # Inst execution rate
system.cpu.iew.wb_sent                      790669142                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     787872404                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 620851482                       # num instructions producing a value
system.cpu.iew.wb_consumers                 953375759                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.138581                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651214                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       368481014                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8311475                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               8593                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1015090                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    317063217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.794225                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.431204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    129352580     40.80%     40.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     71776077     22.64%     63.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     43256379     13.64%     77.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18930662      5.97%     83.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10396107      3.28%     86.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8780799      2.77%     89.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2500387      0.79%     89.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3250515      1.03%     90.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     28819711      9.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    317063217                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            337218485                       # Number of instructions committed
system.cpu.commit.committedOps              568882859                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       91032880                       # Number of memory references committed
system.cpu.commit.loads                      71490401                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   54674811                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   49405083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 536601185                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778641                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4954619      0.87%      0.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        445398661     78.29%     79.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18358      0.00%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.05%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       27214913      4.78%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        52079123      9.15%     93.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17460453      3.07%     96.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     19411278      3.41%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2082026      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         568882859                       # Class of committed instruction
system.cpu.commit.bw_lim_events              28819711                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1225607379                       # The number of ROB reads
system.cpu.rob.rob_writes                  1926305213                       # The number of ROB writes
system.cpu.timesIdled                            1735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          195182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   337218485                       # Number of Instructions Simulated
system.cpu.committedOps                     568882859                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.092493                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.092493                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.915337                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.915337                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1027835623                       # number of integer regfile reads
system.cpu.int_regfile_writes               629629716                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  71284662                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 47942152                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 367970865                       # number of cc regfile reads
system.cpu.cc_regfile_writes                387267914                       # number of cc regfile writes
system.cpu.misc_regfile_reads               285103694                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3711606                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.932390                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            99027439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3711606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.680483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.932390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223096014                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223096014                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     79953201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        79953201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19092071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19092071                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      99045272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         99045272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     99045272                       # number of overall hits
system.cpu.dcache.overall_hits::total        99045272                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     10188725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10188725                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       457695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       457695                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10646420                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10646420                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10646420                       # number of overall misses
system.cpu.dcache.overall_misses::total      10646420                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 174716721000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 174716721000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15191527414                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15191527414                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 189908248414                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 189908248414                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 189908248414                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 189908248414                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     90141926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     90141926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     19549766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19549766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    109691692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109691692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    109691692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109691692                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.113030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.113030                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023412                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.097058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.097058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097058                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17148.045609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17148.045609                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33191.377258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33191.377258                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17837.756581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17837.756581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17837.756581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17837.756581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2608927                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        75065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            247603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             757                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.536734                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.161162                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2602542                       # number of writebacks
system.cpu.dcache.writebacks::total           2602542                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      6933765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6933765                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      6933790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6933790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      6933790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6933790                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3254960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3254960                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       457670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       457670                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3712630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3712630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3712630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3712630                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  51709040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51709040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14732666414                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14732666414                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  66441706414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  66441706414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  66441706414                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66441706414                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.036109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033846                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033846                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033846                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15886.229017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15886.229017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32190.588009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32190.588009                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17896.129271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17896.129271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17896.129271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17896.129271                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3373                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.618876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104570585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3373                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31002.248740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.618876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         235406043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        235406043                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    117696299                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       117696299                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     117696299                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        117696299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    117696299                       # number of overall hits
system.cpu.icache.overall_hits::total       117696299                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4780                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4780                       # number of overall misses
system.cpu.icache.overall_misses::total          4780                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    326417499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    326417499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    326417499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    326417499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    326417499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    326417499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    117701079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    117701079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    117701079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    117701079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    117701079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    117701079                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68288.179707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68288.179707                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68288.179707                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68288.179707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68288.179707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68288.179707                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1967                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.826923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3373                       # number of writebacks
system.cpu.icache.writebacks::total              3373                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          894                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          894                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          894                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          894                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          894                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3886                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3886                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3886                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3886                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3886                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3886                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    271236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    271236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    271236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    271236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    271236000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    271236000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69798.250129                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69798.250129                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69798.250129                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69798.250129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69798.250129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69798.250129                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    225482                       # number of replacements
system.l2.tags.tagsinuse                 25495.805511                       # Cycle average of tags in use
system.l2.tags.total_refs                     1829351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.113069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       76.053013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        780.534849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24639.217649                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.023820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.751929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.778070                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31653                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59710010                       # Number of tag accesses
system.l2.tags.data_accesses                 59710010                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2602542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2602542                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3372                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3372                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             349554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                349554                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1267                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3108793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3108793                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1267                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3458347                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3459614                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1267                       # number of overall hits
system.l2.overall_hits::cpu.data              3458347                       # number of overall hits
system.l2.overall_hits::total                 3459614                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108117                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2619                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       146166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146166                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2619                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              254283                       # number of demand (read+write) misses
system.l2.demand_misses::total                 256902                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2619                       # number of overall misses
system.l2.overall_misses::cpu.data             254283                       # number of overall misses
system.l2.overall_misses::total                256902                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10321264000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10321264000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    251960500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    251960500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13449124000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13449124000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     251960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   23770388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24022348500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    251960500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  23770388000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24022348500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2602542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2602542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3372                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3372                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         457671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            457671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3254959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3254959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3712630                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3716516                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3712630                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3716516                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.236233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236233                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.673958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.673958                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.044906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044906                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.673958                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.068491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069124                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.673958                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.068491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069124                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95463.840099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95463.840099                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96204.849179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96204.849179                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92012.670525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92012.670525                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96204.849179                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93480.051753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93507.829834                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96204.849179                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93480.051753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93507.829834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               135362                       # number of writebacks
system.l2.writebacks::total                    135362                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108117                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2619                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       146166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146166                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         254283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            256902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        254283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           256902                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9240094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9240094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    225780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    225780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  11987464000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11987464000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    225780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21227558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21453338500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    225780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21227558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21453338500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.236233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.673958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.673958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.044906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044906                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.673958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.068491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.673958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.068491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069124                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85463.840099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85463.840099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86208.667430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86208.667430                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82012.670525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82012.670525                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86208.667430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83480.051753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83507.868759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86208.667430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83480.051753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83507.868759                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        480807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       223909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135362                       # Transaction distribution
system.membus.trans_dist::CleanEvict            88544                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108117                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       737708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       737708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 737708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25104832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25104832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25104832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            256901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  256901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              256901                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1085025000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1370767250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7431495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3714979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1578                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 184204465000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3258844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2737904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1199184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           457671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          457671                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3254959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11136866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11148010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       464512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    404171008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              404635520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225482                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8663168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3941998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3940395     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1603      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3941998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6321662500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5829496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5568946497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
