{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1398301970844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MEMORY EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"MEMORY\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1398301971031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398301971124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398301971125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1398301971575 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1398301971603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398301975296 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1398301975296 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 16019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398301975308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 16020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398301975308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 16021 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398301975308 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1398301975308 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1398301975387 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[16\] " "Pin data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[16] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[17\] " "Pin data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[17] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[18\] " "Pin data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[18] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[19\] " "Pin data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[19] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[20\] " "Pin data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[20] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[21\] " "Pin data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[21] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[22\] " "Pin data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[22] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[23\] " "Pin data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[23] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[24\] " "Pin data\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[24] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[25\] " "Pin data\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[25] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[26\] " "Pin data\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[26] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[27\] " "Pin data\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[27] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[28\] " "Pin data\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[28] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[29\] " "Pin data\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[29] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[30\] " "Pin data\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[30] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[31\] " "Pin data\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[31] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[14\] " "Pin address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[14] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Pin wr not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs " "Pin cs not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cs } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Pin rd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[13\] " "Pin address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[13] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[12\] " "Pin address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[12] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[15\] " "Pin address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[15] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[0] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[1] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[2] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[3] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[4] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[5] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[6] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[7] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[8] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[9] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[10] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Pin address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[11] } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1398301976194 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1398301976194 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MEMORY.sdc " "Synopsys Design Constraints File file not found: 'MEMORY.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1398301977234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1398301977235 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1398301977514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398301977898 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fax/VLSI Literatura/MEMORY/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398301977898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1398301979191 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398301979204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398301979204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398301979219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398301979228 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1398301979239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1398301979240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1398301979250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1398301979668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1398301979676 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1398301979676 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 19 0 32 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 19 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1398301979680 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1398301979680 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1398301979680 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1398301979683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1398301979683 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1398301979683 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398301979920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1398301985931 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "250 M4K " "Selected device has 250 RAM location(s) of type M4K.  However, the current design needs more than 250 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a192 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a192" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a193 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a193" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a194 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a194" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a195 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a195" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a196 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a196" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a197 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a197" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a198 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a198" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a199 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a199" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a200 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a200" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a201 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a201" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a202 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a202" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a203 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a203" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a204 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a204" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a205 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a205" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a206 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a206" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a207 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a207" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a208 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a208" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a209 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a209" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a210 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a210" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a211 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a211" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a212 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a212" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a213 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a213" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a214 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a214" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a215 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a215" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a216 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a216" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a217 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a217" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a218 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a218" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a219 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a219" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a220 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a220" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a221 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a221" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a222 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a222" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a223 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a223" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a128 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a128" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a129 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a129" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a130 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a130" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a131 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a131" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a132 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a132" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a133 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a133" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a134 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a134" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a135 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a135" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a136 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a136" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a137 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a137" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a138 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a138" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a139 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a139" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a140 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a140" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a141 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a141" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a142 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a142" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a143 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a143" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a144 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a144" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a145 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a145" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a146 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a146" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a147 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a147" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a148 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a148" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a149 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a149" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a150 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a150" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a151 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a151" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a152 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a152" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a153 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a153" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a154 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a154" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a155 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a155" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a156 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a156" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a157 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a157" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a158 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a158" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a159 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a159" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a480 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a480" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a480 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a481 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a481" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a481 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a482 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a482" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a482 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a483 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a483" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a483 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a484 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a484" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a484 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a485 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a485" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a485 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a486 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a486" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a486 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a487 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a487" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a487 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a488 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a488" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a488 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a489 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a489" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a489 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a490 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a490" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a490 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a491 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a491" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a491 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a492 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a492" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a492 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a493 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a493" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a493 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a494 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a494" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a494 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a495 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a495" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a495 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a496 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a496" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a496 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a497 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a497" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a497 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a498 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a498" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a498 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a499 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a499" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a499 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a500 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a500" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a500 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a501 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a501" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a501 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a502 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a502" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a502 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a503 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a503" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a503 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a504 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a504" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a504 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a505 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a505" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a505 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a506 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a506" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a506 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a507 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a507" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a507 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a508 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a508" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a508 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a509 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a509" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a509 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a510 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a510" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a510 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a511 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 15374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a511" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a511 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a416 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a416" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a416 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a417 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a417" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a417 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a418 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a418" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a418 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a419 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a419" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a419 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a420 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a420" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a420 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a421 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a421" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a421 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a422 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a422" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a422 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a423 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a423" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a423 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a424 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a424" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a424 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a425 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a425" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a425 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a426 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a426" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a426 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a427 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a427" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a427 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a428 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a428" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a428 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a429 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a429" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a429 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a430 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a430" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a430 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a431 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a431" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a431 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a432 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a432" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a432 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a433 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a433" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a433 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a434 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a434" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a434 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a435 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a435" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a435 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a436 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a436" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a436 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a437 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a437" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a437 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a438 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a438" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a438 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a439 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a439" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a439 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a440 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a440" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a440 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a441 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a441" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a441 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a442 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a442" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a442 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a443 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a443" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a443 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a444 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a444" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a444 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a445 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a445" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a445 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a446 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a446" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a446 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a447 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a447" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a447 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a448 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a448" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a448 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a449 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a449" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a449 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a450 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a450" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a450 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a451 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a451" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a451 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a452 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a452" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a452 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a453 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a453" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a453 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a454 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a454" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a454 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a455 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a455" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a455 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a456 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a456" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a456 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a457 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a457" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a457 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a458 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a458" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a458 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a459 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a459" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a459 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a460 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a460" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a460 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a461 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a461" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a461 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a462 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a462" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a462 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a463 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a463" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a463 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a464 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a464" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a464 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a465 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 13994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a465" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a465 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a466 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a466" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a466 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a467 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a467" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a467 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a468 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a468" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a468 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a469 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a469" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a469 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a470 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a470" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a470 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a471 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a471" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a471 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a472 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a472" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a472 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a473 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a473" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a473 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a474 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a474" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a474 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a475 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a475" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a475 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a476 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a476" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a476 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a477 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a477" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a477 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a478 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a478" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a478 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a479 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 14414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a479" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a479 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a384 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a384" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a384 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a385 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a385" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a385 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a386 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a386" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a386 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a387 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a387" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a387 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a388 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a388" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a388 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a389 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a389" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a389 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a390 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a390" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a390 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a391 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a391" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a391 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a392 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a392" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a392 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a393 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a393" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a393 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a394 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a394" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a394 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a395 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a395" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a395 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a396 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a396" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a396 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a397 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a397" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a397 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a398 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a398" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a398 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a399 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a399" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a399 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a400 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a400" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a400 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a401 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a401" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a401 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a402 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a402" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a402 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a403 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a403" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a403 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a404 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a404" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a404 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a405 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a405" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a405 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a406 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a406" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a406 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a407 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a407" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a407 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a408 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a408" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a408 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a409 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a409" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a409 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a410 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a410" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a410 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a411 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a411" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a411 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a412 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a412" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a412 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a413 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a413" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a413 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a414 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a414" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a414 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a415 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 12494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a415" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a415 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a96 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a96" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a97 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a97" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a98 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a98" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a99 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a99" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a100 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a100" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a101 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a101" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a102 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a102" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a103 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a103" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a104 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a104" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a105 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a105" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a106 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a106" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a107 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a107" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a108 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a108" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a109 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a109" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a110 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a110" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a111 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a111" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a112 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a112" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a113 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a113" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a114 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a114" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a115 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a115" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a116 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a116" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a117 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a117" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a118 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a118" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a119 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a119" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a120 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a120" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a121 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a121" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a122 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a122" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a123 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a123" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a124 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a124" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a125 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a125" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a126 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a126" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a127 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 3854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a127" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a32 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a32" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a33 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a33" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a34 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a34" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a35 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a35" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a36 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a36" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a37 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a37" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a38 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a38" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a39 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a39" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a40 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a40" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a41 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a41" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a42 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a42" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a43 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a43" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a44 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a44" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a45 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a45" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a46 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a46" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a47 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a47" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a48 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a48" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a49 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a49" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a50 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a50" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a51 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a51" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a52 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a52" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a53 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a53" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a54 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a54" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a55 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a55" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a56 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a56" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a57 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a57" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a58 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a58" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a59 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a59" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a60 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a60" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a61 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a61" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a62 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a62" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a63 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a63" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a64 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a64" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a65 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 1994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a65" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a66 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a66" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a67 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a67" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a68 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a68" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a69 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a69" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a70 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a70" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a71 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a71" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a72 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a72" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a73 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a73" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a74 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a74" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a75 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a75" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a76 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a76" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a77 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a77" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a78 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a78" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a79 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a79" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a80 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a80" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a81 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a81" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a82 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a82" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a83 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a83" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a84 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a84" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a85 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a85" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a86 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a86" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a87 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a87" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a88 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a88" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a89 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a89" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a90 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a90" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a91 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a91" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a92 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a92" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a93 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a93" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a94 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a94" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a95 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 2894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a95" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a0 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 44 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a1 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 74 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a2 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a2" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a3 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a3" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a4 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a4" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a5 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a5" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a6 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a6" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a7 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a8 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a8" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a9 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a9" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a10 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a10" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a11 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a11" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a12 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a12" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a13 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a13" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a14 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a14" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a15 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a15" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a16 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a16" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a17 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a17" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a18 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a18" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a19 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a19" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a20 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a20" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a21 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a21" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a22 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a22" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a23 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a23" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a24 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a24" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a25 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a25" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a26 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a26" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a27 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a27" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a28 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a28" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a29 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a29" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a30 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a30" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a31 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a31" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a320 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a320" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a320 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a321 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a321" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a321 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a322 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a322" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a322 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a323 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a323" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a323 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a324 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a324" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a324 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a325 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a325" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a325 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a326 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a326" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a326 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a327 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a327" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a327 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a328 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a328" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a328 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a329 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a329" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a329 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a330 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a330" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a330 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a331 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a331" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a331 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a332 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a332" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a332 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a333 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a333" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a333 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a334 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a334" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a334 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a335 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a335" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a335 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a336 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a336" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a336 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a337 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a337" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a337 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a338 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a338" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a338 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a339 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a339" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a339 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a340 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a340" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a340 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a341 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a341" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a341 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a342 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a342" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a342 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a343 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a343" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a343 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a344 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a344" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a344 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a345 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a345" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a345 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a346 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a346" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a346 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a347 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a347" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a347 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a348 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a348" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a348 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a349 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a349" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a349 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a350 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a350" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a350 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a351 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a351" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a351 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a256 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a256" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a256 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a257 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a257" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a257 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a258 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a258" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a258 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a259 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a259" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a259 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a260 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a260" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a260 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a261 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a261" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a261 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a262 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a262" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a262 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a263 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a263" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a263 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a264 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a264" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a264 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a265 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a265" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a265 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a266 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a266" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a266 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a267 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a267" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a267 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a268 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a268" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a268 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a269 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a269" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a269 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a270 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a270" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a270 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a271 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a271" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a271 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a272 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a272" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a272 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a273 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a273" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a273 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a274 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a274" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a274 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a275 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a275" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a275 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a276 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a276" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a276 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a277 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a277" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a277 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a278 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a278" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a278 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a279 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a279" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a279 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a280 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a280" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a280 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a281 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a281" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a281 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a282 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a282" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a282 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a283 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a283" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a283 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a284 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a284" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a284 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a285 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a285" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a285 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a286 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a286" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a286 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a287 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a287" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a287 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a224 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a224" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a225 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a225" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a226 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a226" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a227 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a227" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a228 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a228" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a229 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a229" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a230 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a230" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a231 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 6974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a231" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a232 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a232" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a233 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a233" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a234 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a234" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a235 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a235" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a236 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a236" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a237 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a237" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a238 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a238" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a239 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a239" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a240 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a240" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a241 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a241" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a242 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a242" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a243 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a243" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a244 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a244" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a245 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a245" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a246 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a246" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a247 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a247" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a248 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a248" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a249 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a249" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a250 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a250" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a251 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a251" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a252 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a252" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a253 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a253" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a254 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a254" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a255 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 7694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a255" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a160 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a160" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a161 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a161" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a162 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a162" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a163 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a163" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a164 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a164" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a165 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 4994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a165" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a166 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a166" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a167 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a167" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a168 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a168" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a169 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a169" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a170 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a170" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a171 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a171" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a172 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a172" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a173 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a173" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a174 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a174" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a175 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a175" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a176 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a176" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a177 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a177" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a178 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a178" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a179 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a179" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a180 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a180" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a181 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a181" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a182 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a182" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a183 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a183" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a184 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a184" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a185 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a185" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a186 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a186" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a187 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a187" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a188 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a188" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a189 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a189" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a190 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a190" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a191 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 5774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a191" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a352 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a352" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a352 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a353 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a353" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a353 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a354 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a354" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a354 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a355 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a355" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a355 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a356 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a356" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a356 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a357 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a357" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a357 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a358 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a358" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a358 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a359 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a359" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a359 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a360 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a360" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a360 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a361 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a361" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a361 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a362 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a362" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a362 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a363 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a363" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a363 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a364 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a364" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a364 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a365 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 10994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a365" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a365 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a366 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a366" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a366 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a367 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a367" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a367 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a368 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a368" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a368 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a369 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a369" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a369 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a370 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a370" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a370 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a371 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a371" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a371 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a372 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a372" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a372 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a373 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a373" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a373 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a374 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a374" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a374 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a375 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a375" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a375 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a376 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a376" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a376 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a377 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a377" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a377 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a378 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a378" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a378 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a379 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a379" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a379 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a380 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a380" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a380 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a381 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a381" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a381 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a382 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a382" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a382 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a383 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 11534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a383" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a383 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a288 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a288" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a288 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a289 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a289" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a289 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a290 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a290" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a290 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a291 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a291" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a291 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a292 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a292" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a292 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a293 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a293" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a293 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a294 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a294" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a294 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a295 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a295" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a295 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a296 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a296" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a296 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a297 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a297" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a297 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a298 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 8984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a298" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a298 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a299 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a299" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a299 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a300 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a300" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a300 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a301 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a301" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a301 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a302 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a302" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a302 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a303 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a303" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a303 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a304 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a304" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a304 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a305 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a305" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a305 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a306 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a306" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a306 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a307 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a307" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a307 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a308 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a308" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a308 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a309 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a309" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a309 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a310 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a310" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a310 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a311 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a311" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a311 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a312 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a312" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a312 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a313 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a313" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a313 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a314 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a314" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a314 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a315 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a315" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a315 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a316 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a316" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a316 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a317 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a317" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a317 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a318 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a318" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a318 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a319 " "Node \"altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_85h1.tdf" "" { Text "D:/fax/VLSI Literatura/MEMORY/db/altsyncram_85h1.tdf" 9614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_85h1:auto_generated\|ram_block1a319" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory_rtl_0|altsyncram_85h1:auto_generated|ram_block1a319 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398301986281 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1398301986281 ""}  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/fax/VLSI Literatura/MEMORY/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1398301986281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398301986381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1398301986382 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1398301990481 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1398301990483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fax/VLSI Literatura/MEMORY/output_files/MEMORY.fit.smsg " "Generated suppressed messages file D:/fax/VLSI Literatura/MEMORY/output_files/MEMORY.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1398301990917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398301991134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 24 03:13:11 2014 " "Processing ended: Thu Apr 24 03:13:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398301991134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398301991134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398301991134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1398301991134 ""}
