TimeQuest Timing Analyzer report for DE1_Basic_Computer
Wed May 25 11:05:59 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Recovery: 'CLOCK_50'
 15. Slow Model Removal: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'DRAM_CLK'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Recovery: 'CLOCK_50'
 35. Fast Model Removal: 'CLOCK_50'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'DRAM_CLK'
 38. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE1_Basic_Computer                                                 ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed May 25 11:05:58 2022 ;
; nios_system/synthesis/submodules/nios_system_cpu.sdc         ; OK     ; Wed May 25 11:05:58 2022 ;
; DE1_Basic_Computer.out.sdc                                   ; OK     ; Wed May 25 11:05:58 2022 ;
+--------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                  ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
; DRAM_CLK            ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DRAM_CLK }            ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 94.08 MHz ; 94.08 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.629 ; -161.568      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.870 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.863 ; 0.000         ;
+----------+-------+---------------+


+---------------------------------------------+
; Slow Model Minimum Pulse Width Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.000 ; 0.000         ;
; DRAM_CLK            ; 0.000 ; 0.000         ;
; altera_reserved_tck ; 7.531 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.629 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|E_wr_dst_reg_from_D                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.660     ;
; -0.629 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.660     ;
; -0.629 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.660     ;
; -0.614 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.627     ;
; -0.614 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.627     ;
; -0.614 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.627     ;
; -0.614 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.627     ;
; -0.614 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.627     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[10]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[11]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.604 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.626     ;
; -0.602 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_ic_data_module:nios_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_re_reg                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.098      ; 10.660     ;
; -0.601 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.628     ;
; -0.601 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.628     ;
; -0.601 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.628     ;
; -0.601 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.628     ;
; -0.601 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.628     ;
; -0.596 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|M_alu_result[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.636     ;
; -0.596 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.636     ;
; -0.596 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|M_alu_result[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.636     ;
; -0.593 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk|dbrk_break_pulse                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.003     ; 10.628     ;
; -0.591 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|E_wr_dst_reg_from_D                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.622     ;
; -0.591 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.622     ;
; -0.591 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.622     ;
; -0.589 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|E_src2[31]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 10.631     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.595     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.595     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.595     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.589     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.589     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.589     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.589     ;
; -0.576 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.589     ;
; -0.575 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|E_wr_dst_reg_from_D                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.606     ;
; -0.575 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.606     ;
; -0.575 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.007     ; 10.606     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[10]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[11]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.566 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.588     ;
; -0.564 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_ic_data_module:nios_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_re_reg                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.098      ; 10.622     ;
; -0.563 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.590     ;
; -0.563 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.590     ;
; -0.563 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.590     ;
; -0.563 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.590     ;
; -0.563 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.590     ;
; -0.560 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.573     ;
; -0.560 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.573     ;
; -0.560 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.573     ;
; -0.560 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.573     ;
; -0.560 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 10.573     ;
; -0.558 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|M_alu_result[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.598     ;
; -0.558 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.598     ;
; -0.558 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|M_alu_result[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.598     ;
; -0.555 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk|dbrk_break_pulse                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.003     ; 10.590     ;
; -0.551 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|E_src2[31]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 10.593     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[10]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[11]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.550 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.572     ;
; -0.548 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_ic_data_module:nios_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_re_reg                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.098      ; 10.606     ;
; -0.547 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.574     ;
; -0.547 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.574     ;
; -0.547 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.574     ;
; -0.547 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.574     ;
; -0.547 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_rem[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 10.574     ;
; -0.542 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|M_alu_result[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.582     ;
; -0.542 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.582     ;
; -0.542 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|M_alu_result[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 10.582     ;
; -0.539 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk|dbrk_break_pulse                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.003     ; 10.574     ;
; -0.538 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.557     ;
; -0.538 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.557     ;
; -0.538 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[26] ; nios_system:NiosII|nios_system_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.557     ;
; -0.535 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|E_src2[31]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 10.577     ;
; -0.532 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.104      ; 10.596     ;
; -0.522 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.541     ;
; -0.522 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.541     ;
; -0.522 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[22] ; nios_system:NiosII|nios_system_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.019     ; 10.541     ;
; -0.521 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_den[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.543     ;
; -0.514 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_den[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.536     ;
; -0.514 ; nios_system:NiosII|nios_system_cpu:cpu|d_address[25] ; nios_system:NiosII|nios_system_cpu:cpu|A_div_den[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 10.536     ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                              ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                             ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                              ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|jtag_rd                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|jtag_rd                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                               ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                         ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                         ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                   ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address                                                                                                                                                                              ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_3                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_3                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                         ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][88]                                                ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][88]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_0                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                             ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                       ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_1                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_1                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]        ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]        ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                               ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                    ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_2                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_2                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|init_done                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|init_done                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                          ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                     ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                     ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.870 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.023     ; 3.145      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 1.872 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 3.158      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.968 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.201      ; 4.179      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 5.969 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_mult_cell:the_nios_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 4.168      ;
; 6.058 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[10]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 3.968      ;
; 6.058 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.001      ; 3.981      ;
; 6.058 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[15]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 3.968      ;
; 6.058 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 3.968      ;
; 6.060 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_I2C_REG:i2c_reg|data_out[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.804      ;
; 6.060 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_I2C_REG:i2c_reg|data_out[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.046     ; 3.803      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|waitrequest_reset_override                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.069 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 3.977      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
; 6.222 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.199      ; 3.923      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_ctrl_shift_rot_left                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_sel_fill1                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_ctrl_rot                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_pass1                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_rot_pass1                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_stall_d1                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_stall_d2                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_stall_d3                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte2_byte3_fill                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_pass2                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_rot_pass2                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_sel_fill2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_rot_sel_fill2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_rot_fill_bit                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[3]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[4]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[6]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_pass3                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_sel_fill3                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[12]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[28]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[9]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[11]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src1[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[31]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[12]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[14]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_result[15]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 3.131      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src1[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_div_src2[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[22]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 3.134      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 3.130      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_pc[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[24]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_st_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 3.135      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 3.129      ;
; 2.863 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 3.132      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 10.000       ; 10.000         ; Port Rate        ; CLOCK_50 ; Rise       ; DRAM_CLK                                                                                                                                                                                                                                                         ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DRAM_CLK'                                           ;
+-------+--------------+----------------+-----------+----------+------------+----------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+-------+--------------+----------------+-----------+----------+------------+----------+
; 0.000 ; 10.000       ; 10.000         ; Port Rate ; DRAM_CLK ; Rise       ; DRAM_CLK ;
+-------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                      ;
+-------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+-------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 7.531 ; 10.000       ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+-------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.449 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.449 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.449 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.430 ; 1.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.400 ; 1.400 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.416 ; 1.416 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.416 ; 1.416 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.418 ; 1.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.418 ; 1.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]    ; CLOCK_50   ; 7.859 ; 7.859 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]  ; CLOCK_50   ; 7.859 ; 7.859 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 1.383 ; 1.383 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 1.368 ; 1.368 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 1.378 ; 1.378 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 1.373 ; 1.373 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 1.383 ; 1.383 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 1.371 ; 1.371 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 1.371 ; 1.371 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 1.354 ; 1.354 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 1.364 ; 1.364 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 1.353 ; 1.353 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 1.353 ; 1.353 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 1.340 ; 1.340 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 1.346 ; 1.346 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 1.366 ; 1.366 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 1.350 ; 1.350 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 1.350 ; 1.350 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 1.334 ; 1.334 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 3.140 ; 3.140 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 2.954 ; 2.954 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 2.525 ; 2.525 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 3.086 ; 3.086 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 2.979 ; 2.979 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 2.765 ; 2.765 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 3.140 ; 3.140 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 2.287 ; 2.287 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; 2.223 ; 2.223 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; 2.229 ; 2.229 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.214 ; -1.214 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.263 ; -1.263 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.263 ; -1.263 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.254 ; -1.254 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.254 ; -1.254 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.244 ; -1.244 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.214 ; -1.214 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.254 ; -1.254 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.254 ; -1.254 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.230 ; -1.230 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.230 ; -1.230 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.232 ; -1.232 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.232 ; -1.232 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.245 ; -1.245 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.245 ; -1.245 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.245 ; -1.245 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.245 ; -1.245 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]    ; CLOCK_50   ; -7.611 ; -7.611 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]  ; CLOCK_50   ; -7.611 ; -7.611 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; -1.130 ; -1.130 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -1.164 ; -1.164 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -1.174 ; -1.174 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -1.169 ; -1.169 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -1.179 ; -1.179 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -1.167 ; -1.167 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -1.167 ; -1.167 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -1.150 ; -1.150 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -1.160 ; -1.160 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -1.149 ; -1.149 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -1.149 ; -1.149 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; -1.136 ; -1.136 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; -1.142 ; -1.142 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; -1.162 ; -1.162 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; -1.146 ; -1.146 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; -1.146 ; -1.146 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; -1.130 ; -1.130 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -1.975 ; -1.975 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -2.706 ; -2.706 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -2.277 ; -2.277 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -2.838 ; -2.838 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -2.625 ; -2.625 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; -2.731 ; -2.731 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -2.517 ; -2.517 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -2.892 ; -2.892 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -2.039 ; -2.039 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; -1.975 ; -1.975 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; -1.981 ; -1.981 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.839 ; 2.839 ; Rise       ; CLOCK_50        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.853 ; 2.853 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 1.344 ; 1.344 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.843 ; 2.843 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.911 ; 2.911 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.911 ; 2.911 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.909 ; 2.909 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.909 ; 2.909 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; CLOCK_50        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.841 ; 2.841 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]      ; CLOCK_50   ; 3.021 ; 3.021 ; Rise       ; CLOCK_50        ;
;  GPIO_1[11]    ; CLOCK_50   ; 3.020 ; 3.020 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]    ; CLOCK_50   ; 3.021 ; 3.021 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 2.855 ; 2.855 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 2.855 ; 2.855 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 2.859 ; 2.859 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; CLOCK_50        ;
; LEDR[*]        ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; CLOCK_50        ;
;  LEDR[0]       ; CLOCK_50   ; 2.875 ; 2.875 ; Rise       ; CLOCK_50        ;
;  LEDR[1]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  LEDR[2]       ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; CLOCK_50        ;
;  LEDR[3]       ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; CLOCK_50        ;
;  LEDR[4]       ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  LEDR[5]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  LEDR[6]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  LEDR[7]       ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  LEDR[8]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  LEDR[9]       ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.413 ; 3.413 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.423 ; 3.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.403 ; 3.403 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.409 ; 3.409 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.429 ; 3.429 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.440 ; 3.440 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.440 ; 3.440 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.432 ; 3.432 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.434 ; 3.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.434 ; 3.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.441 ; 3.441 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.412 ; 3.412 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.412 ; 3.412 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.405 ; 3.405 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.399 ; 3.399 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.419 ; 3.419 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.411 ; 3.411 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 1.344 ; 1.344 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.839 ; 2.839 ; Rise       ; CLOCK_50        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.853 ; 2.853 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 1.344 ; 1.344 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.843 ; 2.843 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.871 ; 2.871 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.871 ; 2.871 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; CLOCK_50        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.841 ; 2.841 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]      ; CLOCK_50   ; 3.020 ; 3.020 ; Rise       ; CLOCK_50        ;
;  GPIO_1[11]    ; CLOCK_50   ; 3.020 ; 3.020 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]    ; CLOCK_50   ; 3.021 ; 3.021 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 2.855 ; 2.855 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 2.855 ; 2.855 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 2.859 ; 2.859 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; CLOCK_50        ;
; LEDR[*]        ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  LEDR[0]       ; CLOCK_50   ; 2.875 ; 2.875 ; Rise       ; CLOCK_50        ;
;  LEDR[1]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  LEDR[2]       ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; CLOCK_50        ;
;  LEDR[3]       ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; CLOCK_50        ;
;  LEDR[4]       ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  LEDR[5]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  LEDR[6]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  LEDR[7]       ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  LEDR[8]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  LEDR[9]       ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.403 ; 3.403 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.413 ; 3.413 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.423 ; 3.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.403 ; 3.403 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.409 ; 3.409 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.429 ; 3.429 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.440 ; 3.440 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.440 ; 3.440 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.399 ; 3.399 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.432 ; 3.432 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.434 ; 3.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.434 ; 3.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.441 ; 3.441 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.412 ; 3.412 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.412 ; 3.412 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.405 ; 3.405 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.399 ; 3.399 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.419 ; 3.419 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.411 ; 3.411 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 1.344 ; 1.344 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.919 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.845 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.855 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.564 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.574 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.250 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.322 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.919 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.933 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.539 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.539 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.534 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.529 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.312 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.544 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.824 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.816 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.919 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.845 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.855 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.564 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.574 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.250 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.322 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.919 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.933 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.539 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.539 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.534 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.529 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.312 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.544 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.824 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.816 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.919     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.845     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.855     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.564     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.574     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.250     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.322     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.919     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.933     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.539     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.539     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.534     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.529     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.312     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.544     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.824     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.816     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.919     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.845     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.855     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.564     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.574     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.250     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.322     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.919     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.933     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.539     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.539     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.534     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.529     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.312     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.544     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.824     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.816     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 3.720 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 3.131 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.734 ; 0.000         ;
+----------+-------+---------------+


+---------------------------------------------+
; Fast Model Minimum Pulse Width Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 1.667 ; 0.000         ;
; DRAM_CLK            ; 1.667 ; 0.000         ;
; altera_reserved_tck ; 7.778 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                   ;
+-------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.720 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.323      ;
; 3.722 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.321      ;
; 3.758 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.285      ;
; 3.763 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.262      ;
; 3.764 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.261      ;
; 3.775 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.250      ;
; 3.776 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.249      ;
; 3.786 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.251      ;
; 3.804 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.233      ;
; 3.805 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.232      ;
; 3.805 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.232      ;
; 3.808 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.229      ;
; 3.809 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.216      ;
; 3.813 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.224      ;
; 3.820 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.223      ;
; 3.840 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.197      ;
; 3.846 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.197      ;
; 3.846 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.179      ;
; 3.849 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.194      ;
; 3.852 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.173      ;
; 3.855 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.170      ;
; 3.856 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.169      ;
; 3.856 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.187      ;
; 3.864 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.179      ;
; 3.884 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.153      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.890 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.147      ;
; 3.899 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.144      ;
; 3.910 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.127      ;
; 3.911 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.126      ;
; 3.924 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.113      ;
; 3.927 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.116      ;
; 3.927 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.110      ;
; 3.929 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.108      ;
; 3.930 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.107      ;
; 3.932 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.111      ;
; 3.936 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.107      ;
; 3.938 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.105      ;
; 3.939 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.001     ; 1.092      ;
; 3.940 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.103      ;
; 3.942 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.001     ; 1.089      ;
; 3.944 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.099      ;
; 3.950 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.093      ;
; 3.956 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.081      ;
; 3.962 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.081      ;
; 3.963 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.080      ;
; 3.964 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.073      ;
; 3.966 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.077      ;
; 3.974 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.069      ;
; 3.977 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.066      ;
; 3.979 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.064      ;
; 3.980 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.063      ;
; 3.981 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.062      ;
; 3.982 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.061      ;
; 3.999 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.038      ;
; 4.000 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.037      ;
; 4.004 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.033      ;
; 4.009 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.028      ;
; 4.011 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.032      ;
; 4.015 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.022      ;
; 4.021 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 1.004      ;
; 4.026 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.001     ; 1.005      ;
; 4.027 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.010      ;
; 4.030 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.007      ;
; 4.037 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 1.000      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.038 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.987      ;
; 4.039 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.004      ;
; 4.040 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.997      ;
; 4.041 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.002      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.042 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.005      ; 0.995      ;
; 4.043 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.011      ; 1.000      ;
; 4.045 ; nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.001     ; 0.986      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                              ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                             ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                              ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|jtag_rd                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|jtag_rd                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                 ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                               ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                         ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                         ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                   ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address                                                                                                                                                                              ; nios_system:NiosII|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_3                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_3                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                         ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][88]                                                ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][88]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_0                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_0                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                             ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                       ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_1                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_1                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]        ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]        ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                               ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                    ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_2                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_2                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|init_done                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_sdram:sdram|init_done                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                                              ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                          ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                     ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                     ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                           ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                          ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.893      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.131 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.020     ; 1.881      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 3.132 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.008     ; 1.892      ;
; 7.686 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_I2C_REG:i2c_reg|data_out[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.056     ; 2.220      ;
; 7.687 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_I2C_REG:i2c_reg|data_out[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.057     ; 2.218      ;
; 7.778 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[10]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.009     ; 2.245      ;
; 7.778 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.002      ; 2.256      ;
; 7.778 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[15]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.009     ; 2.245      ;
; 7.778 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.009     ; 2.245      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|waitrequest_reset_override                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_i2c_reg_s1_translator:i2c_reg_s1_translator|altera_merlin_slave_translator:i2c_reg_s1_translator|wait_latency_counter[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:i2c_reg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_interval_timer_s1_translator:timer2_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.780 ; nios_system:NiosII|nios_system_cpu:cpu|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|resetrequest ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.007      ; 2.259      ;
; 7.805 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 2.004      ;
; 7.805 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 2.004      ;
; 7.805 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 2.004      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.998      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.998      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.167     ; 1.992      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.167     ; 1.992      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 2.011      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.146     ; 2.013      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 2.011      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 2.011      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.167     ; 1.992      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.167     ; 1.992      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 2.011      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.146     ; 2.013      ;
; 7.806 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.998      ;
; 7.807 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.151     ; 2.007      ;
; 7.807 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.151     ; 2.007      ;
; 7.807 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.151     ; 2.007      ;
; 7.807 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.151     ; 2.007      ;
; 7.816 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.996      ;
; 7.816 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.996      ;
; 7.816 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.159     ; 1.990      ;
; 7.816 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.159     ; 1.990      ;
; 7.817 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.143     ; 2.005      ;
; 7.817 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.143     ; 2.005      ;
; 7.817 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.143     ; 2.005      ;
; 7.817 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.143     ; 2.005      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 1.998      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 1.998      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 1.990      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 1.990      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 1.990      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 1.998      ;
; 7.819 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 1.990      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.984      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.163     ; 1.982      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.163     ; 1.982      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.169     ; 1.976      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.149     ; 1.996      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.984      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.984      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.161     ; 1.984      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.169     ; 1.976      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.149     ; 1.996      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.152     ; 1.993      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.152     ; 1.993      ;
; 7.820 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.149     ; 1.996      ;
; 7.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.991      ;
; 7.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.991      ;
; 7.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.991      ;
; 7.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.991      ;
; 7.829 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.140     ; 1.996      ;
; 7.829 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.140     ; 1.996      ;
; 7.830 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; nios_system:NiosII|nios_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.153     ; 1.982      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_iw_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.883      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_valid_byte_3                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_byte_3[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_victim_rd_data[31]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[13]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[2]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[2]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_ctrl_ld16                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_ctrl_wrctl_inst                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_iw[8]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_iw[8]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_iw[7]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_iw[7]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_iw[6]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_iw[6]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_ctrl_crst                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_ctrl_exception                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_iw[14]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 1.870      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2[28]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[28]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[26]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[26]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_byte_3[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_victim_rd_data[26]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[27]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[27]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.873      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[11]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[12]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[16]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2[17]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|D_pc[15]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[17]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.878      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[17]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.864      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|W_wr_data[14]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 1.870      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_shift_rot_result[17]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.878      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[16]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[31]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[17]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[16]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[19]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[18]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[22]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[22]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[20]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[21]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[20]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_st_data[20]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[24]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_st_data[24]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_byte_3[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_victim_rd_data[24]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.881      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[10]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.864      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.864      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[28]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[28]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_byte_3[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|E_src2_reg[30]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|M_st_data[30]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_st_data[30]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_byte_3[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.873      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.874      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 1.863      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.885      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.873      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|d_readdata_d1[11]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.873      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.864      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.873      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_dc_latest_data_byte_3[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.882      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_shift_rot_result[26]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.878      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_src2[26]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.872      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[26]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[23]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
; 1.734 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_cpu:cpu|A_mul_partial_prod[24]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.877      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.667 ; 10.000       ; 8.333          ; Port Rate        ; CLOCK_50 ; Rise       ; DRAM_CLK                                                                                                                                                                                                                                                         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DRAM_CLK'                                           ;
+-------+--------------+----------------+-----------+----------+------------+----------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+-------+--------------+----------------+-----------+----------+------------+----------+
; 1.667 ; 10.000       ; 8.333          ; Port Rate ; DRAM_CLK ; Rise       ; DRAM_CLK ;
+-------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                      ;
+-------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+-------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 7.778 ; 10.000       ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+-------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.118 ; 1.118 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]    ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]  ; CLOCK_50   ; 4.400 ; 4.400 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 1.075 ; 1.075 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 1.060 ; 1.060 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 1.070 ; 1.070 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 1.065 ; 1.065 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 1.075 ; 1.075 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 1.064 ; 1.064 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 1.064 ; 1.064 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 1.047 ; 1.047 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 1.057 ; 1.057 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 1.045 ; 1.045 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 1.045 ; 1.045 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 1.033 ; 1.033 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 1.037 ; 1.037 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 1.057 ; 1.057 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 1.043 ; 1.043 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 1.043 ; 1.043 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 1.028 ; 1.028 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 1.774 ; 1.774 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 1.657 ; 1.657 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 1.484 ; 1.484 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 1.774 ; 1.774 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 1.634 ; 1.634 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 1.611 ; 1.611 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 1.555 ; 1.555 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 1.770 ; 1.770 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 1.331 ; 1.331 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; 1.294 ; 1.294 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.032 ; -1.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.078 ; -1.078 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.078 ; -1.078 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.032 ; -1.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.049 ; -1.049 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.049 ; -1.049 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.050 ; -1.050 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.050 ; -1.050 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]    ; CLOCK_50   ; -4.280 ; -4.280 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]  ; CLOCK_50   ; -4.280 ; -4.280 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; -0.927 ; -0.927 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -0.959 ; -0.959 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -0.964 ; -0.964 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -0.974 ; -0.974 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -0.963 ; -0.963 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -0.963 ; -0.963 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -0.956 ; -0.956 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; -0.936 ; -0.936 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; -0.956 ; -0.956 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; -0.927 ; -0.927 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -1.537 ; -1.537 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -1.364 ; -1.364 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -1.654 ; -1.654 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -1.514 ; -1.514 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; -1.491 ; -1.491 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -1.435 ; -1.435 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -1.650 ; -1.650 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -1.211 ; -1.211 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; -1.174 ; -1.174 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; CLOCK_50        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.131 ; 0.131 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.220 ; 1.220 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.194 ; 1.194 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.194 ; 1.194 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.210 ; 1.210 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.220 ; 1.220 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.220 ; 1.220 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.203 ; 1.203 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.203 ; 1.203 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.150 ; 1.150 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]      ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 1.151 ; 1.151 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; CLOCK_50        ;
; LEDR[*]        ; CLOCK_50   ; 1.201 ; 1.201 ; Rise       ; CLOCK_50        ;
;  LEDR[0]       ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
;  LEDR[1]       ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  LEDR[2]       ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; CLOCK_50        ;
;  LEDR[3]       ; CLOCK_50   ; 1.201 ; 1.201 ; Rise       ; CLOCK_50        ;
;  LEDR[4]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  LEDR[5]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  LEDR[6]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  LEDR[7]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  LEDR[8]       ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  LEDR[9]       ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.433 ; 1.433 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.443 ; 1.443 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.423 ; 1.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.442 ; 1.442 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.445 ; 1.445 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.432 ; 1.432 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.451 ; 1.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.459 ; 1.459 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.454 ; 1.454 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.462 ; 1.462 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.426 ; 1.426 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.422 ; 1.422 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.442 ; 1.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 1.451 ; 1.451 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 1.441 ; 1.441 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.131 ; 0.131 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; CLOCK_50        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.131 ; 0.131 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.187 ; 1.187 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.197 ; 1.197 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.197 ; 1.197 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.150 ; 1.150 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]      ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; CLOCK_50        ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 1.151 ; 1.151 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 1.151 ; 1.151 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; CLOCK_50        ;
; LEDR[*]        ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  LEDR[0]       ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
;  LEDR[1]       ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  LEDR[2]       ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; CLOCK_50        ;
;  LEDR[3]       ; CLOCK_50   ; 1.201 ; 1.201 ; Rise       ; CLOCK_50        ;
;  LEDR[4]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  LEDR[5]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  LEDR[6]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  LEDR[7]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  LEDR[8]       ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  LEDR[9]       ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.423 ; 1.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.433 ; 1.433 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.443 ; 1.443 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.423 ; 1.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.442 ; 1.442 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.445 ; 1.445 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.432 ; 1.432 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.451 ; 1.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.422 ; 1.422 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.459 ; 1.459 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.454 ; 1.454 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.462 ; 1.462 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.426 ; 1.426 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.422 ; 1.422 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.442 ; 1.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 1.451 ; 1.451 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 1.441 ; 1.441 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.131 ; 0.131 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.121 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.494 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.504 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.388 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.398 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.262 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.307 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.121 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.134 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.365 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.365 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.358 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.355 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.297 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.368 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.472 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.465 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.121 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.494 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.504 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.388 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.398 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.262 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.307 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.121 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.134 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.365 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.365 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.358 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.355 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.297 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.368 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.472 ;      ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.465 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.121     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.494     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.504     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.388     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.398     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.262     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.307     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.121     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.134     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.365     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.365     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.358     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.355     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.297     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.368     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.472     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.465     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.121     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.494     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.504     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.388     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.398     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.262     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.307     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.121     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.134     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.365     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.365     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.358     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.355     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.297     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.368     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.472     ;           ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.465     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -0.629   ; 0.215 ; 1.870    ; 1.734   ; 0.000               ;
;  CLOCK_50            ; -0.629   ; 0.215 ; 1.870    ; 1.734   ; 0.000               ;
;  DRAM_CLK            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 7.531               ;
; Design-wide TNS      ; -161.568 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; -161.568 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DRAM_CLK            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.449 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.449 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.449 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.430 ; 1.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.400 ; 1.400 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.440 ; 1.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.416 ; 1.416 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.416 ; 1.416 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.418 ; 1.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.418 ; 1.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]    ; CLOCK_50   ; 7.859 ; 7.859 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]  ; CLOCK_50   ; 7.859 ; 7.859 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 1.383 ; 1.383 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 1.368 ; 1.368 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 1.378 ; 1.378 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 1.373 ; 1.373 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 1.383 ; 1.383 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 1.371 ; 1.371 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 1.371 ; 1.371 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 1.354 ; 1.354 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 1.364 ; 1.364 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 1.353 ; 1.353 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 1.353 ; 1.353 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 1.340 ; 1.340 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 1.346 ; 1.346 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 1.366 ; 1.366 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 1.350 ; 1.350 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 1.350 ; 1.350 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 1.334 ; 1.334 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 3.140 ; 3.140 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 2.954 ; 2.954 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 2.525 ; 2.525 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 3.086 ; 3.086 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 2.979 ; 2.979 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 2.765 ; 2.765 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 3.140 ; 3.140 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 2.287 ; 2.287 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; 2.223 ; 2.223 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; 2.229 ; 2.229 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.032 ; -1.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.078 ; -1.078 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.078 ; -1.078 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.032 ; -1.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.072 ; -1.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.049 ; -1.049 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.049 ; -1.049 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.050 ; -1.050 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.050 ; -1.050 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.062 ; -1.062 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]    ; CLOCK_50   ; -4.280 ; -4.280 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]  ; CLOCK_50   ; -4.280 ; -4.280 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; -0.927 ; -0.927 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -0.959 ; -0.959 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -0.964 ; -0.964 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -0.974 ; -0.974 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -0.963 ; -0.963 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -0.963 ; -0.963 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -0.956 ; -0.956 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -0.944 ; -0.944 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; -0.936 ; -0.936 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; -0.956 ; -0.956 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; -0.927 ; -0.927 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -1.537 ; -1.537 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -1.364 ; -1.364 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -1.654 ; -1.654 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -1.514 ; -1.514 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; -1.491 ; -1.491 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -1.435 ; -1.435 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -1.650 ; -1.650 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -1.211 ; -1.211 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; -1.174 ; -1.174 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.828 ; 2.828 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.839 ; 2.839 ; Rise       ; CLOCK_50        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.863 ; 2.863 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.853 ; 2.853 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 1.344 ; 1.344 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.843 ; 2.843 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.911 ; 2.911 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.911 ; 2.911 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.909 ; 2.909 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.909 ; 2.909 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; CLOCK_50        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; CLOCK_50        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.841 ; 2.841 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]      ; CLOCK_50   ; 3.021 ; 3.021 ; Rise       ; CLOCK_50        ;
;  GPIO_1[11]    ; CLOCK_50   ; 3.020 ; 3.020 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]    ; CLOCK_50   ; 3.021 ; 3.021 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 2.855 ; 2.855 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 2.855 ; 2.855 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 2.869 ; 2.869 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 2.859 ; 2.859 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 2.862 ; 2.862 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 2.872 ; 2.872 ; Rise       ; CLOCK_50        ;
; LEDR[*]        ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; CLOCK_50        ;
;  LEDR[0]       ; CLOCK_50   ; 2.875 ; 2.875 ; Rise       ; CLOCK_50        ;
;  LEDR[1]       ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50        ;
;  LEDR[2]       ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; CLOCK_50        ;
;  LEDR[3]       ; CLOCK_50   ; 2.892 ; 2.892 ; Rise       ; CLOCK_50        ;
;  LEDR[4]       ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  LEDR[5]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  LEDR[6]       ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; CLOCK_50        ;
;  LEDR[7]       ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; CLOCK_50        ;
;  LEDR[8]       ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; CLOCK_50        ;
;  LEDR[9]       ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.451 ; 3.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.413 ; 3.413 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.423 ; 3.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.403 ; 3.403 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.424 ; 3.424 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.409 ; 3.409 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.429 ; 3.429 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.440 ; 3.440 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.440 ; 3.440 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.432 ; 3.432 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.434 ; 3.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.434 ; 3.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.441 ; 3.441 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.412 ; 3.412 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.412 ; 3.412 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.405 ; 3.405 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.399 ; 3.399 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.419 ; 3.419 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.411 ; 3.411 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 3.431 ; 3.431 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.444 ; 3.444 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 1.344 ; 1.344 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.190 ; 1.190 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; CLOCK_50        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.131 ; 0.131 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.187 ; 1.187 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.197 ; 1.197 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.197 ; 1.197 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.150 ; 1.150 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.172 ; 1.172 ; Rise       ; CLOCK_50        ;
; GPIO_1[*]      ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; CLOCK_50        ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; CLOCK_50        ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 1.170 ; 1.170 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 1.151 ; 1.151 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 1.151 ; 1.151 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 1.196 ; 1.196 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 1.189 ; 1.189 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 1.146 ; 1.146 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 1.171 ; 1.171 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; CLOCK_50        ;
; LEDR[*]        ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
;  LEDR[0]       ; CLOCK_50   ; 1.185 ; 1.185 ; Rise       ; CLOCK_50        ;
;  LEDR[1]       ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; CLOCK_50        ;
;  LEDR[2]       ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; CLOCK_50        ;
;  LEDR[3]       ; CLOCK_50   ; 1.201 ; 1.201 ; Rise       ; CLOCK_50        ;
;  LEDR[4]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  LEDR[5]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  LEDR[6]       ; CLOCK_50   ; 1.191 ; 1.191 ; Rise       ; CLOCK_50        ;
;  LEDR[7]       ; CLOCK_50   ; 1.179 ; 1.179 ; Rise       ; CLOCK_50        ;
;  LEDR[8]       ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; CLOCK_50        ;
;  LEDR[9]       ; CLOCK_50   ; 1.152 ; 1.152 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.423 ; 1.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.472 ; 1.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.433 ; 1.433 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.443 ; 1.443 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.423 ; 1.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.442 ; 1.442 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.445 ; 1.445 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.432 ; 1.432 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.451 ; 1.451 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.422 ; 1.422 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.459 ; 1.459 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.454 ; 1.454 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.462 ; 1.462 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.434 ; 1.434 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.426 ; 1.426 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.422 ; 1.422 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.442 ; 1.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.431 ; 1.431 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 1.451 ; 1.451 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 1.441 ; 1.441 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 1.436 ; 1.436 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 1.464 ; 1.464 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.131 ; 0.131 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2234562  ; 64       ; 224      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2234562  ; 64       ; 224      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2441     ; 0        ; 32       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2441     ; 0        ; 32       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 116   ; 116  ;
; Unconstrained Output Port Paths ; 148   ; 148  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 25 11:05:57 2022
Info: Command: quartus_sta DE1_Basic_Computer -c DE1_Basic_Computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_cpu.sdc'
Info (332104): Reading SDC File: 'DE1_Basic_Computer.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(44): system_clock could not be matched with a port
Warning (332049): Ignored create_clock at DE1_Basic_Computer.out.sdc(44): Argument <targets> is an empty collection
    Info (332050): create_clock -name {system_clock} -period 10.000 -waveform { 0.000 5.000 } [get_ports {system_clock}]
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(113): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|nios_system_cpu_traceram_lpm_dram_bdp_component_module:nios_system_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE1_Basic_Computer.out.sdc(113): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|nios_system_cpu_traceram_lpm_dram_bdp_component_module:nios_system_cpu_traceram_lpm_dram_bdp_component*address*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck|*sr*}]
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(114): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|nios_system_cpu_traceram_lpm_dram_bdp_component_module:nios_system_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE1_Basic_Computer.out.sdc(114): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|nios_system_cpu_traceram_lpm_dram_bdp_component_module:nios_system_cpu_traceram_lpm_dram_bdp_component*we_reg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck|*sr*}]
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(115): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|*trc_im_addr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE1_Basic_Computer.out.sdc(115): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|*trc_im_addr*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck|*sr*}]
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(116): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|*trc_wrap could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE1_Basic_Computer.out.sdc(116): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im|*trc_wrap}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck|*sr*}]
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(117): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace|trc_ctrl_reg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE1_Basic_Computer.out.sdc(117): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace|trc_ctrl_reg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck|*sr*}]
Warning (332174): Ignored filter at DE1_Basic_Computer.out.sdc(118): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace|d1_debugack could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE1_Basic_Computer.out.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace|d1_debugack}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck|*sr*}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: neg_3ns|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: neg_3ns|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.629
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.629      -161.568 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 1.870
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.870         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.863
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.863         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 CLOCK_50 
    Info (332119):     0.000         0.000 DRAM_CLK 
    Info (332119):     7.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.629
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.629 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|nios_system_cpu:cpu|d_address[25]
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|E_wr_dst_reg_from_D
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.111      0.111  R        clock network delay
    Info (332115):      0.388      0.277     uTco  nios_system:NiosII|nios_system_cpu:cpu|d_address[25]
    Info (332115):      0.388      0.000 RR  CELL  NiosII|cpu|d_address[25]|regout
    Info (332115):      0.790      0.402 RR    IC  NiosII|addr_router_001|Equal3~1|datac
    Info (332115):      1.112      0.322 RF  CELL  NiosII|addr_router_001|Equal3~1|combout
    Info (332115):      1.429      0.317 FF    IC  NiosII|addr_router_001|Equal1~1|dataa
    Info (332115):      1.936      0.507 FF  CELL  NiosII|addr_router_001|Equal1~1|combout
    Info (332115):      2.247      0.311 FF    IC  NiosII|addr_router_001|Equal10~1|datab
    Info (332115):      2.738      0.491 FF  CELL  NiosII|addr_router_001|Equal10~1|combout
    Info (332115):      3.270      0.532 FF    IC  NiosII|addr_router_001|src_channel[10]~0|datab
    Info (332115):      3.791      0.521 FF  CELL  NiosII|addr_router_001|src_channel[10]~0|combout
    Info (332115):      4.696      0.905 FF    IC  NiosII|cmd_xbar_demux_001|WideOr0~1|datad
    Info (332115):      4.873      0.177 FR  CELL  NiosII|cmd_xbar_demux_001|WideOr0~1|combout
    Info (332115):      5.170      0.297 RR    IC  NiosII|cmd_xbar_demux_001|WideOr0~2|datad
    Info (332115):      5.348      0.178 RR  CELL  NiosII|cmd_xbar_demux_001|WideOr0~2|combout
    Info (332115):      6.236      0.888 RR    IC  NiosII|cmd_xbar_demux_001|WideOr0~6|dataa
    Info (332115):      6.781      0.545 RR  CELL  NiosII|cmd_xbar_demux_001|WideOr0~6|combout
    Info (332115):      7.106      0.325 RR    IC  NiosII|cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3|datab
    Info (332115):      7.597      0.491 RF  CELL  NiosII|cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3|combout
    Info (332115):      7.951      0.354 FF    IC  NiosII|cpu|A_stall|datad
    Info (332115):      8.129      0.178 FR  CELL  NiosII|cpu|A_stall|combout
    Info (332115):     10.013      1.884 RR    IC  NiosII|cpu|E_wr_dst_reg_from_D|ena
    Info (332115):     10.771      0.758 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|E_wr_dst_reg_from_D
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     10.104      0.104  R        clock network delay
    Info (332115):     10.142      0.038     uTsu  nios_system:NiosII|nios_system_cpu:cpu|E_wr_dst_reg_from_D
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.771
    Info (332115): Data Required Time :    10.142
    Info (332115): Slack              :    -0.629 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.445 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.104      0.104  R        clock network delay
    Info (332115):      0.381      0.277     uTco  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115):      0.381      0.000 FF  CELL  NiosII|cpu|A_mul_cnt[0]|regout
    Info (332115):      0.381      0.000 FF    IC  NiosII|cpu|A_mul_cnt_nxt[0]~2|datac
    Info (332115):      0.739      0.358 FR  CELL  NiosII|cpu|A_mul_cnt_nxt[0]~2|combout
    Info (332115):      0.739      0.000 RR    IC  NiosII|cpu|A_mul_cnt[0]|datain
    Info (332115):      0.835      0.096 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.104      0.104  R        clock network delay
    Info (332115):      0.390      0.286      uTh  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.835
    Info (332115): Data Required Time :     0.390
    Info (332115): Slack              :     0.445 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.870
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.870 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.109      0.109  R        clock network delay
    Info (332115):      0.386      0.277     uTco  nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      0.386      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst|regout
    Info (332115):      1.431      1.045 RR    IC  NiosII|rst_controller|r_sync_rst~clkctrl|inclk[0]
    Info (332115):      1.431      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst~clkctrl|outclk
    Info (332115):      2.406      0.975 RR    IC  NiosII|cpu|Mn_rot_step2[0]|aclr
    Info (332115):      3.254      0.848 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      5.086      0.086  F        clock network delay
    Info (332115):      5.124      0.038     uTsu  nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.254
    Info (332115): Data Required Time :     5.124
    Info (332115): Slack              :     1.870 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.863
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.863 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|D_pc[1]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.109      0.109  R        clock network delay
    Info (332115):      0.386      0.277     uTco  nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      0.386      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst|regout
    Info (332115):      1.431      1.045 RR    IC  NiosII|rst_controller|r_sync_rst~clkctrl|inclk[0]
    Info (332115):      1.431      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst~clkctrl|outclk
    Info (332115):      2.396      0.965 RR    IC  NiosII|cpu|D_pc[1]|aclr
    Info (332115):      3.244      0.848 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|D_pc[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.095      0.095  R        clock network delay
    Info (332115):      0.381      0.286      uTh  nios_system:NiosII|nios_system_cpu:cpu|D_pc[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.244
    Info (332115): Data Required Time :     0.381
    Info (332115): Slack              :     2.863 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.000
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.000 
    Info (332113): ===================================================================
    Info (332113): Node             : DRAM_CLK
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :    10.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     0.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.000
    Info (332113): Targets: [get_clocks {DRAM_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.000 
    Info (332113): ===================================================================
    Info (332113): Node             : DRAM_CLK
    Info (332113): Clock            : DRAM_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :    10.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     0.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.531
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 7.531 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.469
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     7.531
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: neg_3ns|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: neg_3ns|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 3.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.720         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.131
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.131         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.734         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 1.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.667         0.000 CLOCK_50 
    Info (332119):     1.667         0.000 DRAM_CLK 
    Info (332119):     7.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.720
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.720 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[14]
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.278     -0.278  R        clock network delay
    Info (332115):     -0.137      0.141     uTco  nios_system:NiosII|nios_system_cpu:cpu|M_rot_step1[14]
    Info (332115):     -0.137      0.000 RR  CELL  NiosII|cpu|M_rot_step1[14]|regout
    Info (332115):      0.495      0.632 RR    IC  NiosII|cpu|Mn_rot_step2[18]~17|datab
    Info (332115):      0.670      0.175 RR  CELL  NiosII|cpu|Mn_rot_step2[18]~17|combout
    Info (332115):      0.860      0.190 RR    IC  NiosII|cpu|Mn_rot_step2[26]|sdata
    Info (332115):      1.045      0.185 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      4.733     -0.267  F        clock network delay
    Info (332115):      4.765      0.032     uTsu  nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[26]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.045
    Info (332115): Data Required Time :     4.765
    Info (332115): Slack              :     3.720 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.264     -0.264  R        clock network delay
    Info (332115):     -0.123      0.141     uTco  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115):     -0.123      0.000 FF  CELL  NiosII|cpu|A_mul_cnt[0]|regout
    Info (332115):     -0.123      0.000 FF    IC  NiosII|cpu|A_mul_cnt_nxt[0]~2|datac
    Info (332115):      0.061      0.184 FR  CELL  NiosII|cpu|A_mul_cnt_nxt[0]~2|combout
    Info (332115):      0.061      0.000 RR    IC  NiosII|cpu|A_mul_cnt[0]|datain
    Info (332115):      0.103      0.042 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     -0.264     -0.264  R        clock network delay
    Info (332115):     -0.112      0.152      uTh  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.103
    Info (332115): Data Required Time :    -0.112
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.131
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.131 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.259     -0.259  R        clock network delay
    Info (332115):     -0.118      0.141     uTco  nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):     -0.118      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst|regout
    Info (332115):      0.476      0.594 RR    IC  NiosII|rst_controller|r_sync_rst~clkctrl|inclk[0]
    Info (332115):      0.476      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst~clkctrl|outclk
    Info (332115):      1.189      0.713 RR    IC  NiosII|cpu|Mn_rot_step2[3]|aclr
    Info (332115):      1.634      0.445 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      4.733     -0.267  F        clock network delay
    Info (332115):      4.765      0.032     uTsu  nios_system:NiosII|nios_system_cpu:cpu|Mn_rot_step2[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.634
    Info (332115): Data Required Time :     4.765
    Info (332115): Slack              :     3.131 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.734
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.734 
    Info (332115): ===================================================================
    Info (332115): From Node    : nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.259     -0.259  R        clock network delay
    Info (332115):     -0.118      0.141     uTco  nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):     -0.118      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst|regout
    Info (332115):      0.476      0.594 RR    IC  NiosII|rst_controller|r_sync_rst~clkctrl|inclk[0]
    Info (332115):      0.476      0.000 RR  CELL  NiosII|rst_controller|r_sync_rst~clkctrl|outclk
    Info (332115):      1.177      0.701 RR    IC  NiosII|cpu|A_mul_cnt[0]|aclr
    Info (332115):      1.622      0.445 RR  CELL  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     -0.264     -0.264  R        clock network delay
    Info (332115):     -0.112      0.152      uTh  nios_system:NiosII|nios_system_cpu:cpu|A_mul_cnt[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.622
    Info (332115): Data Required Time :    -0.112
    Info (332115): Slack              :     1.734 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.667
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1.667 
    Info (332113): ===================================================================
    Info (332113): Node             : DRAM_CLK
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     8.333
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     1.667
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.667
    Info (332113): Targets: [get_clocks {DRAM_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1.667 
    Info (332113): ===================================================================
    Info (332113): Node             : DRAM_CLK
    Info (332113): Clock            : DRAM_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     8.333
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     1.667
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.778
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 7.778 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.222
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     7.778
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Wed May 25 11:05:59 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


