{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687733189738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687733189739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 19:46:29 2023 " "Processing started: Sun Jun 25 19:46:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687733189739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733189739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733189739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687733190353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687733190354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reader-behave " "Found design unit 1: reader-behave" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199901 ""} { "Info" "ISGN_ENTITY_NAME" "1 reader " "Found entity 1: reader" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733199901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199919 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733199919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199920 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733199920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COBS_Encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file COBS_Encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COBS_Encode-rtl " "Found design unit 1: COBS_Encode-rtl" {  } { { "COBS_Encode.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/COBS_Encode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199931 ""} { "Info" "ISGN_ENTITY_NAME" "1 COBS_Encode " "Found entity 1: COBS_Encode" {  } { { "COBS_Encode.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/COBS_Encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733199931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc16-rtl " "Found design unit 1: crc16-rtl" {  } { { "CRC16.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/CRC16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199949 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc16 " "Found entity 1: crc16" {  } { { "CRC16.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/CRC16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687733199949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733199949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reader " "Elaborating entity \"reader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687733200257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len reader.vhd(25) " "Verilog HDL or VHDL warning at reader.vhd(25): object \"len\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687733200262 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc reader.vhd(26) " "Verilog HDL or VHDL warning at reader.vhd(26): object \"crc\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687733200263 "|reader"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_TX_DV reader.vhd(65) " "VHDL Signal Declaration warning at reader.vhd(65): used explicit default value for signal \"r_TX_DV\" because signal was never assigned a value" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687733200264 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_TX_SERIAL reader.vhd(66) " "Verilog HDL or VHDL warning at reader.vhd(66): object \"w_TX_SERIAL\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687733200264 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_len reader.vhd(178) " "VHDL Process Statement warning at reader.vhd(178): inferring latch(es) for signal or variable \"aux_len\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687733200290 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_crc reader.vhd(178) " "VHDL Process Statement warning at reader.vhd(178): inferring latch(es) for signal or variable \"aux_crc\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687733200290 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pay reader.vhd(178) " "VHDL Process Statement warning at reader.vhd(178): inferring latch(es) for signal or variable \"pay\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687733200290 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "payload reader.vhd(178) " "VHDL Process Statement warning at reader.vhd(178): inferring latch(es) for signal or variable \"payload\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687733200291 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_full reader.vhd(178) " "VHDL Process Statement warning at reader.vhd(178): inferring latch(es) for signal or variable \"data_full\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687733200292 "|reader"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_proc reader.vhd(250) " "VHDL Process Statement warning at reader.vhd(250): signal \"next_proc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687733200292 "|reader"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data reader.vhd(254) " "VHDL Process Statement warning at reader.vhd(254): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687733200292 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "const reader.vhd(243) " "VHDL Process Statement warning at reader.vhd(243): inferring latch(es) for signal or variable \"const\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687733200294 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_full reader.vhd(178) " "Inferred latch for \"data_full\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200304 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[0\] reader.vhd(178) " "Inferred latch for \"payload\[0\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200304 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[1\] reader.vhd(178) " "Inferred latch for \"payload\[1\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200304 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[2\] reader.vhd(178) " "Inferred latch for \"payload\[2\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200304 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[3\] reader.vhd(178) " "Inferred latch for \"payload\[3\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[4\] reader.vhd(178) " "Inferred latch for \"payload\[4\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[5\] reader.vhd(178) " "Inferred latch for \"payload\[5\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[6\] reader.vhd(178) " "Inferred latch for \"payload\[6\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[7\] reader.vhd(178) " "Inferred latch for \"payload\[7\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[8\] reader.vhd(178) " "Inferred latch for \"payload\[8\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[9\] reader.vhd(178) " "Inferred latch for \"payload\[9\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[10\] reader.vhd(178) " "Inferred latch for \"payload\[10\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[11\] reader.vhd(178) " "Inferred latch for \"payload\[11\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[12\] reader.vhd(178) " "Inferred latch for \"payload\[12\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[13\] reader.vhd(178) " "Inferred latch for \"payload\[13\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[14\] reader.vhd(178) " "Inferred latch for \"payload\[14\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[15\] reader.vhd(178) " "Inferred latch for \"payload\[15\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[16\] reader.vhd(178) " "Inferred latch for \"payload\[16\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[17\] reader.vhd(178) " "Inferred latch for \"payload\[17\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[18\] reader.vhd(178) " "Inferred latch for \"payload\[18\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200305 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[19\] reader.vhd(178) " "Inferred latch for \"payload\[19\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[20\] reader.vhd(178) " "Inferred latch for \"payload\[20\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[21\] reader.vhd(178) " "Inferred latch for \"payload\[21\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[22\] reader.vhd(178) " "Inferred latch for \"payload\[22\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[23\] reader.vhd(178) " "Inferred latch for \"payload\[23\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[24\] reader.vhd(178) " "Inferred latch for \"payload\[24\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[25\] reader.vhd(178) " "Inferred latch for \"payload\[25\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[26\] reader.vhd(178) " "Inferred latch for \"payload\[26\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[27\] reader.vhd(178) " "Inferred latch for \"payload\[27\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[28\] reader.vhd(178) " "Inferred latch for \"payload\[28\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[29\] reader.vhd(178) " "Inferred latch for \"payload\[29\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[30\] reader.vhd(178) " "Inferred latch for \"payload\[30\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[31\] reader.vhd(178) " "Inferred latch for \"payload\[31\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[32\] reader.vhd(178) " "Inferred latch for \"payload\[32\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[33\] reader.vhd(178) " "Inferred latch for \"payload\[33\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[34\] reader.vhd(178) " "Inferred latch for \"payload\[34\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[35\] reader.vhd(178) " "Inferred latch for \"payload\[35\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[36\] reader.vhd(178) " "Inferred latch for \"payload\[36\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200306 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[37\] reader.vhd(178) " "Inferred latch for \"payload\[37\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[38\] reader.vhd(178) " "Inferred latch for \"payload\[38\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[39\] reader.vhd(178) " "Inferred latch for \"payload\[39\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[40\] reader.vhd(178) " "Inferred latch for \"payload\[40\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[41\] reader.vhd(178) " "Inferred latch for \"payload\[41\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[42\] reader.vhd(178) " "Inferred latch for \"payload\[42\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[43\] reader.vhd(178) " "Inferred latch for \"payload\[43\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[44\] reader.vhd(178) " "Inferred latch for \"payload\[44\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[45\] reader.vhd(178) " "Inferred latch for \"payload\[45\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[46\] reader.vhd(178) " "Inferred latch for \"payload\[46\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[47\] reader.vhd(178) " "Inferred latch for \"payload\[47\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[48\] reader.vhd(178) " "Inferred latch for \"payload\[48\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[49\] reader.vhd(178) " "Inferred latch for \"payload\[49\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[50\] reader.vhd(178) " "Inferred latch for \"payload\[50\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[51\] reader.vhd(178) " "Inferred latch for \"payload\[51\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[52\] reader.vhd(178) " "Inferred latch for \"payload\[52\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200307 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[53\] reader.vhd(178) " "Inferred latch for \"payload\[53\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[54\] reader.vhd(178) " "Inferred latch for \"payload\[54\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[55\] reader.vhd(178) " "Inferred latch for \"payload\[55\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[56\] reader.vhd(178) " "Inferred latch for \"payload\[56\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[57\] reader.vhd(178) " "Inferred latch for \"payload\[57\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[58\] reader.vhd(178) " "Inferred latch for \"payload\[58\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[59\] reader.vhd(178) " "Inferred latch for \"payload\[59\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[60\] reader.vhd(178) " "Inferred latch for \"payload\[60\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[61\] reader.vhd(178) " "Inferred latch for \"payload\[61\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[62\] reader.vhd(178) " "Inferred latch for \"payload\[62\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[63\] reader.vhd(178) " "Inferred latch for \"payload\[63\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[64\] reader.vhd(178) " "Inferred latch for \"payload\[64\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[65\] reader.vhd(178) " "Inferred latch for \"payload\[65\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[66\] reader.vhd(178) " "Inferred latch for \"payload\[66\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[67\] reader.vhd(178) " "Inferred latch for \"payload\[67\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200308 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[68\] reader.vhd(178) " "Inferred latch for \"payload\[68\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[69\] reader.vhd(178) " "Inferred latch for \"payload\[69\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[70\] reader.vhd(178) " "Inferred latch for \"payload\[70\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[71\] reader.vhd(178) " "Inferred latch for \"payload\[71\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[72\] reader.vhd(178) " "Inferred latch for \"payload\[72\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[73\] reader.vhd(178) " "Inferred latch for \"payload\[73\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[74\] reader.vhd(178) " "Inferred latch for \"payload\[74\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[75\] reader.vhd(178) " "Inferred latch for \"payload\[75\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[76\] reader.vhd(178) " "Inferred latch for \"payload\[76\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[77\] reader.vhd(178) " "Inferred latch for \"payload\[77\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[78\] reader.vhd(178) " "Inferred latch for \"payload\[78\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[79\] reader.vhd(178) " "Inferred latch for \"payload\[79\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[80\] reader.vhd(178) " "Inferred latch for \"payload\[80\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[81\] reader.vhd(178) " "Inferred latch for \"payload\[81\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[82\] reader.vhd(178) " "Inferred latch for \"payload\[82\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[83\] reader.vhd(178) " "Inferred latch for \"payload\[83\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[84\] reader.vhd(178) " "Inferred latch for \"payload\[84\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200309 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[85\] reader.vhd(178) " "Inferred latch for \"payload\[85\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[86\] reader.vhd(178) " "Inferred latch for \"payload\[86\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[87\] reader.vhd(178) " "Inferred latch for \"payload\[87\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[88\] reader.vhd(178) " "Inferred latch for \"payload\[88\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[89\] reader.vhd(178) " "Inferred latch for \"payload\[89\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[90\] reader.vhd(178) " "Inferred latch for \"payload\[90\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[91\] reader.vhd(178) " "Inferred latch for \"payload\[91\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[92\] reader.vhd(178) " "Inferred latch for \"payload\[92\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[93\] reader.vhd(178) " "Inferred latch for \"payload\[93\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[94\] reader.vhd(178) " "Inferred latch for \"payload\[94\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[95\] reader.vhd(178) " "Inferred latch for \"payload\[95\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[96\] reader.vhd(178) " "Inferred latch for \"payload\[96\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[97\] reader.vhd(178) " "Inferred latch for \"payload\[97\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[98\] reader.vhd(178) " "Inferred latch for \"payload\[98\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[99\] reader.vhd(178) " "Inferred latch for \"payload\[99\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[100\] reader.vhd(178) " "Inferred latch for \"payload\[100\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[101\] reader.vhd(178) " "Inferred latch for \"payload\[101\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[102\] reader.vhd(178) " "Inferred latch for \"payload\[102\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200310 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[103\] reader.vhd(178) " "Inferred latch for \"payload\[103\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[104\] reader.vhd(178) " "Inferred latch for \"payload\[104\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[105\] reader.vhd(178) " "Inferred latch for \"payload\[105\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[106\] reader.vhd(178) " "Inferred latch for \"payload\[106\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[107\] reader.vhd(178) " "Inferred latch for \"payload\[107\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[108\] reader.vhd(178) " "Inferred latch for \"payload\[108\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[109\] reader.vhd(178) " "Inferred latch for \"payload\[109\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[110\] reader.vhd(178) " "Inferred latch for \"payload\[110\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[111\] reader.vhd(178) " "Inferred latch for \"payload\[111\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[112\] reader.vhd(178) " "Inferred latch for \"payload\[112\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[113\] reader.vhd(178) " "Inferred latch for \"payload\[113\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[114\] reader.vhd(178) " "Inferred latch for \"payload\[114\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[115\] reader.vhd(178) " "Inferred latch for \"payload\[115\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[116\] reader.vhd(178) " "Inferred latch for \"payload\[116\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[117\] reader.vhd(178) " "Inferred latch for \"payload\[117\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[118\] reader.vhd(178) " "Inferred latch for \"payload\[118\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[119\] reader.vhd(178) " "Inferred latch for \"payload\[119\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[120\] reader.vhd(178) " "Inferred latch for \"payload\[120\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[121\] reader.vhd(178) " "Inferred latch for \"payload\[121\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200311 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[122\] reader.vhd(178) " "Inferred latch for \"payload\[122\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[123\] reader.vhd(178) " "Inferred latch for \"payload\[123\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[124\] reader.vhd(178) " "Inferred latch for \"payload\[124\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[125\] reader.vhd(178) " "Inferred latch for \"payload\[125\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[126\] reader.vhd(178) " "Inferred latch for \"payload\[126\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[127\] reader.vhd(178) " "Inferred latch for \"payload\[127\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[128\] reader.vhd(178) " "Inferred latch for \"payload\[128\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[129\] reader.vhd(178) " "Inferred latch for \"payload\[129\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[130\] reader.vhd(178) " "Inferred latch for \"payload\[130\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[131\] reader.vhd(178) " "Inferred latch for \"payload\[131\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[132\] reader.vhd(178) " "Inferred latch for \"payload\[132\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[133\] reader.vhd(178) " "Inferred latch for \"payload\[133\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[134\] reader.vhd(178) " "Inferred latch for \"payload\[134\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[135\] reader.vhd(178) " "Inferred latch for \"payload\[135\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[136\] reader.vhd(178) " "Inferred latch for \"payload\[136\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[137\] reader.vhd(178) " "Inferred latch for \"payload\[137\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[138\] reader.vhd(178) " "Inferred latch for \"payload\[138\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[139\] reader.vhd(178) " "Inferred latch for \"payload\[139\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[140\] reader.vhd(178) " "Inferred latch for \"payload\[140\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200312 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[141\] reader.vhd(178) " "Inferred latch for \"payload\[141\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[142\] reader.vhd(178) " "Inferred latch for \"payload\[142\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[143\] reader.vhd(178) " "Inferred latch for \"payload\[143\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[144\] reader.vhd(178) " "Inferred latch for \"payload\[144\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[145\] reader.vhd(178) " "Inferred latch for \"payload\[145\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[146\] reader.vhd(178) " "Inferred latch for \"payload\[146\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[147\] reader.vhd(178) " "Inferred latch for \"payload\[147\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[148\] reader.vhd(178) " "Inferred latch for \"payload\[148\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[149\] reader.vhd(178) " "Inferred latch for \"payload\[149\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[150\] reader.vhd(178) " "Inferred latch for \"payload\[150\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[151\] reader.vhd(178) " "Inferred latch for \"payload\[151\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[152\] reader.vhd(178) " "Inferred latch for \"payload\[152\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[153\] reader.vhd(178) " "Inferred latch for \"payload\[153\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[154\] reader.vhd(178) " "Inferred latch for \"payload\[154\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[155\] reader.vhd(178) " "Inferred latch for \"payload\[155\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[156\] reader.vhd(178) " "Inferred latch for \"payload\[156\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[157\] reader.vhd(178) " "Inferred latch for \"payload\[157\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[158\] reader.vhd(178) " "Inferred latch for \"payload\[158\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200313 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[159\] reader.vhd(178) " "Inferred latch for \"payload\[159\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[160\] reader.vhd(178) " "Inferred latch for \"payload\[160\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[161\] reader.vhd(178) " "Inferred latch for \"payload\[161\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[162\] reader.vhd(178) " "Inferred latch for \"payload\[162\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[163\] reader.vhd(178) " "Inferred latch for \"payload\[163\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[164\] reader.vhd(178) " "Inferred latch for \"payload\[164\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[165\] reader.vhd(178) " "Inferred latch for \"payload\[165\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[166\] reader.vhd(178) " "Inferred latch for \"payload\[166\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[167\] reader.vhd(178) " "Inferred latch for \"payload\[167\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[168\] reader.vhd(178) " "Inferred latch for \"payload\[168\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[169\] reader.vhd(178) " "Inferred latch for \"payload\[169\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[170\] reader.vhd(178) " "Inferred latch for \"payload\[170\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[171\] reader.vhd(178) " "Inferred latch for \"payload\[171\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[172\] reader.vhd(178) " "Inferred latch for \"payload\[172\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[173\] reader.vhd(178) " "Inferred latch for \"payload\[173\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[174\] reader.vhd(178) " "Inferred latch for \"payload\[174\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[175\] reader.vhd(178) " "Inferred latch for \"payload\[175\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[176\] reader.vhd(178) " "Inferred latch for \"payload\[176\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200314 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[177\] reader.vhd(178) " "Inferred latch for \"payload\[177\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[178\] reader.vhd(178) " "Inferred latch for \"payload\[178\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[179\] reader.vhd(178) " "Inferred latch for \"payload\[179\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[180\] reader.vhd(178) " "Inferred latch for \"payload\[180\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[181\] reader.vhd(178) " "Inferred latch for \"payload\[181\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[182\] reader.vhd(178) " "Inferred latch for \"payload\[182\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[183\] reader.vhd(178) " "Inferred latch for \"payload\[183\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[184\] reader.vhd(178) " "Inferred latch for \"payload\[184\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[185\] reader.vhd(178) " "Inferred latch for \"payload\[185\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[186\] reader.vhd(178) " "Inferred latch for \"payload\[186\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[187\] reader.vhd(178) " "Inferred latch for \"payload\[187\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200315 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[188\] reader.vhd(178) " "Inferred latch for \"payload\[188\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[189\] reader.vhd(178) " "Inferred latch for \"payload\[189\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[190\] reader.vhd(178) " "Inferred latch for \"payload\[190\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[191\] reader.vhd(178) " "Inferred latch for \"payload\[191\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[192\] reader.vhd(178) " "Inferred latch for \"payload\[192\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[193\] reader.vhd(178) " "Inferred latch for \"payload\[193\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[194\] reader.vhd(178) " "Inferred latch for \"payload\[194\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[195\] reader.vhd(178) " "Inferred latch for \"payload\[195\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[196\] reader.vhd(178) " "Inferred latch for \"payload\[196\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[197\] reader.vhd(178) " "Inferred latch for \"payload\[197\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[198\] reader.vhd(178) " "Inferred latch for \"payload\[198\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200316 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[199\] reader.vhd(178) " "Inferred latch for \"payload\[199\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload\[200\] reader.vhd(178) " "Inferred latch for \"payload\[200\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[0\] reader.vhd(178) " "Inferred latch for \"pay\[0\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[1\] reader.vhd(178) " "Inferred latch for \"pay\[1\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[2\] reader.vhd(178) " "Inferred latch for \"pay\[2\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[3\] reader.vhd(178) " "Inferred latch for \"pay\[3\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[4\] reader.vhd(178) " "Inferred latch for \"pay\[4\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[5\] reader.vhd(178) " "Inferred latch for \"pay\[5\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[6\] reader.vhd(178) " "Inferred latch for \"pay\[6\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200317 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[7\] reader.vhd(178) " "Inferred latch for \"pay\[7\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[8\] reader.vhd(178) " "Inferred latch for \"pay\[8\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[9\] reader.vhd(178) " "Inferred latch for \"pay\[9\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[10\] reader.vhd(178) " "Inferred latch for \"pay\[10\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[11\] reader.vhd(178) " "Inferred latch for \"pay\[11\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[12\] reader.vhd(178) " "Inferred latch for \"pay\[12\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[13\] reader.vhd(178) " "Inferred latch for \"pay\[13\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200318 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[14\] reader.vhd(178) " "Inferred latch for \"pay\[14\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[15\] reader.vhd(178) " "Inferred latch for \"pay\[15\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[16\] reader.vhd(178) " "Inferred latch for \"pay\[16\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[17\] reader.vhd(178) " "Inferred latch for \"pay\[17\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[18\] reader.vhd(178) " "Inferred latch for \"pay\[18\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[19\] reader.vhd(178) " "Inferred latch for \"pay\[19\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[20\] reader.vhd(178) " "Inferred latch for \"pay\[20\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[21\] reader.vhd(178) " "Inferred latch for \"pay\[21\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[22\] reader.vhd(178) " "Inferred latch for \"pay\[22\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200319 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[23\] reader.vhd(178) " "Inferred latch for \"pay\[23\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[24\] reader.vhd(178) " "Inferred latch for \"pay\[24\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[25\] reader.vhd(178) " "Inferred latch for \"pay\[25\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[26\] reader.vhd(178) " "Inferred latch for \"pay\[26\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[27\] reader.vhd(178) " "Inferred latch for \"pay\[27\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[28\] reader.vhd(178) " "Inferred latch for \"pay\[28\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[29\] reader.vhd(178) " "Inferred latch for \"pay\[29\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[30\] reader.vhd(178) " "Inferred latch for \"pay\[30\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pay\[31\] reader.vhd(178) " "Inferred latch for \"pay\[31\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[0\] reader.vhd(178) " "Inferred latch for \"aux_crc\[0\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[1\] reader.vhd(178) " "Inferred latch for \"aux_crc\[1\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[2\] reader.vhd(178) " "Inferred latch for \"aux_crc\[2\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[3\] reader.vhd(178) " "Inferred latch for \"aux_crc\[3\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[4\] reader.vhd(178) " "Inferred latch for \"aux_crc\[4\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[5\] reader.vhd(178) " "Inferred latch for \"aux_crc\[5\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[6\] reader.vhd(178) " "Inferred latch for \"aux_crc\[6\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200320 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[7\] reader.vhd(178) " "Inferred latch for \"aux_crc\[7\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[8\] reader.vhd(178) " "Inferred latch for \"aux_crc\[8\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[9\] reader.vhd(178) " "Inferred latch for \"aux_crc\[9\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[10\] reader.vhd(178) " "Inferred latch for \"aux_crc\[10\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[11\] reader.vhd(178) " "Inferred latch for \"aux_crc\[11\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[12\] reader.vhd(178) " "Inferred latch for \"aux_crc\[12\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[13\] reader.vhd(178) " "Inferred latch for \"aux_crc\[13\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[14\] reader.vhd(178) " "Inferred latch for \"aux_crc\[14\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[15\] reader.vhd(178) " "Inferred latch for \"aux_crc\[15\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[16\] reader.vhd(178) " "Inferred latch for \"aux_crc\[16\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[17\] reader.vhd(178) " "Inferred latch for \"aux_crc\[17\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[18\] reader.vhd(178) " "Inferred latch for \"aux_crc\[18\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[19\] reader.vhd(178) " "Inferred latch for \"aux_crc\[19\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[20\] reader.vhd(178) " "Inferred latch for \"aux_crc\[20\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[21\] reader.vhd(178) " "Inferred latch for \"aux_crc\[21\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[22\] reader.vhd(178) " "Inferred latch for \"aux_crc\[22\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[23\] reader.vhd(178) " "Inferred latch for \"aux_crc\[23\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[24\] reader.vhd(178) " "Inferred latch for \"aux_crc\[24\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200321 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[25\] reader.vhd(178) " "Inferred latch for \"aux_crc\[25\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[26\] reader.vhd(178) " "Inferred latch for \"aux_crc\[26\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[27\] reader.vhd(178) " "Inferred latch for \"aux_crc\[27\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[28\] reader.vhd(178) " "Inferred latch for \"aux_crc\[28\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[29\] reader.vhd(178) " "Inferred latch for \"aux_crc\[29\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[30\] reader.vhd(178) " "Inferred latch for \"aux_crc\[30\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[31\] reader.vhd(178) " "Inferred latch for \"aux_crc\[31\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[0\] reader.vhd(178) " "Inferred latch for \"aux_len\[0\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[1\] reader.vhd(178) " "Inferred latch for \"aux_len\[1\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[2\] reader.vhd(178) " "Inferred latch for \"aux_len\[2\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[3\] reader.vhd(178) " "Inferred latch for \"aux_len\[3\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[4\] reader.vhd(178) " "Inferred latch for \"aux_len\[4\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[5\] reader.vhd(178) " "Inferred latch for \"aux_len\[5\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[6\] reader.vhd(178) " "Inferred latch for \"aux_len\[6\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[7\] reader.vhd(178) " "Inferred latch for \"aux_len\[7\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[8\] reader.vhd(178) " "Inferred latch for \"aux_len\[8\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[9\] reader.vhd(178) " "Inferred latch for \"aux_len\[9\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[10\] reader.vhd(178) " "Inferred latch for \"aux_len\[10\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[11\] reader.vhd(178) " "Inferred latch for \"aux_len\[11\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200322 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[12\] reader.vhd(178) " "Inferred latch for \"aux_len\[12\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[13\] reader.vhd(178) " "Inferred latch for \"aux_len\[13\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[14\] reader.vhd(178) " "Inferred latch for \"aux_len\[14\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[15\] reader.vhd(178) " "Inferred latch for \"aux_len\[15\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[16\] reader.vhd(178) " "Inferred latch for \"aux_len\[16\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[17\] reader.vhd(178) " "Inferred latch for \"aux_len\[17\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[18\] reader.vhd(178) " "Inferred latch for \"aux_len\[18\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[19\] reader.vhd(178) " "Inferred latch for \"aux_len\[19\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[20\] reader.vhd(178) " "Inferred latch for \"aux_len\[20\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[21\] reader.vhd(178) " "Inferred latch for \"aux_len\[21\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[22\] reader.vhd(178) " "Inferred latch for \"aux_len\[22\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[23\] reader.vhd(178) " "Inferred latch for \"aux_len\[23\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[24\] reader.vhd(178) " "Inferred latch for \"aux_len\[24\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[25\] reader.vhd(178) " "Inferred latch for \"aux_len\[25\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[26\] reader.vhd(178) " "Inferred latch for \"aux_len\[26\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[27\] reader.vhd(178) " "Inferred latch for \"aux_len\[27\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[28\] reader.vhd(178) " "Inferred latch for \"aux_len\[28\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[29\] reader.vhd(178) " "Inferred latch for \"aux_len\[29\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[30\] reader.vhd(178) " "Inferred latch for \"aux_len\[30\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200323 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[31\] reader.vhd(178) " "Inferred latch for \"aux_len\[31\]\" at reader.vhd(178)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733200324 "|reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_INST " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_INST\"" {  } { { "reader.vhd" "UART_TX_INST" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687733200616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_INST " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_INST\"" {  } { { "reader.vhd" "UART_RX_INST" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687733200622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COBS_Encode COBS_Encode:COBS_ENCODE_INST " "Elaborating entity \"COBS_Encode\" for hierarchy \"COBS_Encode:COBS_ENCODE_INST\"" {  } { { "reader.vhd" "COBS_ENCODE_INST" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687733200629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[31\] " "LATCH primitive \"aux_crc\[31\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[30\] " "LATCH primitive \"aux_crc\[30\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[29\] " "LATCH primitive \"aux_crc\[29\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[28\] " "LATCH primitive \"aux_crc\[28\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[27\] " "LATCH primitive \"aux_crc\[27\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[26\] " "LATCH primitive \"aux_crc\[26\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[25\] " "LATCH primitive \"aux_crc\[25\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[24\] " "LATCH primitive \"aux_crc\[24\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[23\] " "LATCH primitive \"aux_crc\[23\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[22\] " "LATCH primitive \"aux_crc\[22\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[21\] " "LATCH primitive \"aux_crc\[21\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[20\] " "LATCH primitive \"aux_crc\[20\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[19\] " "LATCH primitive \"aux_crc\[19\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[18\] " "LATCH primitive \"aux_crc\[18\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[17\] " "LATCH primitive \"aux_crc\[17\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[16\] " "LATCH primitive \"aux_crc\[16\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[15\] " "LATCH primitive \"aux_crc\[15\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[14\] " "LATCH primitive \"aux_crc\[14\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[13\] " "LATCH primitive \"aux_crc\[13\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[12\] " "LATCH primitive \"aux_crc\[12\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[11\] " "LATCH primitive \"aux_crc\[11\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[10\] " "LATCH primitive \"aux_crc\[10\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[9\] " "LATCH primitive \"aux_crc\[9\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[8\] " "LATCH primitive \"aux_crc\[8\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[7\] " "LATCH primitive \"aux_crc\[7\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[6\] " "LATCH primitive \"aux_crc\[6\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[5\] " "LATCH primitive \"aux_crc\[5\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[4\] " "LATCH primitive \"aux_crc\[4\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[3\] " "LATCH primitive \"aux_crc\[3\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[2\] " "LATCH primitive \"aux_crc\[2\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[0\] " "LATCH primitive \"aux_crc\[0\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_crc\[1\] " "LATCH primitive \"aux_crc\[1\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[31\] " "LATCH primitive \"aux_len\[31\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[30\] " "LATCH primitive \"aux_len\[30\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[29\] " "LATCH primitive \"aux_len\[29\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[28\] " "LATCH primitive \"aux_len\[28\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[27\] " "LATCH primitive \"aux_len\[27\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[26\] " "LATCH primitive \"aux_len\[26\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[25\] " "LATCH primitive \"aux_len\[25\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[24\] " "LATCH primitive \"aux_len\[24\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[23\] " "LATCH primitive \"aux_len\[23\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[22\] " "LATCH primitive \"aux_len\[22\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[21\] " "LATCH primitive \"aux_len\[21\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[20\] " "LATCH primitive \"aux_len\[20\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[19\] " "LATCH primitive \"aux_len\[19\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[18\] " "LATCH primitive \"aux_len\[18\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[17\] " "LATCH primitive \"aux_len\[17\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[16\] " "LATCH primitive \"aux_len\[16\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[15\] " "LATCH primitive \"aux_len\[15\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[14\] " "LATCH primitive \"aux_len\[14\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[13\] " "LATCH primitive \"aux_len\[13\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[12\] " "LATCH primitive \"aux_len\[12\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[11\] " "LATCH primitive \"aux_len\[11\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[10\] " "LATCH primitive \"aux_len\[10\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[9\] " "LATCH primitive \"aux_len\[9\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[8\] " "LATCH primitive \"aux_len\[8\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[7\] " "LATCH primitive \"aux_len\[7\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[6\] " "LATCH primitive \"aux_len\[6\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[5\] " "LATCH primitive \"aux_len\[5\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[4\] " "LATCH primitive \"aux_len\[4\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[3\] " "LATCH primitive \"aux_len\[3\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[2\] " "LATCH primitive \"aux_len\[2\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[0\] " "LATCH primitive \"aux_len\[0\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "aux_len\[1\] " "LATCH primitive \"aux_len\[1\]\" is permanently disabled" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 178 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687733375826 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[0\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[0\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[1\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[1\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[2\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[2\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[3\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[3\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[4\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[4\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[5\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[5\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[6\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[6\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[7\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[7\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687733376350 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1687733376350 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[0\]~synth " "Node \"w_RX_BYTE\[0\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[1\]~synth " "Node \"w_RX_BYTE\[1\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[2\]~synth " "Node \"w_RX_BYTE\[2\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[3\]~synth " "Node \"w_RX_BYTE\[3\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[4\]~synth " "Node \"w_RX_BYTE\[4\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[5\]~synth " "Node \"w_RX_BYTE\[5\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[6\]~synth " "Node \"w_RX_BYTE\[6\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[7\]~synth " "Node \"w_RX_BYTE\[7\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733376408 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687733376408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687733376775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687733377509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687733378227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687733378227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[0\] " "No output dependent on input pin \"r_TX_BYTE\[0\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[1\] " "No output dependent on input pin \"r_TX_BYTE\[1\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[2\] " "No output dependent on input pin \"r_TX_BYTE\[2\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[3\] " "No output dependent on input pin \"r_TX_BYTE\[3\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[4\] " "No output dependent on input pin \"r_TX_BYTE\[4\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[5\] " "No output dependent on input pin \"r_TX_BYTE\[5\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[6\] " "No output dependent on input pin \"r_TX_BYTE\[6\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[7\] " "No output dependent on input pin \"r_TX_BYTE\[7\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687733379326 "|reader|r_TX_BYTE[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687733379326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687733379359 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687733379359 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687733379359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687733379359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687733379359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687733379385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 19:49:39 2023 " "Processing ended: Sun Jun 25 19:49:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687733379385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:10 " "Elapsed time: 00:03:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687733379385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687733379385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687733379385 ""}
