{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 16:37:09 2009 " "Info: Processing started: Tue Sep 01 16:37:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo " "Info: Found entity 1: Tx_fifo" {  } { { "Tx_fifo.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_fifo " "Info: Found entity 1: Rx_fifo" {  } { { "Rx_fifo.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Ozy11.v(328) " "Warning (10273): Verilog HDL warning at Ozy11.v(328): extended using \"x\" or \"z\"" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ozy11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ozy11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ozy11 " "Info: Found entity 1: Ozy11" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 122 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ozy11 " "Info: Elaborating entity \"Ozy11\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_fifo Rx_fifo:Rx_fifo " "Info: Elaborating entity \"Rx_fifo\" for hierarchy \"Rx_fifo:Rx_fifo\"" {  } { { "Ozy11.v" "Rx_fifo" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Rx_fifo.v" "dcfifo_component" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Rx_fifo.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Rx_fifo.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_fifo.v" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tgk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_tgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tgk1 " "Info: Found entity 1: dcfifo_tgk1" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tgk1 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated " "Info: Elaborating entity \"dcfifo_tgk1\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ndb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ndb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ndb " "Info: Found entity 1: a_gray2bin_ndb" {  } { { "db/a_gray2bin_ndb.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_gray2bin_ndb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ndb Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_gray2bin_ndb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ndb\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_gray2bin_ndb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_tgk1.tdf" "wrptr_g_gray2bin" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r96 " "Info: Found entity 1: a_graycounter_r96" {  } { { "db/a_graycounter_r96.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_r96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r96 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_r96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_r96\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_r96:rdptr_g1p\"" {  } { { "db/dcfifo_tgk1.tdf" "rdptr_g1p" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g2c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g2c " "Info: Found entity 1: a_graycounter_g2c" {  } { { "db/a_graycounter_g2c.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_g2c.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g2c Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_g2c\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\"" {  } { { "db/dcfifo_tgk1.tdf" "wrptr_g1p" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f2c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f2c " "Info: Found entity 1: a_graycounter_f2c" {  } { { "db/a_graycounter_f2c.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_f2c.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f2c Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_f2c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_f2c\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_f2c:wrptr_gp\"" {  } { { "db/dcfifo_tgk1.tdf" "wrptr_gp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vpu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpu " "Info: Found entity 1: altsyncram_vpu" {  } { { "db/altsyncram_vpu.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpu Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram " "Info: Elaborating entity \"altsyncram_vpu\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\"" {  } { { "db/dcfifo_tgk1.tdf" "fifo_ram" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aec1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aec1 " "Info: Found entity 1: altsyncram_aec1" {  } { { "db/altsyncram_aec1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aec1 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5 " "Info: Elaborating entity \"altsyncram_aec1\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\"" {  } { { "db/altsyncram_vpu.tdf" "altsyncram5" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vpu.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_tgk1.tdf" "rdaclr" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lv7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lv7 " "Info: Found entity 1: alt_synch_pipe_lv7" {  } { { "db/alt_synch_pipe_lv7.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_lv7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lv7 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_lv7\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\"" {  } { { "db/dcfifo_tgk1.tdf" "rs_dgwp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 70 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Info: Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5 " "Info: Elaborating entity \"dffpipe_f09\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\"" {  } { { "db/alt_synch_pipe_lv7.tdf" "dffpipe5" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_lv7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Info: Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|dffpipe_c09:ws_brp " "Info: Elaborating entity \"dffpipe_c09\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|dffpipe_c09:ws_brp\"" {  } { { "db/dcfifo_tgk1.tdf" "ws_brp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mv7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mv7 " "Info: Found entity 1: alt_synch_pipe_mv7" {  } { { "db/alt_synch_pipe_mv7.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_mv7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mv7 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_mv7:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_mv7\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_mv7:ws_dgrp\"" {  } { { "db/dcfifo_tgk1.tdf" "ws_dgrp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Info: Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_g09.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_mv7:ws_dgrp\|dffpipe_g09:dffpipe8 " "Info: Elaborating entity \"dffpipe_g09\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_mv7:ws_dgrp\|dffpipe_g09:dffpipe8\"" {  } { { "db/alt_synch_pipe_mv7.tdf" "dffpipe8" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_mv7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_836.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_836 " "Info: Found entity 1: cmpr_836" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_836 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_836\" for hierarchy \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\"" {  } { { "db/dcfifo_tgk1.tdf" "rdempty_eq_comp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo Tx_fifo:Tx_fifo " "Info: Elaborating entity \"Tx_fifo\" for hierarchy \"Tx_fifo:Tx_fifo\"" {  } { { "Ozy11.v" "Tx_fifo" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Tx_fifo.v" "dcfifo_component" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\"" {  } { { "Tx_fifo.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Info: Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Tx_fifo.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_fifo.v" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_60n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_60n1 " "Info: Found entity 1: dcfifo_60n1" {  } { { "db/dcfifo_60n1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_60n1 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated " "Info: Elaborating entity \"dcfifo_60n1\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_mdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_mdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_mdb " "Info: Found entity 1: a_gray2bin_mdb" {  } { { "db/a_gray2bin_mdb.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_gray2bin_mdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_mdb Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_gray2bin_mdb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_mdb\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_gray2bin_mdb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_60n1.tdf" "wrptr_g_gray2bin" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q96 " "Info: Found entity 1: a_graycounter_q96" {  } { { "db/a_graycounter_q96.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_q96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q96 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_q96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q96\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_q96:rdptr_g1p\"" {  } { { "db/dcfifo_60n1.tdf" "rdptr_g1p" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hgc " "Info: Found entity 1: a_graycounter_hgc" {  } { { "db/a_graycounter_hgc.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_hgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hgc Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_hgc\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\"" {  } { { "db/dcfifo_60n1.tdf" "wrptr_g1p" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_ggc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_ggc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_ggc:wrptr_gp\"" {  } { { "db/dcfifo_60n1.tdf" "wrptr_gp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr61 " "Info: Found entity 1: altsyncram_rr61" {  } { { "db/altsyncram_rr61.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rr61 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram " "Info: Elaborating entity \"altsyncram_rr61\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\"" {  } { { "db/dcfifo_60n1.tdf" "fifo_ram" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_72f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72f1 " "Info: Found entity 1: altsyncram_72f1" {  } { { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72f1 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5 " "Info: Elaborating entity \"altsyncram_72f1\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\"" {  } { { "db/altsyncram_rr61.tdf" "altsyncram5" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_rr61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Info: Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr " "Info: Elaborating entity \"dffpipe_ahe\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_60n1.tdf" "rdaclr" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tdb " "Info: Found entity 1: alt_synch_pipe_tdb" {  } { { "db/alt_synch_pipe_tdb.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_tdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tdb Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_tdb\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\"" {  } { { "db/dcfifo_60n1.tdf" "rs_dgwp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe9 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe9\"" {  } { { "db/alt_synch_pipe_tdb.tdf" "dffpipe9" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_tdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Info: Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_9d9:wraclr " "Info: Elaborating entity \"dffpipe_9d9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_60n1.tdf" "wraclr" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_qe9:ws_brp " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|dffpipe_qe9:ws_brp\"" {  } { { "db/dcfifo_60n1.tdf" "ws_brp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_60n1.tdf" "ws_dgrp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_736.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_736 " "Info: Found entity 1: cmpr_736" {  } { { "db/cmpr_736.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_736.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_736 Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|cmpr_736:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_736\" for hierarchy \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|cmpr_736:rdempty_eq_comp\"" {  } { { "db/dcfifo_60n1.tdf" "rdempty_eq_comp" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND VCC " "Warning (13410): Pin \"PKEND\" is stuck at VCC" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning (13410): Pin \"FIFO_ADR\[0\]\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED1 GND " "Warning (13410): Pin \"DEBUG_LED1\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED2 GND " "Warning (13410): Pin \"DEBUG_LED2\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DEBUG_LED3 GND " "Warning (13410): Pin \"DEBUG_LED3\" is stuck at GND" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa11 " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|counter_ffa11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|parity_ff " "Info: Register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|a_graycounter_hgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa0 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa1 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa2 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa3 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa4 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa5 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa6 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa7 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa8 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa9 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa10 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa11 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa12 " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|counter_ffa12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|parity_ff " "Info: Register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|a_graycounter_g2c:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.map.smsg " "Info: Generated suppressed messages file O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGB " "Warning (15610): No output dependent on input pin \"FLAGB\"" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 133 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Info: Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Info: Implemented 295 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 16:37:19 2009 " "Info: Processing ended: Tue Sep 01 16:37:19 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
