<div id="pf26e" class="pf w2 h11" data-page-no="26e"><div class="pc pc26e w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg26e.png"/><div class="t m5 x195 h28 y9b ff6 fs1f fc2 sc0 ls0 ws0">Section<span class="_ _10"> </span>6.1<span class="_ _60"> </span>Storage<span class="_ _10"> </span>T<span class="_ _1"></span>echnologies<span class="_ _3e"> </span><span class="ffe fs1e">621</span></div><div class="t m5 x17 h2f ye7 ffe fs16 fc6 sc0 ls0 ws0">Figure<span class="_"> </span>6.5</div><div class="t m5 x17 h2f y58a ffe fs16 fc1 sc0 ls0 ws0">Reading<span class="_"> </span>the<span class="_ _13"> </span>contents<span class="_"> </span>of<span class="_ _10"> </span>a</div><div class="t m5 x17 h2f y58b ffe fs16 fc1 sc0 ls0 ws0">memory<span class="_"> </span>module.</div><div class="t m5 x1c8 hcb y52bb ff75 fs7f fc1 sc0 ls0 ws0">addr (row = i, col = j)</div><div class="t m5 xe1 hdc y52bc ff74 fs8c fc1 sc0 ls0 ws0">DRAM 7</div><div class="t m5 x24b hdc y52bd ff74 fs8c fc1 sc0 ls0 ws0">DRAM 0</div><div class="t m5 x1f1 hcb y52be ff75 fs7f fc1 sc0 ls0 ws0">data</div><div class="t m5 x230 h4c y52bf ff74 fs2d fc1 sc0 ls0 ws0">: <span class="ff76">Su</span>percell (</div><div class="t mf x21a hdd y52bf ff74 fs8d fc1 sc0 ls0 ws0">i</div><div class="t m5 x26c h4c y52bf ff74 fs2d fc1 sc0 ls0 ws0">, </div><div class="t mf x26d hdd y52bf ff74 fs8d fc1 sc0 ls0 ws0">j</div><div class="t m5 x26e h4c y52bf ff74 fs2d fc1 sc0 ls0 ws0">)</div><div class="t m5 x190 h4c y52c0 ff74 fs2d fc1 sc0 ls0 ws0">64 MB</div><div class="t m5 x190 h4c y52c1 ff74 fs2d fc1 sc0 ls0 ws0">memory mod<span class="ff76">u</span>le</div><div class="t m5 x190 h4c y52c2 ff74 fs2d fc1 sc0 ls0 ws0">con<span class="ff76">s</span>i<span class="ff76">s</span>ting of</div><div class="t m5 x190 h4c y52c3 ff74 fs2d fc1 sc0 ls0 ws0">eight 8M</div><div class="t m5 x213 h4c y52c4 ff74 fs8e fc1 sc0 ls0 ws0"> <span class="fs2d">×</span> <span class="fs2d">8 DRAM<span class="ff76">s</span></span></div><div class="t m5 x190 h4c y52c5 ff74 fs2d fc1 sc0 ls0 ws0">Memory</div><div class="t m5 x190 h4c y52c6 ff74 fs2d fc1 sc0 ls0 ws0">controller</div><div class="t m5 x3a h4c y52c7 ff74 fs2d fc1 sc0 ls0 ws0">64-<span class="ff76">b</span>it word to CPU chip</div><div class="t m5 x198 h4c y52c8 ff74 fs2d fc1 sc0 ls0 ws0">64-<span class="ff76">b</span>it word <span class="ff76">a</span>t m<span class="ff76">a</span>in memory <span class="ff76">a</span>ddre<span class="ff76">ss</span> </div><div class="t mf x83 hdd y52c9 ff74 fs8d fc1 sc0 ls0 ws0">A</div><div class="t m5 x1c0 hdc y52ca ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x45 hdc y52cb ff74 fs8c fc1 sc0 ls0 ws0">0-7</div><div class="t m5 x1f3 hdc y52ca ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x1e1 hdc y52cb ff74 fs8c fc1 sc0 ls0 ws0">8-15</div><div class="t m5 x9 hdc y52cc ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x11a hdc y52cd ff74 fs8c fc1 sc0 ls0 ws0">16-2<span class="ff76">3</span></div><div class="t m5 x237 hdc y52cc ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x163 hdc y52cd ff74 fs8c fc1 sc0 ls0 ws0">24-<span class="ff76">3</span>1</div><div class="t m5 x170 hdc y52cc ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x41 hdc y52cd ff76 fs8c fc1 sc0 ls0 ws0">3<span class="ff74">2-</span>3<span class="ff74">9</span></div><div class="t m5 x82 hdc y52cc ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x1d9 hdc y52cd ff74 fs8c fc1 sc0 ls0 ws0">40-47</div><div class="t m5 x99 hdc y52cc ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 xfd hdc y52cd ff74 fs8c fc1 sc0 ls0 ws0">48-55</div><div class="t m5 x113 hdc y52ce ff74 fs8c fc1 sc0 ls0 ws0">Bit<span class="ff76">s</span></div><div class="t m5 x87 hdc y52cf ff74 fs8c fc1 sc0 ls0 ws0">56-6<span class="ff76">3</span></div><div class="t m5 x9e hdc y52d0 ff74 fs8c fc1 sc0 ls0 ws0">6<span class="ff76">3<span class="_ _ea"> </span></span>56<span class="_ _10"> </span>55<span class="_ _25"> </span>48<span class="_ _10"> </span>47<span class="_ _22"> </span>40<span class="_ _10"> </span><span class="ff76">3</span>9<span class="_ _e"> </span><span class="ff76">3</span>2<span class="_ _10"> </span><span class="ff76">3</span><span class="ls22c">12<span class="_ _36"></span>4<span class="_ _49"></span>2<span class="_ _c4"></span><span class="ff76 ls0">3<span class="_ _1f"> </span><span class="ff74">16<span class="_ _10"> </span>15<span class="_ _1d"> </span>8<span class="_ _22"> </span>7<span class="_ _3e"> </span>0</span></span></span></div><div class="t m5 x17 h31 y52d1 ff7 fs21 fc2 sc0 ls0 ws0">Organization<span class="_ _e2"> </span><span class="ff11 ls22d">rc<span class="_ _4a"></span>b</span></div><div class="t m5 x1b1 h51 y52d2 ff11 fs20 fc2 sc0 ls0 ws0">r</div><div class="t m5 x1de h55 y52d3 ff11 fs21 fc2 sc0 ls0 ws0">b</div><div class="t m5 x24f h51 y52d2 ff11 fs20 fc2 sc0 ls0 ws0">c</div><div class="t m5 x22f h31 y52d3 ff7 fs21 fc2 sc0 ls0 ws0">max<span class="ff11">(b</span></div><div class="t m5 x1e1 h51 y52d4 ff11 fs20 fc2 sc0 ls0 ws0">r</div><div class="t m5 xb4 h55 y52d3 ff11 fs21 fc2 sc0 ls69 ws0">,b</div><div class="t m5 x133 h51 y52d4 ff11 fs20 fc2 sc0 ls0 ws0">c</div><div class="t m5 x103 h55 y52d3 ff11 fs21 fc2 sc0 ls0 ws0">)</div><div class="t m5 x17 h32 y52d5 ff7 fs21 fc2 sc0 ls0 ws0">16<span class="_ _13"> </span><span class="ff12">×<span class="_ _13"> </span></span>1</div><div class="t m5 x17 h32 y52d6 ff7 fs21 fc1 sc0 ls0 ws0">16<span class="_ _13"> </span><span class="ff12">×<span class="_ _13"> </span></span>4</div><div class="t m5 x17 h32 y52d7 ff7 fs21 fc1 sc0 ls0 ws0">128<span class="_ _13"> </span><span class="ff12">×<span class="_ _13"> </span></span>8</div><div class="t m5 x17 h32 y52d8 ff7 fs21 fc1 sc0 ls0 ws0">512<span class="_"> </span><span class="ff12">×<span class="_ _13"></span></span>4</div><div class="t m5 x17 h32 y52d9 ff7 fs21 fc1 sc0 ls0 ws0">1<span class="_ _1"></span><span class="ff11">,<span class="ff7">024<span class="_"> </span><span class="ff12">×<span class="_ _13"></span></span>4</span></span></div><div class="t m5 x17 h42 y52da ff6 fs29 fc6 sc0 ls0 ws0">Enhanced<span class="_ _11"> </span>DRAMs</div><div class="t m5 x17 h26 y52db ff7 fs19 fc1 sc0 ls0 ws0">T<span class="_ _1"></span>here<span class="_"> </span>are<span class="_"> </span>many<span class="_ _13"> </span>kinds<span class="_"> </span>of<span class="_"> </span>DRAM<span class="_ _13"> </span>memories<span class="_ _1"></span>,<span class="_"> </span>and<span class="_"> </span>new<span class="_ _13"> </span>kinds<span class="_"> </span>appear<span class="_"> </span>on<span class="_ _13"> </span>the<span class="_"> </span>market</div><div class="t m5 x17 h26 y52dc ff7 fs19 fc1 sc0 ls0 ws0">with<span class="_"> </span>regularity<span class="_"> </span>as<span class="_ _11"> </span>manufacturers<span class="_"> </span>attempt<span class="_"> </span>to<span class="_ _11"> </span>keep<span class="_"> </span>up<span class="_"> </span>with<span class="_ _11"> </span>rapidly<span class="_"> </span>increasing<span class="_"> </span>pro-</div><div class="t m5 x17 h26 y52dd ff7 fs19 fc1 sc0 ls0 ws0">cessor<span class="_"> </span>speeds<span class="_ _3"></span>.<span class="_"> </span>Each<span class="_"> </span>is<span class="_"> </span>based<span class="_ _13"> </span>on<span class="_"> </span>the<span class="_"> </span>conventional<span class="_"> </span>DRAM<span class="_ _13"> </span>cell,<span class="_"> </span>with<span class="_"> </span>optimizations</div><div class="t m5 x17 h26 y52de ff7 fs19 fc1 sc0 ls0 ws0">that<span class="_"> </span>improve<span class="_"> </span>the<span class="_"> </span>speed<span class="_"> </span>with<span class="_"> </span>which<span class="_"> </span>the<span class="_"> </span>basic<span class="_"> </span>DRAM<span class="_"> </span>cells<span class="_"> </span>can<span class="_"> </span>be<span class="_"> </span>accessed.</div><div class="t m5 x72 h26 y52df ffa fs19 fc1 sc0 ls0 ws0">F<span class="_ _1"></span>ast<span class="_ _f"> </span>page<span class="_ _f"> </span>mode<span class="_ _f"> </span>DRAM<span class="_ _f"> </span>(FPM<span class="_ _f"> </span>DRAM).<span class="_ _f"> </span><span class="ff7">A<span class="_ _f"> </span>conventional<span class="_ _f"> </span>DRAM<span class="_ _f"> </span>copies<span class="_ _f"> </span>an</span></div><div class="t m5 x30 h26 y52e0 ff7 fs19 fc1 sc0 ls0 ws0">entire<span class="_ _16"> </span>row<span class="_ _16"> </span>of<span class="_ _16"> </span>supercells<span class="_ _14"> </span>into<span class="_ _16"> </span>its<span class="_ _16"> </span>internal<span class="_ _14"> </span>row<span class="_ _16"> </span>buffer,<span class="_ _16"> </span>uses<span class="_ _16"> </span>one,<span class="_ _16"> </span>and<span class="_ _16"> </span>then</div><div class="t m5 x30 h26 y52e1 ff7 fs19 fc1 sc0 ls0 ws0">discards<span class="_"> </span>the<span class="_"> </span>rest.<span class="_"> </span>FPM<span class="_"> </span>DRAM<span class="_ _13"> </span>improves<span class="_"> </span>on<span class="_"> </span>this<span class="_"> </span>by<span class="_"> </span>allowing<span class="_"> </span>consecutive</div><div class="t m5 x30 h26 y52e2 ff7 fs19 fc1 sc0 ls0 ws0">accesses<span class="_ _11"> </span>to<span class="_ _16"> </span>the<span class="_ _11"> </span>same<span class="_ _16"> </span>row<span class="_ _11"> </span>to<span class="_ _16"> </span>be<span class="_ _11"> </span>served<span class="_ _16"> </span>directly<span class="_ _11"> </span>from<span class="_ _16"> </span>the<span class="_ _11"> </span>row<span class="_ _16"> </span>buffer.<span class="_ _11"> </span>F<span class="_ _1"></span>or</div><div class="t m5 x30 h26 y52e3 ff7 fs19 fc1 sc0 ls0 ws0">example<span class="_ _1"></span>,<span class="_ _13"> </span>to<span class="_ _13"> </span>read<span class="_ _6"> </span>four<span class="_ _13"> </span>supercells<span class="_ _13"> </span>from<span class="_ _6"> </span>row<span class="_ _13"> </span><span class="ff11">i<span class="_ _10"> </span></span>of<span class="_ _6"> </span>a<span class="_ _13"> </span>conventional<span class="_ _13"> </span>DRAM,<span class="_ _6"> </span>the</div><div class="t m5 x30 h26 y52e4 ff7 fs19 fc1 sc0 ls0 ws0">memory<span class="_ _11"> </span>controller<span class="_ _11"> </span>must<span class="_ _11"> </span>send<span class="_ _11"> </span>four<span class="_ _11"> </span>RAS/CAS<span class="_"> </span>requests<span class="_ _1"></span>,<span class="_ _16"> </span>even<span class="_"> </span>though<span class="_ _11"> </span>the</div><div class="t m5 x30 h26 y52e5 ff7 fs19 fc1 sc0 ls0 ws0">row<span class="_"> </span>address<span class="_ _11"> </span><span class="ff11">i<span class="_"> </span></span>is<span class="_ _11"> </span>identical<span class="_ _11"> </span>in<span class="_ _11"> </span>each<span class="_ _11"> </span>case<span class="_ _0"></span>.<span class="_"> </span>T<span class="_ _3"></span>o<span class="_ _11"> </span>read<span class="_ _11"> </span>supercells<span class="_"> </span>from<span class="_ _11"> </span>the<span class="_ _11"> </span>same</div><div class="t m5 x30 h26 y52e6 ff7 fs19 fc1 sc0 ls0 ws0">row<span class="_ _13"> </span>of<span class="_ _6"> </span>an<span class="_ _13"> </span>FPM<span class="_ _6"> </span>DRAM,<span class="_ _13"> </span>the<span class="_ _13"> </span>memory<span class="_ _13"> </span>controller<span class="_ _6"> </span>sends<span class="_ _13"> </span>an<span class="_ _6"> </span>initial<span class="_ _13"> </span>RAS/CAS</div><div class="t m5 x30 h26 y52e7 ff7 fs19 fc1 sc0 ls0 ws0">request,<span class="_ _16"> </span>followed<span class="_ _16"> </span>by<span class="_ _11"> </span>three<span class="_ _16"> </span>CAS<span class="_ _11"> </span>requests<span class="_ _1"></span>.<span class="_ _16"> </span>T<span class="_ _0"></span>he<span class="_ _16"> </span>initial<span class="_ _11"> </span>RAS/CAS<span class="_ _16"> </span>request</div><div class="t m5 x30 h26 y52e8 ff7 fs19 fc1 sc0 ls0 ws0">copies<span class="_ _6"> </span>row<span class="_ _13"> </span><span class="ff11">i<span class="_ _13"> </span></span>into<span class="_ _13"> </span>the<span class="_ _6"> </span>row<span class="_ _13"> </span>buffer<span class="_ _6"> </span>and<span class="_ _6"> </span>returns<span class="_ _13"> </span>the<span class="_ _6"> </span>supercell<span class="_ _13"> </span>addressed<span class="_ _a"> </span>by<span class="_ _13"> </span>the</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
