

================================================================
== Vitis HLS Report for 'decision_function_104'
================================================================
* Date:           Tue Mar 11 16:16:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_0_val_read, i18 1974" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_2041 = icmp_slt  i18 %x_11_val_read, i18 260926" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_2041' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_2042 = icmp_slt  i18 %x_15_val_read, i18 170" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_2042' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_2043 = icmp_slt  i18 %x_10_val_read, i18 260914" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_2043' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_2044 = icmp_slt  i18 %x_15_val_read, i18 261700" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_2044' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_2045 = icmp_slt  i18 %x_1_val_read, i18 258334" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_2045' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_2046 = icmp_slt  i18 %x_4_val_read, i18 739" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_2046' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_2047 = icmp_slt  i18 %x_4_val_read, i18 244" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_2047' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_2048 = icmp_slt  i18 %x_14_val_read, i18 2076" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_2048' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_2049 = icmp_slt  i18 %x_0_val_read, i18 261844" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_2049' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_2050 = icmp_slt  i18 %x_0_val_read, i18 701" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_2050' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_2051 = icmp_slt  i18 %x_1_val_read, i18 258328" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_2051' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_2052 = icmp_slt  i18 %x_0_val_read, i18 1976" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_2052' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_2053 = icmp_slt  i18 %x_0_val_read, i18 2130" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_2053' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_2054 = icmp_slt  i18 %x_0_val_read, i18 2074" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_2054' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_2055 = icmp_slt  i18 %x_7_val_read, i18 260914" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_2055' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_2056 = icmp_slt  i18 %x_5_val_read, i18 76" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_2056' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_2057 = icmp_slt  i18 %x_9_val_read, i18 260753" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_2057' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_2058 = icmp_slt  i18 %x_11_val_read, i18 260842" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_2058' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_2059 = icmp_slt  i18 %x_1_val_read, i18 656" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_2059' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_2060 = icmp_slt  i18 %x_3_val_read, i18 261825" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_2060' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_2061 = icmp_slt  i18 %x_1_val_read, i18 261448" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_2061' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_2062 = icmp_slt  i18 %x_1_val_read, i18 261479" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_2062' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_2063 = icmp_slt  i18 %x_0_val_read, i18 2715" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_2063' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_2064 = icmp_slt  i18 %x_6_val_read, i18 1639" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_2064' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_2065 = icmp_slt  i18 %x_1_val_read, i18 259568" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_2065' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_2066 = icmp_slt  i18 %x_11_val_read, i18 260507" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_2066' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_2067 = icmp_slt  i18 %x_6_val_read, i18 1679" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_2067' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_2068 = icmp_slt  i18 %x_10_val_read, i18 260193" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_2068' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_2041, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_968 = xor i1 %icmp_ln86_2041, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_968" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_2302 = and i1 %icmp_ln86_2042, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_2302' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_372)   --->   "%xor_ln104_969 = xor i1 %icmp_ln86_2042, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_372 = and i1 %xor_ln104_969, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_372' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_2303 = and i1 %icmp_ln86_2043, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2303' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_373)   --->   "%xor_ln104_970 = xor i1 %icmp_ln86_2043, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_373 = and i1 %and_ln102, i1 %xor_ln104_970" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_373' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_2306 = and i1 %icmp_ln86_2046, i1 %and_ln104_372" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_2306' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_376)   --->   "%xor_ln104_973 = xor i1 %icmp_ln86_2046, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_376 = and i1 %and_ln104_372, i1 %xor_ln104_973" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_376' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_2307 = and i1 %icmp_ln86_2047, i1 %and_ln102_2303" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_2307' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_2308 = and i1 %icmp_ln86_2048, i1 %and_ln104_373" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_2308' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1983)   --->   "%and_ln102_2314 = and i1 %icmp_ln86_2054, i1 %and_ln104_376" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_2314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1983)   --->   "%and_ln102_2315 = and i1 %icmp_ln86_2055, i1 %and_ln102_2307" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_2315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1983)   --->   "%xor_ln117 = xor i1 %and_ln102_2314, i1 1" [firmware/BDT.h:117]   --->   Operation 67 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1983)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 68 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1983)   --->   "%or_ln117 = or i1 %and_ln104_376, i1 %and_ln102_2315" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1983)   --->   "%select_ln117 = select i1 %and_ln104_376, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_1807 = or i1 %and_ln104_376, i1 %and_ln102_2307" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1807' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1983 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_1983' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%or_ln117_1809 = or i1 %and_ln104_376, i1 %and_ln102_2303" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_1809' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.97ns)   --->   "%or_ln117_1813 = or i1 %and_ln104_376, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_1813' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln117_1821 = or i1 %and_ln104_376, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_1821' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_2304 = and i1 %icmp_ln86_2044, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_2304' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_374)   --->   "%xor_ln104_971 = xor i1 %icmp_ln86_2044, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_971' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_374 = and i1 %and_ln104, i1 %xor_ln104_971" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_374' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1985)   --->   "%xor_ln104_974 = xor i1 %icmp_ln86_2047, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_974' <Predicate = (or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1990)   --->   "%xor_ln104_975 = xor i1 %icmp_ln86_2048, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_975' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%and_ln102_2309 = and i1 %icmp_ln86_2049, i1 %and_ln102_2304" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2309' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1985)   --->   "%and_ln102_2316 = and i1 %icmp_ln86_2056, i1 %xor_ln104_974" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2316' <Predicate = (or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1985)   --->   "%and_ln102_2317 = and i1 %and_ln102_2316, i1 %and_ln102_2303" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_2317' <Predicate = (or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1988)   --->   "%and_ln102_2318 = and i1 %icmp_ln86_2057, i1 %and_ln102_2308" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2318' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1990)   --->   "%and_ln102_2319 = and i1 %icmp_ln86_2058, i1 %xor_ln104_975" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_2319' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1990)   --->   "%and_ln102_2320 = and i1 %and_ln102_2319, i1 %and_ln104_373" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2320' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1985)   --->   "%zext_ln117_211 = zext i2 %select_ln117_1983" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_211' <Predicate = (or_ln117_1807 & or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1985)   --->   "%or_ln117_1808 = or i1 %or_ln117_1807, i1 %and_ln102_2317" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1808' <Predicate = (or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1985)   --->   "%select_ln117_1984 = select i1 %or_ln117_1807, i3 %zext_ln117_211, i3 4" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1984' <Predicate = (or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1985 = select i1 %or_ln117_1808, i3 %select_ln117_1984, i3 5" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1985' <Predicate = (or_ln117_1809 & or_ln117_1813 & or_ln117_1821)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1988)   --->   "%or_ln117_1810 = or i1 %or_ln117_1809, i1 %and_ln102_2318" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1810' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1988)   --->   "%select_ln117_1986 = select i1 %or_ln117_1809, i3 %select_ln117_1985, i3 6" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1986' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln117_1811 = or i1 %or_ln117_1809, i1 %and_ln102_2308" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1811' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1988)   --->   "%select_ln117_1987 = select i1 %or_ln117_1810, i3 %select_ln117_1986, i3 7" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1987' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1988)   --->   "%zext_ln117_212 = zext i3 %select_ln117_1987" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_212' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1990)   --->   "%or_ln117_1812 = or i1 %or_ln117_1811, i1 %and_ln102_2320" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1812' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1988 = select i1 %or_ln117_1811, i4 %zext_ln117_212, i4 8" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1988' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1990)   --->   "%select_ln117_1989 = select i1 %or_ln117_1812, i4 %select_ln117_1988, i4 9" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1989' <Predicate = (or_ln117_1813 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1990 = select i1 %or_ln117_1813, i4 %select_ln117_1989, i4 10" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1990' <Predicate = (or_ln117_1821)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_1815 = or i1 %or_ln117_1813, i1 %and_ln102_2309" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1815' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_2305 = and i1 %icmp_ln86_2045, i1 %and_ln102_2302" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_2305' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1994)   --->   "%xor_ln104_976 = xor i1 %icmp_ln86_2049, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_976' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_2310 = and i1 %icmp_ln86_2050, i1 %and_ln104_374" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_2310' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_2311 = and i1 %icmp_ln86_2051, i1 %and_ln102_2305" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_2311' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1992)   --->   "%and_ln102_2321 = and i1 %icmp_ln86_2059, i1 %and_ln102_2309" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_2321' <Predicate = (or_ln117_1815 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1994)   --->   "%and_ln102_2322 = and i1 %icmp_ln86_2060, i1 %xor_ln104_976" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_2322' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1994)   --->   "%and_ln102_2323 = and i1 %and_ln102_2322, i1 %and_ln102_2304" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_2323' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1996)   --->   "%and_ln102_2324 = and i1 %icmp_ln86_2061, i1 %and_ln102_2310" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_2324' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1992)   --->   "%or_ln117_1814 = or i1 %or_ln117_1813, i1 %and_ln102_2321" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1814' <Predicate = (or_ln117_1815 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1992)   --->   "%select_ln117_1991 = select i1 %or_ln117_1814, i4 %select_ln117_1990, i4 11" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1991' <Predicate = (or_ln117_1815 & or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1994)   --->   "%or_ln117_1816 = or i1 %or_ln117_1815, i1 %and_ln102_2323" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1816' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1992 = select i1 %or_ln117_1815, i4 %select_ln117_1991, i4 12" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1992' <Predicate = (or_ln117_1821)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_1817 = or i1 %or_ln117_1813, i1 %and_ln102_2304" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1817' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1994)   --->   "%select_ln117_1993 = select i1 %or_ln117_1816, i4 %select_ln117_1992, i4 13" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1993' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1996)   --->   "%or_ln117_1818 = or i1 %or_ln117_1817, i1 %and_ln102_2324" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1818' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1994 = select i1 %or_ln117_1817, i4 %select_ln117_1993, i4 14" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1994' <Predicate = (or_ln117_1821)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln117_1819 = or i1 %or_ln117_1817, i1 %and_ln102_2310" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1819' <Predicate = (or_ln117_1821)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1996)   --->   "%select_ln117_1995 = select i1 %or_ln117_1818, i4 %select_ln117_1994, i4 15" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1995' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1996)   --->   "%zext_ln117_213 = zext i4 %select_ln117_1995" [firmware/BDT.h:117]   --->   Operation 119 'zext' 'zext_ln117_213' <Predicate = (or_ln117_1821)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1996 = select i1 %or_ln117_1819, i5 %zext_ln117_213, i5 16" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1996' <Predicate = (or_ln117_1821)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_375)   --->   "%xor_ln104_972 = xor i1 %icmp_ln86_2045, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_375 = and i1 %and_ln102_2302, i1 %xor_ln104_972" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_375' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1998)   --->   "%xor_ln104_977 = xor i1 %icmp_ln86_2050, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_977' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2002)   --->   "%xor_ln104_978 = xor i1 %icmp_ln86_2051, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln102_2312 = and i1 %icmp_ln86_2052, i1 %and_ln104_375" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_2312' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1998)   --->   "%and_ln102_2325 = and i1 %icmp_ln86_2062, i1 %xor_ln104_977" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2325' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1998)   --->   "%and_ln102_2326 = and i1 %and_ln102_2325, i1 %and_ln104_374" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_2326' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2000)   --->   "%and_ln102_2327 = and i1 %icmp_ln86_2063, i1 %and_ln102_2311" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_2327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2002)   --->   "%and_ln102_2328 = and i1 %icmp_ln86_2064, i1 %xor_ln104_978" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2002)   --->   "%and_ln102_2329 = and i1 %and_ln102_2328, i1 %and_ln102_2305" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_2329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1998)   --->   "%or_ln117_1820 = or i1 %or_ln117_1819, i1 %and_ln102_2326" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1820' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1998)   --->   "%select_ln117_1997 = select i1 %or_ln117_1820, i5 %select_ln117_1996, i5 17" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1997' <Predicate = (or_ln117_1821)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2000)   --->   "%or_ln117_1822 = or i1 %or_ln117_1821, i1 %and_ln102_2327" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1998 = select i1 %or_ln117_1821, i5 %select_ln117_1997, i5 18" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1998' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_1823 = or i1 %or_ln117_1821, i1 %and_ln102_2311" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1823' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2000)   --->   "%select_ln117_1999 = select i1 %or_ln117_1822, i5 %select_ln117_1998, i5 19" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2002)   --->   "%or_ln117_1824 = or i1 %or_ln117_1823, i1 %and_ln102_2329" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2000 = select i1 %or_ln117_1823, i5 %select_ln117_1999, i5 20" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_2000' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_1825 = or i1 %or_ln117_1821, i1 %and_ln102_2305" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1825' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2002)   --->   "%select_ln117_2001 = select i1 %or_ln117_1824, i5 %select_ln117_2000, i5 21" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2002 = select i1 %or_ln117_1825, i5 %select_ln117_2001, i5 22" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_2002' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_1827 = or i1 %or_ln117_1825, i1 %and_ln102_2312" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1827' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_1829 = or i1 %or_ln117_1821, i1 %and_ln102_2302" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1829' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2006)   --->   "%xor_ln104_979 = xor i1 %icmp_ln86_2052, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_979' <Predicate = (or_ln117_1829)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln102_2313 = and i1 %icmp_ln86_2053, i1 %and_ln102_2306" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_2313' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2004)   --->   "%and_ln102_2330 = and i1 %icmp_ln86_2065, i1 %and_ln102_2312" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_2330' <Predicate = (or_ln117_1827 & or_ln117_1829)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2006)   --->   "%and_ln102_2331 = and i1 %icmp_ln86_2066, i1 %xor_ln104_979" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_2331' <Predicate = (or_ln117_1829)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2006)   --->   "%and_ln102_2332 = and i1 %and_ln102_2331, i1 %and_ln104_375" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_2332' <Predicate = (or_ln117_1829)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2008)   --->   "%and_ln102_2333 = and i1 %icmp_ln86_2067, i1 %and_ln102_2313" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2004)   --->   "%or_ln117_1826 = or i1 %or_ln117_1825, i1 %and_ln102_2330" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1826' <Predicate = (or_ln117_1827 & or_ln117_1829)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2004)   --->   "%select_ln117_2003 = select i1 %or_ln117_1826, i5 %select_ln117_2002, i5 23" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_2003' <Predicate = (or_ln117_1827 & or_ln117_1829)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2006)   --->   "%or_ln117_1828 = or i1 %or_ln117_1827, i1 %and_ln102_2332" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1828' <Predicate = (or_ln117_1829)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2004 = select i1 %or_ln117_1827, i5 %select_ln117_2003, i5 24" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_2004' <Predicate = (or_ln117_1829)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2006)   --->   "%select_ln117_2005 = select i1 %or_ln117_1828, i5 %select_ln117_2004, i5 25" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_2005' <Predicate = (or_ln117_1829)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2008)   --->   "%or_ln117_1830 = or i1 %or_ln117_1829, i1 %and_ln102_2333" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2006 = select i1 %or_ln117_1829, i5 %select_ln117_2005, i5 26" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_2006' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1831 = or i1 %or_ln117_1829, i1 %and_ln102_2313" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1831' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2008)   --->   "%select_ln117_2007 = select i1 %or_ln117_1830, i5 %select_ln117_2006, i5 27" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2008 = select i1 %or_ln117_1831, i5 %select_ln117_2007, i5 28" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_2008' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_980 = xor i1 %icmp_ln86_2053, i1 1" [firmware/BDT.h:104]   --->   Operation 160 'xor' 'xor_ln104_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2334 = and i1 %icmp_ln86_2068, i1 %xor_ln104_980" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_2334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2335 = and i1 %and_ln102_2334, i1 %and_ln102_2306" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_2335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1832 = or i1 %or_ln117_1831, i1 %and_ln102_2335" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_2009 = select i1 %or_ln117_1832, i5 %select_ln117_2008, i5 29" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 53, i5 1, i12 3387, i5 2, i12 0, i5 3, i12 3997, i5 4, i12 150, i5 5, i12 4016, i5 6, i12 485, i5 7, i12 3915, i5 8, i12 1778, i5 9, i12 221, i5 10, i12 3905, i5 11, i12 34, i5 12, i12 4090, i5 13, i12 4030, i5 14, i12 4031, i5 15, i12 4, i5 16, i12 31, i5 17, i12 122, i5 18, i12 4056, i5 19, i12 42, i5 20, i12 3009, i5 21, i12 196, i5 22, i12 80, i5 23, i12 650, i5 24, i12 3356, i5 25, i12 36, i5 26, i12 1441, i5 27, i12 575, i5 28, i12 743, i5 29, i12 3910, i12 0, i5 %select_ln117_2009" [firmware/BDT.h:118]   --->   Operation 165 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 166 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1833 = or i1 %or_ln117_1829, i1 %and_ln102_2306" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1833, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 168 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 169 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_0_val_read', firmware/BDT.h:86) on port 'x_0_val' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [26]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [55]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_969', firmware/BDT.h:104) [60]  (0.000 ns)
	'and' operation 1 bit ('and_ln104_372', firmware/BDT.h:104) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_376', firmware/BDT.h:104) [73]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1983', firmware/BDT.h:117) [115]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_974', firmware/BDT.h:104) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2316', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2317', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1808', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1985', firmware/BDT.h:117) [120]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1986', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1987', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1988', firmware/BDT.h:117) [127]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1989', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1990', firmware/BDT.h:117) [131]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2321', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1814', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1991', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1992', firmware/BDT.h:117) [135]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1993', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1994', firmware/BDT.h:117) [139]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1995', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1996', firmware/BDT.h:117) [144]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_977', firmware/BDT.h:104) [81]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2325', firmware/BDT.h:102) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2326', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1820', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1997', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1998', firmware/BDT.h:117) [148]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1999', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2000', firmware/BDT.h:117) [152]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_2001', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2002', firmware/BDT.h:117) [156]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2330', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1826', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2003', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2004', firmware/BDT.h:117) [160]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_2005', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2006', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_2007', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2008', firmware/BDT.h:117) [168]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_980', firmware/BDT.h:104) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2334', firmware/BDT.h:102) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2335', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1832', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2009', firmware/BDT.h:117) [170]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [171]  (3.205 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1833', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [172]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
