// Seed: 282434303
module module_0 (
    input  id_0
    , id_5,
    input  id_1,
    input  id_2,
    output id_3,
    input  id_4
);
  always @(posedge 1 or posedge id_0) begin
    id_3[1-1'h0 : 1] = 1;
  end
endmodule
