Reading OpenROAD database at '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/41-openroad-repairantennas/1-diodeinsertion/viterbi_decoder.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 20
[INFO] Setting input delay to: 20
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   viterbi_decoder
Die area:                 ( 0 0 ) ( 162100 172820 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1392
Number of terminals:      30
Number of snets:          2
Number of nets:           973

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 193.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 33914.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5281.
[INFO DRT-0033] via shape region query size = 280.
[INFO DRT-0033] met2 shape region query size = 171.
[INFO DRT-0033] via2 shape region query size = 224.
[INFO DRT-0033] met3 shape region query size = 193.
[INFO DRT-0033] via3 shape region query size = 224.
[INFO DRT-0033] met4 shape region query size = 60.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 669 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 187 unique inst patterns.
[INFO DRT-0084]   Complete 555 groups.
#scanned instances     = 1392
#unique  instances     = 193
#stdCellGenAp          = 4994
#stdCellValidPlanarAp  = 81
#stdCellValidViaAp     = 3753
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3076
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:05, memory = 145.99 (MB), peak = 145.99 (MB)

[INFO DRT-0157] Number of guides:     6471

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 25 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2315.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1835.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 917.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 37.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3237 vertical wires in 1 frboxes and 1872 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 225 vertical wires in 1 frboxes and 498 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 161.99 (MB), peak = 161.99 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 161.99 (MB), peak = 161.99 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 217.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 189.62 (MB).
    Completing 30% with 76 violations.
    elapsed time = 00:00:01, memory = 235.62 (MB).
    Completing 40% with 76 violations.
    elapsed time = 00:00:02, memory = 242.50 (MB).
    Completing 50% with 76 violations.
    elapsed time = 00:00:03, memory = 226.26 (MB).
    Completing 60% with 137 violations.
    elapsed time = 00:00:03, memory = 265.14 (MB).
    Completing 70% with 137 violations.
    elapsed time = 00:00:04, memory = 269.64 (MB).
    Completing 80% with 182 violations.
    elapsed time = 00:00:04, memory = 271.39 (MB).
    Completing 90% with 182 violations.
    elapsed time = 00:00:05, memory = 292.14 (MB).
    Completing 100% with 223 violations.
    elapsed time = 00:00:06, memory = 293.64 (MB).
[INFO DRT-0199]   Number of violations = 276.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        8     68      2     14
Recheck              0     46      7      0
Short                0    130      1      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:07, memory = 632.14 (MB), peak = 632.14 (MB)
Total wire length = 18776 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9216 um.
Total wire length on LAYER met2 = 9294 um.
Total wire length on LAYER met3 = 194 um.
Total wire length on LAYER met4 = 71 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5985.
Up-via summary (total 5985):

-----------------------
 FR_MASTERSLICE       0
            li1    2917
           met1    3025
           met2      38
           met3       5
           met4       0
-----------------------
                   5985


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 276 violations.
    elapsed time = 00:00:00, memory = 639.01 (MB).
    Completing 20% with 276 violations.
    elapsed time = 00:00:01, memory = 642.76 (MB).
    Completing 30% with 232 violations.
    elapsed time = 00:00:01, memory = 669.01 (MB).
    Completing 40% with 232 violations.
    elapsed time = 00:00:01, memory = 678.76 (MB).
    Completing 50% with 232 violations.
    elapsed time = 00:00:03, memory = 685.39 (MB).
    Completing 60% with 177 violations.
    elapsed time = 00:00:04, memory = 722.76 (MB).
    Completing 70% with 177 violations.
    elapsed time = 00:00:06, memory = 712.64 (MB).
    Completing 80% with 138 violations.
    elapsed time = 00:00:06, memory = 483.30 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:07, memory = 491.30 (MB).
    Completing 100% with 89 violations.
    elapsed time = 00:00:07, memory = 491.30 (MB).
[INFO DRT-0199]   Number of violations = 89.
Viol/Layer        met1   met2   met3
Metal Spacing       22      5     14
Short               48      0      0
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:08, memory = 764.18 (MB), peak = 764.18 (MB)
Total wire length = 18649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9161 um.
Total wire length on LAYER met2 = 9188 um.
Total wire length on LAYER met3 = 212 um.
Total wire length on LAYER met4 = 87 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5942.
Up-via summary (total 5942):

-----------------------
 FR_MASTERSLICE       0
            li1    2913
           met1    2976
           met2      46
           met3       7
           met4       0
-----------------------
                   5942


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 89 violations.
    elapsed time = 00:00:00, memory = 764.18 (MB).
    Completing 20% with 89 violations.
    elapsed time = 00:00:00, memory = 764.18 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:01, memory = 789.93 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:01, memory = 794.05 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:02, memory = 806.18 (MB).
    Completing 60% with 72 violations.
    elapsed time = 00:00:02, memory = 806.18 (MB).
    Completing 70% with 72 violations.
    elapsed time = 00:00:02, memory = 806.18 (MB).
    Completing 80% with 72 violations.
    elapsed time = 00:00:04, memory = 823.80 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:05, memory = 840.18 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:05, memory = 779.18 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2
Metal Spacing       13      1
Short               30      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:05, memory = 840.18 (MB), peak = 840.18 (MB)
Total wire length = 18544 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9066 um.
Total wire length on LAYER met2 = 9165 um.
Total wire length on LAYER met3 = 219 um.
Total wire length on LAYER met4 = 92 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5959.
Up-via summary (total 5959):

-----------------------
 FR_MASTERSLICE       0
            li1    2913
           met1    2998
           met2      41
           met3       7
           met4       0
-----------------------
                   5959


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 890.05 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:01, memory = 912.05 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:01, memory = 912.05 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:01, memory = 912.05 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:01, memory = 932.68 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:01, memory = 932.68 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:03, memory = 932.68 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:03, memory = 871.64 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:03, memory = 871.64 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:03, memory = 871.64 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        1
Short                5
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:04, memory = 932.64 (MB), peak = 932.68 (MB)
Total wire length = 18545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8975 um.
Total wire length on LAYER met2 = 9207 um.
Total wire length on LAYER met3 = 269 um.
Total wire length on LAYER met4 = 92 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5987.
Up-via summary (total 5987):

-----------------------
 FR_MASTERSLICE       0
            li1    2913
           met1    3015
           met2      52
           met3       7
           met4       0
-----------------------
                   5987


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 932.64 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 868.68 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 868.68 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 656.85 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 932.60 (MB), peak = 932.68 (MB)
Total wire length = 18545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8972 um.
Total wire length on LAYER met2 = 9211 um.
Total wire length on LAYER met3 = 269 um.
Total wire length on LAYER met4 = 92 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5988.
Up-via summary (total 5988):

-----------------------
 FR_MASTERSLICE       0
            li1    2913
           met1    3016
           met2      52
           met3       7
           met4       0
-----------------------
                   5988


[INFO DRT-0198] Complete detail routing.
Total wire length = 18545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8972 um.
Total wire length on LAYER met2 = 9211 um.
Total wire length on LAYER met3 = 269 um.
Total wire length on LAYER met4 = 92 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5988.
Up-via summary (total 5988):

-----------------------
 FR_MASTERSLICE       0
            li1    2913
           met1    3016
           met2      52
           met3       7
           met4       0
-----------------------
                   5988


[INFO DRT-0267] cpu time = 00:01:59, elapsed time = 00:00:26, memory = 932.60 (MB), peak = 932.68 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               110     412.90
  Tap cell                                313     391.63
  Clock buffer                             18     259.00
  Timing Repair Buffer                    176    1465.16
  Inverter                                165     619.34
  Clock inverter                           14     138.88
  Sequential cell                         166    4162.74
  Multi-Input combinational cell          430    3589.69
  Total                                  1392   11039.34
Writing OpenROAD database to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/43-openroad-detailedrouting/viterbi_decoder.odb'…
Writing netlist to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/43-openroad-detailedrouting/viterbi_decoder.nl.v'…
Writing powered netlist to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/43-openroad-detailedrouting/viterbi_decoder.pnl.v'…
Writing layout to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/43-openroad-detailedrouting/viterbi_decoder.def'…
Writing timing constraints to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/43-openroad-detailedrouting/viterbi_decoder.sdc'…
