### File Name: C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\fil_test_fil.log
### Created: 26-Jan-2022 16:37:58
### Generated by MATLAB 9.11 

### FPGA-in-the-Loop Summary
###    Board: Altera DE2-115 development and education board
###    DUT frequency: 25MHz

### Generating Quartus II project and running programming file generation ...
###    Project:
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\fpgaproj\fil_test_fil.qpf
###    Target Device:
###       Cyclone IV E EP4CE115F29C7
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\fil_test.vhd
###    Generated files:
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\MWClkMgr.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\MWAJTAG.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\MWDPRAM.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILUDPCRC.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILPktMUX.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILCmdProc.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\MWAsyncFIFO.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILDataProc.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\MWPKTBuffer.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\MWUDPPKTBuilder.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILPktProc.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILCommLayer.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_dpscram.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_udfifo.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_bus2dut.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_chifcore.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_controller.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_dut2bus.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\fil_test_wrapper.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\mwfil_chiftop.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\FILCore.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\fil_test_fil.vhd
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\fil_test_fil.qsf
###       C:\Users\guido\Desktop\PROGETTO CEP\DE2_115_ADA\filsrc\fil_test_fil.sdc
### 
### Running programming file generation ...

### Programming file generation completed.

