strict digraph "" {
	node [label="\N"];
	"204:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc090>",
		fillcolor=firebrick,
		label="204:NS
MCrs_dv <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_196:AL"	 [def_var="['MCrs_dv']",
		label="Leaf_196:AL"];
	"204:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"199:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749dc210>",
		fillcolor=springgreen,
		label="199:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"201:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749dc250>",
		fillcolor=springgreen,
		label="201:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"199:IF" -> "201:IF"	 [cond="['Line_loop_en']",
		label="!(Line_loop_en)",
		lineno=199];
	"200:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc410>",
		fillcolor=firebrick,
		label="200:NS
MCrs_dv <= Tx_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"199:IF" -> "200:NS"	 [cond="['Line_loop_en']",
		label=Line_loop_en,
		lineno=199];
	"201:IF" -> "204:NS"	 [cond="['Rx_dv_dl2']",
		label="!(Rx_dv_dl2)",
		lineno=201];
	"202:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc290>",
		fillcolor=firebrick,
		label="202:NS
MCrs_dv <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"201:IF" -> "202:NS"	 [cond="['Rx_dv_dl2']",
		label=Rx_dv_dl2,
		lineno=201];
	"202:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"198:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc5d0>",
		fillcolor=firebrick,
		label="198:NS
MCrs_dv <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88749dc5d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"198:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"200:NS" -> "Leaf_196:AL"	 [cond="[]",
		lineno=None];
	"197:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88749dc710>",
		fillcolor=springgreen,
		label="197:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"197:IF" -> "199:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=197];
	"197:IF" -> "198:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=197];
	"196:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f88749dc790>",
		clk_sens=False,
		fillcolor=gold,
		label="196:AL",
		sens="['MAC_rx_clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Line_loop_en', 'Rx_dv_dl2', 'Tx_en']"];
	"196:AL" -> "197:IF"	 [cond="[]",
		lineno=None];
}
