# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	10.254   */0.106         */0.189         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	10.080   */2.115         */0.363         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	10.055   */2.133         */0.386         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	10.081   */2.334         */0.362         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	10.082   */2.713         */0.362         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	10.082   */3.062         */0.361         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	10.059   */3.331         */0.382         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	10.081   */3.412         */0.362         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	10.081   */3.548         */0.362         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	10.081   */3.947         */0.362         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	10.072   */3.954         */0.370         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	10.060   */3.980         */0.382         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	10.063   */4.460         */0.379         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	10.060   */4.468         */0.383         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */5.027         */0.380         U0_RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */5.034         */0.376         U0_RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	10.065   */5.063         */0.378         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */5.069         */0.375         U0_RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.072         */0.373         U0_RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */5.093         */0.366         U0_RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */5.198         */0.372         U0_RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */5.241         */0.368         U0_RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */5.242         */0.373         U0_RegFile/\RdData_reg[7] /D    1
@(R)->ALU_CLK(R)	9.466    5.549/*         0.336/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	9.466    5.549/*         0.336/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	9.472    5.552/*         0.331/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	9.472    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.472    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.472    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	9.473    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.473    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	9.473    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	9.473    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	9.472    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	9.473    5.553/*         0.331/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	9.472    5.554/*         0.331/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	9.472    5.555/*         0.331/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	9.472    5.555/*         0.331/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	10.062   */5.557         */0.381         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.019   */5.700         */0.385         U0_RegFile/\regArr_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.023   */5.714         */0.383         U0_RegFile/\regArr_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.726         */0.382         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */5.736         */0.377         U0_RegFile/\regArr_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.737         */0.381         U0_RegFile/\regArr_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */5.738         */0.377         U0_RegFile/\regArr_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.742         */0.379         U0_RegFile/\regArr_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */5.746         */0.377         U0_RegFile/\regArr_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.746         */0.375         U0_RegFile/\regArr_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */5.746         */0.376         U0_RegFile/\regArr_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.746         */0.375         U0_RegFile/\regArr_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.746         */0.375         U0_RegFile/\regArr_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */5.746         */0.378         U0_RegFile/\regArr_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.748         */0.377         U0_RegFile/\regArr_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */5.748         */0.377         U0_RegFile/\regArr_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */5.749         */0.376         U0_RegFile/\regArr_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */5.749         */0.375         U0_RegFile/\regArr_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.752         */0.376         U0_RegFile/\regArr_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */5.753         */0.375         U0_RegFile/\regArr_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.753         */0.380         U0_RegFile/\regArr_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.754         */0.376         U0_RegFile/\regArr_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */5.754         */0.375         U0_RegFile/\regArr_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.060   */5.756         */0.376         U0_RegFile/\regArr_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */5.756         */0.374         U0_RegFile/\regArr_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.757         */0.380         U0_RegFile/\regArr_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */5.757         */0.378         U0_RegFile/\regArr_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.757         */0.376         U0_RegFile/\regArr_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.060   */5.758         */0.377         U0_RegFile/\regArr_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */5.759         */0.375         U0_RegFile/\regArr_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */5.762         */0.375         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.762         */0.376         U0_RegFile/\regArr_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.763         */0.377         U0_RegFile/\regArr_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.763         */0.375         U0_RegFile/\regArr_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */5.763         */0.375         U0_RegFile/\regArr_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */5.763         */0.379         U0_RegFile/\regArr_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.764         */0.374         U0_RegFile/\regArr_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.768         */0.371         U0_RegFile/\regArr_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */5.771         */0.376         U0_RegFile/\regArr_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */5.772         */0.375         U0_RegFile/\regArr_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.772         */0.377         U0_RegFile/\regArr_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */5.774         */0.382         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.775         */0.378         U0_RegFile/\regArr_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.775         */0.377         U0_RegFile/\regArr_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */5.776         */0.376         U0_RegFile/\regArr_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */5.776         */0.393         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */5.777         */0.378         U0_RegFile/\regArr_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.779         */0.378         U0_RegFile/\regArr_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.787         */0.378         U0_RegFile/\regArr_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.788         */0.377         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */5.788         */0.375         U0_RegFile/\regArr_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */5.789         */0.373         U0_RegFile/\regArr_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.791         */0.380         U0_RegFile/\regArr_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.002   */5.791         */0.401         U0_RegFile/\regArr_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.791         */0.389         U0_RegFile/\regArr_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.795         */0.374         U0_RegFile/\regArr_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */5.795         */0.378         U0_RegFile/\regArr_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.064   */5.796         */0.376         U0_RegFile/\regArr_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */5.797         */0.375         U0_RegFile/\regArr_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.161   5.801/*         0.265/*         U0_RegFile/\regArr_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.166   5.803/*         0.266/*         U0_RegFile/\regArr_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.018   */5.805         */0.382         U0_RegFile/\regArr_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */5.805         */0.376         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */5.806         */0.375         U0_RegFile/\regArr_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */5.809         */0.379         U0_RegFile/\regArr_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */5.809         */0.375         U0_RegFile/\regArr_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */5.810         */0.378         U0_RegFile/\regArr_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */5.810         */0.378         U0_RegFile/\regArr_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */5.811         */0.375         U0_RegFile/\regArr_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */5.811         */0.375         U0_RegFile/\regArr_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */5.811         */0.373         U0_RegFile/\regArr_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.812         */0.376         U0_RegFile/\regArr_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.060   */5.814         */0.373         U0_RegFile/\regArr_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.022   */5.816         */0.382         U0_RegFile/\regArr_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */5.816         */0.375         U0_RegFile/\regArr_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.819         */0.376         U0_RegFile/\regArr_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */5.821         */0.374         U0_RegFile/\regArr_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   */5.821         */0.374         U0_RegFile/\regArr_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.822         */0.378         U0_RegFile/\regArr_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.822         */0.379         U0_RegFile/\regArr_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.064   */5.826         */0.371         U0_RegFile/\regArr_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */5.829         */0.372         U0_RegFile/\regArr_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */5.831         */0.374         U0_RegFile/\regArr_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.216   5.856/*         0.216/*         U0_RegFile/\regArr_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */5.857         */0.377         U0_RegFile/\regArr_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */5.860         */0.379         U0_RegFile/\regArr_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */5.860         */0.374         U0_RegFile/\regArr_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */5.862         */0.378         U0_RegFile/\regArr_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.060   */5.863         */0.377         U0_RegFile/\regArr_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.064   */5.865         */0.374         U0_RegFile/\regArr_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */5.870         */0.375         U0_RegFile/\regArr_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.874         */0.376         U0_RegFile/\regArr_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */5.876         */0.374         U0_RegFile/\regArr_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.236   5.877/*         0.215/*         U0_RegFile/\regArr_reg[0][7] /D    1
@(R)->ALU_CLK(R)	9.805    5.885/*         -0.002/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.885         */0.374         U0_RegFile/\regArr_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.064   */5.888         */0.376         U0_RegFile/\regArr_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */5.891         */0.374         U0_RegFile/\regArr_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   5.899/*         0.334/*         U0_RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.021   */5.900         */0.383         U0_RegFile/\regArr_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   5.909/*         0.334/*         U0_RegFile/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.914         */0.382         U0_RegFile/\regArr_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.915         */0.380         U0_RegFile/\regArr_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   5.922/*         0.332/*         U0_RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   5.924/*         0.330/*         U0_RegFile/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   5.925/*         0.331/*         U0_RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.925         */0.379         U0_RegFile/\regArr_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.927         */0.380         U0_RegFile/\regArr_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   5.928/*         0.332/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   5.929/*         0.329/*         U0_RegFile/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   5.930/*         0.329/*         U0_RegFile/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.933         */0.377         U0_RegFile/\regArr_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.935         */0.374         U0_RegFile/\regArr_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.939         */0.376         U0_RegFile/\regArr_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.105   5.945/*         0.327/*         U0_RegFile/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   5.951/*         0.327/*         U0_RegFile/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   5.951/*         0.327/*         U0_RegFile/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   5.951/*         0.327/*         U0_RegFile/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   5.951/*         0.327/*         U0_RegFile/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   5.952/*         0.327/*         U0_RegFile/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   5.955/*         0.327/*         U0_RegFile/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   5.956/*         0.327/*         U0_RegFile/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   5.957/*         0.327/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   5.958/*         0.327/*         U0_RegFile/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   5.960/*         0.327/*         U0_RegFile/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   5.961/*         0.327/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.119   5.964/*         0.327/*         U0_RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   5.964/*         0.327/*         U0_RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   5.964/*         0.327/*         U0_RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   5.969/*         0.327/*         U0_RegFile/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.121   5.969/*         0.327/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.121   5.970/*         0.327/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   5.972/*         0.327/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   5.973/*         0.327/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   5.974/*         0.327/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.060   */5.977         */0.377         U0_RegFile/\regArr_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   5.978/*         0.327/*         U0_RegFile/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.124   5.979/*         0.327/*         U0_RegFile/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.060   */5.983         */0.373         U0_RegFile/\regArr_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */5.984         */0.375         U0_RegFile/\regArr_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.093   5.987/*         0.329/*         U0_RegFile/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   5.989/*         0.329/*         U0_RegFile/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   5.989/*         0.329/*         U0_RegFile/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   */5.989         */0.374         U0_RegFile/\regArr_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.101   5.990/*         0.329/*         U0_RegFile/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.990         */0.371         U0_RegFile/\regArr_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   */5.990         */0.372         U0_RegFile/\regArr_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.097   5.991/*         0.329/*         U0_RegFile/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.062   */5.991         */0.375         U0_RegFile/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   */5.992         */0.373         U0_RegFile/\regArr_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.090   5.992/*         0.330/*         U0_RegFile/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   5.992/*         0.329/*         U0_RegFile/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   5.996/*         0.328/*         U0_RegFile/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   5.996/*         0.328/*         U0_RegFile/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.996/*         0.328/*         U0_RegFile/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.997/*         0.328/*         U0_RegFile/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   5.997/*         0.328/*         U0_RegFile/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.997/*         0.328/*         U0_RegFile/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.997/*         0.328/*         U0_RegFile/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   5.997/*         0.328/*         U0_RegFile/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.103   5.997/*         0.328/*         U0_RegFile/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   5.998/*         0.328/*         U0_RegFile/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   5.998/*         0.328/*         U0_RegFile/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   5.998/*         0.328/*         U0_RegFile/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   5.998/*         0.328/*         U0_RegFile/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   5.998/*         0.328/*         U0_RegFile/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   5.998/*         0.328/*         U0_RegFile/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   5.999/*         0.328/*         U0_RegFile/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   5.999/*         0.328/*         U0_RegFile/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   5.999/*         0.328/*         U0_RegFile/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   6.001/*         0.328/*         U0_RegFile/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.004/*         0.328/*         U0_RegFile/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.008/*         0.328/*         U0_RegFile/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.043         */0.379         U0_RegFile/\regArr_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */6.044         */0.380         U0_RegFile/\regArr_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */6.049         */0.377         U0_RegFile/\regArr_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */6.050         */0.376         U0_RegFile/\regArr_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */6.052         */0.377         U0_RegFile/\regArr_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */6.054         */0.378         U0_RegFile/\regArr_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */6.055         */0.379         U0_RegFile/\regArr_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */6.067         */0.372         U0_RegFile/\regArr_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   */6.153         */0.284         U0_RegFile/\regArr_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   */6.161         */0.284         U0_RegFile/\regArr_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.197   */6.180         */0.224         U0_RegFile/\regArr_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.202   */6.187         */0.223         U0_RegFile/\regArr_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.226   */6.193         */0.225         U0_RegFile/\regArr_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.224   */6.199         */0.227         U0_RegFile/\regArr_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.229   */6.207         */0.221         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.231   */6.215         */0.221         U0_RegFile/\regArr_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.406   6.247/*         -0.003/*        U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	10.424   6.279/*         0.026/*         U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.459   6.315/*         -0.009/*        U0_RegFile/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.511         */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */6.521         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.068   */6.530         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.537         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.538         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */6.539         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */6.545         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.547         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.549         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.553         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.559         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.068   */6.563         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */6.565         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.566         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.566         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.569         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.590         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.593         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.595         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */6.595         */0.381         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */6.597         */0.381         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.598         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */6.598         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.602         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */6.604         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.608         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.614         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.617         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.617         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */6.621         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */6.622         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   */6.630         */0.372         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   6.652/*         0.345/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   6.652/*         0.345/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   */6.661         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */6.671         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.088   */6.676         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */6.678         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.085   */6.682         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */6.684         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.684         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   */6.685         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */6.686         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   6.688/*         0.333/*         U0_RegFile/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   */6.689         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */6.689         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.690         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   6.691/*         0.333/*         U0_RegFile/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.692/*         0.334/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   */6.692         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   6.693/*         0.333/*         U0_RegFile/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.072   6.694/*         0.333/*         U0_RegFile/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   */6.695         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */6.695         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.085   */6.696         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   6.696/*         0.333/*         U0_RegFile/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   */6.697         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.085   */6.697         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   6.699/*         0.333/*         U0_RegFile/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   */6.699         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   6.700/*         0.332/*         U0_RegFile/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   */6.700         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   6.701/*         0.332/*         U0_RegFile/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   */6.702         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   6.703/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   */6.704         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   6.704/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.707/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.708/*         0.328/*         U0_RegFile/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   6.708/*         0.328/*         U0_RegFile/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.709/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   */6.709         */0.372         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.092   */6.709         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.101   6.711/*         0.328/*         U0_RegFile/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   */6.711         */0.372         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   6.711/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   6.712/*         0.328/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.712/*         0.328/*         U0_RegFile/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.713/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.713/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   */6.713         */0.372         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.107   6.713/*         0.328/*         U0_RegFile/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   */6.715         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   6.715/*         0.332/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.716/*         0.328/*         U0_RegFile/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   */6.716         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   6.722/*         0.332/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.724/*         0.327/*         U0_RegFile/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.725/*         0.332/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   */6.727         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.090   */6.727         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   6.728/*         0.332/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   */6.728         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.113   6.729/*         0.327/*         U0_RegFile/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.729/*         0.332/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.730/*         0.327/*         U0_RegFile/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.731/*         0.327/*         U0_RegFile/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.737/*         0.325/*         U0_RegFile/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   */6.737         */0.371         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.090   6.737/*         0.327/*         U0_RegFile/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.738/*         0.325/*         U0_RegFile/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   6.738/*         0.325/*         U0_RegFile/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   6.738/*         0.325/*         U0_RegFile/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   6.738/*         0.325/*         U0_RegFile/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.738/*         0.325/*         U0_RegFile/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.739/*         0.325/*         U0_RegFile/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.103   6.739/*         0.325/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   6.740/*         0.326/*         U0_RegFile/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.741/*         0.325/*         U0_RegFile/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.741/*         0.325/*         U0_RegFile/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.742/*         0.325/*         U0_RegFile/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.094   6.742/*         0.326/*         U0_RegFile/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.742/*         0.325/*         U0_RegFile/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.742/*         0.325/*         U0_RegFile/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.742/*         0.325/*         U0_RegFile/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   6.742/*         0.325/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   6.742/*         0.325/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.743/*         0.325/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.743/*         0.325/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.743/*         0.325/*         U0_RegFile/\regArr_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.743/*         0.325/*         U0_RegFile/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   6.743/*         0.325/*         U0_RegFile/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.743/*         0.325/*         U0_RegFile/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.743/*         0.325/*         U0_RegFile/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.744/*         0.325/*         U0_RegFile/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.744/*         0.325/*         U0_RegFile/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.744/*         0.325/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.745/*         0.325/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.745/*         0.325/*         U0_RegFile/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.745/*         0.325/*         U0_RegFile/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.745/*         0.325/*         U0_RegFile/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.746/*         0.325/*         U0_RegFile/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   6.746/*         0.326/*         U0_RegFile/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   6.746/*         0.326/*         U0_RegFile/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   6.750/*         0.325/*         U0_RegFile/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   6.752/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   6.752/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   6.752/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.132   6.759/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.133   6.761/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.761/*         0.325/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   6.763/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.135   6.764/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.136   6.764/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.137   6.764/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.137   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.135   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.137   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.137   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.135   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.137   6.765/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.766/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.135   6.766/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.112   6.767/*         0.326/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.137   6.768/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   6.768/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.138   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.138   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.138   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.135   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.139   6.769/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.139   6.770/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.139   6.770/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.138   6.770/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.770/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.138   6.770/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   6.771/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.771/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.771/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.771/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.771/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.773/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.774/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.131   6.774/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.774/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.138   6.774/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.776/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.140   6.776/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   6.778/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   6.780/*         0.324/*         U0_RegFile/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   6.781/*         0.324/*         U0_RegFile/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   6.785/*         0.324/*         U0_RegFile/\regArr_reg[2][3] /RN    1
@(R)->ALU_CLK(R)	9.472    6.867/*         0.330/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.398   7.047/*         0.023/*         U0_RegFile/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.402   7.051/*         0.022/*         U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.422   7.059/*         0.010/*         U0_RegFile/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.436   7.074/*         -0.010/*        U0_RegFile/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.431   7.078/*         0.020/*         U0_RegFile/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.431   7.080/*         0.020/*         U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.431   7.080/*         0.020/*         U0_RegFile/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.443   7.082/*         -0.011/*        U0_RegFile/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.443   7.089/*         0.009/*         U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.443   7.091/*         0.009/*         U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.443   7.091/*         0.009/*         U0_RegFile/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.468   7.123/*         -0.018/*        U0_RegFile/\regArr_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	10.037   */7.126         */0.370         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */7.280         */0.366         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */7.281         */0.366         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */7.292         */0.365         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */7.308         */0.360         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.086   */7.322         */0.362         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.087   */7.330         */0.361         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.088   */7.330         */0.361         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.088   */7.333         */0.361         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */7.336         */0.360         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */7.337         */0.364         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */7.371         */0.363         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.996    */7.458         */0.413         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	9.996    */7.459         */0.413         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	9.996    */7.459         */0.413         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	9.996    */7.460         */0.412         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	9.997    */7.465         */0.412         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	10.000   */7.487         */0.408         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	10.001   */7.494         */0.408         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */7.500         */0.408         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   7.539/*         0.258/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.167   7.540/*         0.262/*         U0_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   7.582/*         0.242/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */7.605         */0.364         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.178   7.678/*         0.246/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.018   */7.850         */0.401         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.007   */7.850         */0.401         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.019   */7.873         */0.396         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.023   */7.875         */0.396         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
@(R)->REF_CLK(R)	10.155   7.886/*         0.281/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	10.160   7.891/*         0.276/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   7.933/*         0.062/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	10.064   7.965/*         0.344/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.065   7.967/*         0.344/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	10.065   7.968/*         0.344/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	10.065   7.968/*         0.344/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	10.065   7.968/*         0.344/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	10.065   7.969/*         0.344/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   7.971/*         0.334/*         U0_RegFile/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   7.971/*         0.333/*         U0_RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   7.973/*         0.342/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   7.978/*         0.332/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   7.979/*         0.332/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   7.979/*         0.341/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   7.979/*         0.341/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   7.989/*         0.329/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.095   7.995/*         0.328/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   7.998/*         0.328/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.002/*         0.328/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   8.006/*         0.327/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.006/*         0.327/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.006/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.006/*         0.327/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.006/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.008/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.010/*         0.327/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.010/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.010/*         0.327/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   8.011/*         0.332/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.011/*         0.327/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.011/*         0.327/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.011/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.013/*         0.339/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.013/*         0.327/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   8.013/*         0.327/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.014/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.014/*         0.327/*         U0_ref_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.108   8.015/*         0.327/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.015/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.016/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   8.016/*         0.327/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   8.017/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   8.018/*         0.327/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.121   8.020/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   8.027/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   8.027/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   8.028/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   8.028/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   8.028/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   8.028/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	10.152   8.052/*         0.288/*         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.067   */8.174         */0.368         U0_ref_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */8.177         */0.367         U0_ref_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */8.177         */0.367         U0_ref_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */8.181         */0.366         U0_ref_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */8.182         */0.366         U0_ref_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */8.183         */0.366         U0_ref_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */8.185         */0.366         U0_ref_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */8.187         */0.366         U0_ref_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */8.439         */0.365         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */8.535         */0.371         U0_ref_sync/enable_pulse_d_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.073   */8.572         */0.368         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */8.608         */0.366         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.324    */8.808         */0.479         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.812         */0.476         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.819         */0.474         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.822         */0.474         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.822         */0.474         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.823         */0.474         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.823         */0.474         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.826         */0.474         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.827         */0.474         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.827         */0.474         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.828         */0.473         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.829         */0.473         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.833         */0.473         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.835         */0.472         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.332    */8.836         */0.472         U0_ALU/\ALU_OUT_reg[14] /SI    1
REF_CLK(R)->REF_CLK(R)	10.058   */8.874         */0.377         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.032   */8.894         */0.375         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.323    */8.927         */0.480         U0_ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	10.075   */8.954         */0.360         U0_ref_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */8.955         */0.360         U1_RST_SYNC/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */8.956         */0.365         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */8.956         */0.365         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */8.957         */0.365         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */8.958         */0.365         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
@(R)->ALU_CLK(R)	9.458    */9.156         */0.346         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.000  */93.945        */0.405         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.977  */94.624        */0.361         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */94.630        */0.360         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */94.631        */0.360         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */94.637        */0.359         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */94.640        */0.359         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.981  */94.646        */0.358         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.982  */94.650        */0.357         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.009  */94.944        */0.401         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.966  */94.999        */0.373         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */95.123        */0.410         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */95.501        */0.407         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.977  */95.601        */0.360         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */95.609        */0.359         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */95.613        */0.358         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */95.617        */0.358         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */95.620        */0.357         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */95.621        */0.357         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */95.622        */0.357         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */95.815        */0.407         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */95.823        */0.415         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  95.949/*        0.323/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */95.952        */0.373         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.956  96.026/*        0.301/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */96.113        */0.414         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */96.170        */0.402         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */96.180        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */96.185        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */96.185        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.187        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.187        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.188        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.957  96.197/*        0.301/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.227        */0.398         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */96.230        */0.402         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */96.233        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.234        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */96.239        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */96.241        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */96.244        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.966  96.267/*        0.291/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */96.309        */0.430         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.017  96.642/*        0.388/*         U1_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */97.043        */0.400         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */97.092        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */97.124        */0.387         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */97.147        */0.393         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */97.154        */0.391         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */97.160        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */97.160        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */97.167        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */97.179        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */97.181        */0.391         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */97.191        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */97.199        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */97.200        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */97.213        */0.390         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */97.221        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */97.241        */0.386         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.877  97.504/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.865  97.504/*        0.392/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.504/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.504/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.504/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.505/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.516/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.516/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.525/*        0.381/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.526/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.526/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.901  97.526/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.901  97.527/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.530/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.530/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.530/*        0.375/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.530/*        0.375/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.531/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.531/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.532/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.532/*        0.375/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	100.903  97.532/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.532/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.903  97.532/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.901  97.533/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.534/*        0.381/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.877  97.534/*        0.381/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.901  97.536/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.536/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.901  97.537/*        0.375/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.538/*        0.381/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.877  97.540/*        0.381/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.901  97.541/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.900  97.544/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.900  97.547/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.548/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.550/*        0.381/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.899  97.551/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	100.898  97.551/*        0.375/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.899  97.552/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.900  97.553/*        0.375/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	100.877  97.554/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.899  97.555/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.555/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.557/*        0.381/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.557/*        0.381/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.557/*        0.381/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.557/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.557/*        0.381/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.878  97.566/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.571/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.571/*        0.381/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.049  97.587/*        0.362/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	101.005  97.629/*        0.333/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.006  97.629/*        0.333/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.006  97.630/*        0.333/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.006  97.630/*        0.333/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.006  97.630/*        0.333/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.006  97.630/*        0.333/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.006  97.631/*        0.333/*         U1_ClkDiv/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  97.688/*        0.314/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.721        */0.395         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  97.754/*        0.288/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.997  97.767/*        0.277/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */97.777        */0.408         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.887   */97.785        */0.523         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.886   */97.801        */0.519         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */97.859        */0.402         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */97.859        */0.392         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */97.863        */0.396         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */97.898        */0.412         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.995  97.921/*        0.282/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */97.937        */0.391         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
@(R)->SCAN_CLK(R)	101.339  97.992/*        -0.000/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  97.993/*        0.264/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.004        */0.394         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.040        */0.393         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.907  */98.103        */0.507         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.226        */0.394         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.229        */0.392         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.255        */0.556         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */98.265        */0.585         U0_RegFile/\regArr_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	100.832  */98.268        */0.529         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.334        */0.386         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.894  */98.340        */0.483         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.360        */0.406         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.372        */0.575         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.757  */98.399        */0.518         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
@(R)->SCAN_CLK(R)	100.925  98.446/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.925  98.446/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.926  98.447/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.926  98.447/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.925  98.447/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	100.926  98.447/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.925  98.447/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	100.926  98.448/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.926  98.448/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.926  98.449/*        0.349/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.449/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.450/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.450/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.450/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.451/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.451/*        0.349/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.923  98.468/*        0.349/*         U0_PULSE_GEN/pls_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.503        */0.401         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.514        */0.538         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.552        */0.550         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	101.029  98.556/*        0.309/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.029  98.557/*        0.309/*         U0_ClkDiv/\count_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.557        */0.539         U0_RegFile/\regArr_reg[2][7] /SI    1
@(R)->SCAN_CLK(R)	101.029  98.558/*        0.309/*         U0_ClkDiv/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.559        */0.525         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.029  98.559/*        0.309/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.028  98.560/*        0.309/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.028  98.562/*        0.309/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.028  98.563/*        0.309/*         U0_ClkDiv/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.567        */0.525         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.568        */0.448         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.572        */0.394         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */98.590        */0.518         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.595        */0.517         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.605        */0.517         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.936  */98.615        */0.449         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.628        */0.505         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */98.628        */0.507         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.630        */0.477         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.761  */98.636        */0.511         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.637        */0.504         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.639        */0.476         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */98.644        */0.478         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.651        */0.530         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.652        */0.520         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.662        */0.506         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */98.678        */0.506         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.679        */0.535         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.680        */0.535         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.682        */0.498         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.689        */0.533         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.689        */0.533         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.691        */0.494         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.692        */0.505         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.693        */0.532         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.703        */0.530         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */98.706        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */98.707        */0.507         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.708        */0.489         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.711        */0.523         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.711        */0.529         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.713        */0.528         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.719        */0.491         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.722        */0.493         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.723        */0.541         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.725        */0.496         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.727        */0.476         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.730        */0.490         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.731        */0.488         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.732        */0.494         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */98.739        */0.478         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */98.743        */0.486         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.746        */0.482         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */98.752        */0.493         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.753        */0.484         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.753        */0.475         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.757        */0.511         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */98.757        */0.483         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.758        */0.519         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.758        */0.480         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.124  98.760/*        0.263/*         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.761        */0.513         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.761        */0.473         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */98.762        */0.482         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.763        */0.513         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.764        */0.473         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.767        */0.478         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.767        */0.472         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */98.767        */0.516         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.768        */0.480         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */98.768        */0.482         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.769        */0.395         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.779  */98.770        */0.495         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.770        */0.479         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.771        */0.511         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.771        */0.472         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.772        */0.481         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.773        */0.481         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.773        */0.471         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.774        */0.480         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.775        */0.503         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */98.775        */0.477         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.775        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.776        */0.471         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.777        */0.471         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.778        */0.479         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.779        */0.504         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.779        */0.480         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.779        */0.470         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.757  */98.779        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.780        */0.470         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.780  */98.780        */0.498         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.780        */0.477         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.780        */0.479         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.781        */0.515         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */98.781        */0.470         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.782        */0.481         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.782        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.783        */0.479         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.785        */0.483         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.785        */0.484         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.787        */0.479         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.787        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.787        */0.477         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.787        */0.478         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.787        */0.514         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.788        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.788        */0.478         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.789        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.790        */0.479         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.791        */0.478         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.791        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.791        */0.482         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.792        */0.477         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.793        */0.478         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.793        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.758  */98.793        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.794        */0.477         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.794        */0.483         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.937  */98.794        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.794        */0.478         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.794        */0.512         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.794        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.795        */0.475         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */98.795        */0.477         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.796        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.796        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.797        */0.482         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.797        */0.476         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.797        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.797        */0.511         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.798        */0.480         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.798        */0.481         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.798        */0.476         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.799        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.799        */0.480         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.799        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.799        */0.397         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.799        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.800        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.800        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.800        */0.476         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */98.801        */0.511         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.801        */0.481         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.801        */0.476         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.758  */98.801        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.801        */0.506         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */98.801        */0.510         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.802        */0.506         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.802        */0.476         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.802        */0.476         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.802        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.802        */0.475         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.758  */98.802        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.802        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.937  */98.802        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.803        */0.475         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.803        */0.475         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.803        */0.481         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */98.803        */0.494         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.803        */0.476         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.803        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.803        */0.474         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.803        */0.509         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.803        */0.476         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */98.804        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.804        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.804        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.804        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.805        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.805        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */98.805        */0.476         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.805        */0.475         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.805        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.805        */0.475         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.805        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.806        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.806        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */98.806        */0.476         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.806        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */98.807        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.807        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.807        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.807        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.807        */0.508         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.807        */0.475         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.808        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.808        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */98.808        */0.475         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.808        */0.510         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.808        */0.475         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.808        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.808        */0.476         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */98.808        */0.476         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.808        */0.505         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.809        */0.505         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.809        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */98.809        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.809        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.809        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.809        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.809        */0.510         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */98.810        */0.475         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.810        */0.395         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.810        */0.476         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */98.810        */0.475         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.937  */98.810        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.810        */0.474         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.810        */0.475         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */98.810        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.810        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.810        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.811        */0.474         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.811        */0.475         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.811        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.811        */0.473         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.811        */0.474         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.811        */0.474         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.811        */0.474         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */98.812        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.812        */0.474         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.812        */0.474         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.812        */0.474         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.812        */0.474         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.812        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.812        */0.473         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.812        */0.474         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.813        */0.475         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  */98.813        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.813        */0.509         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.813        */0.479         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.813        */0.480         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.813        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.813        */0.474         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.813        */0.474         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.813        */0.474         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.814        */0.474         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.814        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.814        */0.473         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.814        */0.473         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */98.814        */0.473         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.814        */0.473         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.815        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.815        */0.474         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.815        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.815        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.815        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.815        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.815        */0.504         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.816        */0.473         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.816        */0.473         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.816        */0.474         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.816        */0.474         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.816        */0.472         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.816        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.816        */0.473         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.816        */0.473         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.817        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.817        */0.473         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.817        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.817        */0.474         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.817        */0.475         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.817        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */98.817        */0.508         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.818        */0.473         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.818        */0.504         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.818        */0.473         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */98.818        */0.475         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.818        */0.476         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.818        */0.472         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.818        */0.474         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.818        */0.474         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.818        */0.478         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.819        */0.472         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.819        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.819        */0.476         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.819        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.819        */0.473         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.819        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.819        */0.473         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.820        */0.475         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.820        */0.473         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.820        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */98.820        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.821        */0.473         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.821        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.821        */0.478         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.821        */0.473         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.822        */0.472         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.822        */0.478         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.781  */98.822        */0.497         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.822        */0.474         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */98.823        */0.393         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.823        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.823        */0.478         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.823        */0.477         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.824        */0.472         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.824        */0.473         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.824        */0.502         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.824        */0.473         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.825        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.826        */0.472         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.826        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.826        */0.502         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.827        */0.474         U0_RegFile/\regArr_reg[12][1] /SI    1
@(R)->SCAN_CLK(R)	101.072  98.827/*        0.267/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.072  98.827/*        0.267/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.828        */0.472         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.829        */0.473         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.832        */0.477         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  */98.834        */0.440         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.836        */0.500         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.838        */0.500         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */98.839        */0.507         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.840        */0.469         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.841        */0.494         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.843        */0.471         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.845        */0.478         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.846        */0.474         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.846        */0.460         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.847        */0.474         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.847        */0.474         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.848        */0.474         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */98.848        */0.499         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.922  */98.848        */0.465         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */98.849        */0.488         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.849        */0.474         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.849        */0.474         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.850        */0.475         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */98.850        */0.465         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */98.852        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.854        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.854        */0.474         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */98.855        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.861        */0.473         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.866        */0.405         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.966  */98.868        */0.438         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */98.883        */0.403         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.980  */98.888        */0.422         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.904        */0.493         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */98.912        */0.415         U0_RegFile/\regArr_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	101.377  98.917/*        -0.040/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.921        */0.482         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.929        */0.464         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.933        */0.393         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.935        */0.432         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.943        */0.477         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.953        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */98.955        */0.351         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.956        */0.517         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.957        */0.390         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.961        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.963        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.964        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  */98.966        */0.440         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.977  */98.976        */0.427         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.993        */0.426         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.985  */99.017        */0.374         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */99.018        */0.373         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.979  */99.022        */0.424         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.987  */99.025        */0.372         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */99.032        */0.371         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */214.686       */54.253        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */214.692       */54.253        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8627.141 8624.450/*      54.254/*        UART_TX_O    1
