/*
 @licstart  The following is the entire license notice for the JavaScript code in this file.

 The MIT License (MIT)

 Copyright (C) 1997-2020 by Dimitri van Heesch

 Permission is hereby granted, free of charge, to any person obtaining a copy of this software
 and associated documentation files (the "Software"), to deal in the Software without restriction,
 including without limitation the rights to use, copy, modify, merge, publish, distribute,
 sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all copies or
 substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
 BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
 DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 @licend  The above is the entire license notice for the JavaScript code in this file
*/
var NAVTREE =
[
  [ "Hardware", "index.html", [
    [ "HW - Modules", "da/d5f/hw_modules.html", [
      [ "1. Video Input", "da/d5f/hw_modules.html#hw_video_input", [
        [ "1.1 CV5 / CV52", "da/d5f/hw_modules.html#hw_video_input_cv5", null ],
        [ "1.2 CV72", "da/d5f/hw_modules.html#hw_video_input_cv72", null ],
        [ "1.3 CV3 Hight Definition (HD)", "da/d5f/hw_modules.html#hw_video_input_cv3_hd", null ]
      ] ],
      [ "2. Video Output", "da/d5f/hw_modules.html#hw_video_output", null ],
      [ "3 IDSP Pipeline", "da/d5f/hw_modules.html#hw_idsp_pipeline", null ],
      [ "4. Video Codec", "da/d5f/hw_modules.html#hw_video_codec", [
        [ "4.1 CV5", "da/d5f/hw_modules.html#hw_video_codec_cv5", null ],
        [ "4.2 CV52", "da/d5f/hw_modules.html#hw_video_codec_cv52", null ],
        [ "4.3 CV72", "da/d5f/hw_modules.html#hw_video_codec_cv72", null ],
        [ "4.4 CV3 HD", "da/d5f/hw_modules.html#hw_video_codec_cv3_hd", null ]
      ] ],
      [ "5. Audio", "da/d5f/hw_modules.html#hw_audio", null ],
      [ "6. System", "da/d5f/hw_modules.html#hw_system", [
        [ "6.1 CV5", "da/d5f/hw_modules.html#hw_system_cv5", null ],
        [ "6.2 CV52", "da/d5f/hw_modules.html#hw_system_cv52", null ],
        [ "6.3 CV72", "da/d5f/hw_modules.html#hw_system_cv72", null ],
        [ "6.4 CV3 HD", "da/d5f/hw_modules.html#hw_system_cv3_hd", null ]
      ] ],
      [ "7. Interfaces", "da/d5f/hw_modules.html#hw_interfaces", [
        [ "7.1 CV5 / CV52 / CV72", "da/d5f/hw_modules.html#hw_interfaces_cv5", null ],
        [ "7.2 CV3 HD", "da/d5f/hw_modules.html#hw_interfaces_cv3_hd", null ]
      ] ]
    ] ],
    [ "Board - CV5 Titanium", "da/d9e/page_cv5_timn.html", [
      [ "1 EVK Package", "da/d9e/page_cv5_timn.html#cv5_timn_evk_package", null ],
      [ "2 Overview of the EVK Board", "da/d9e/page_cv5_timn.html#cv5_timn_overview", null ],
      [ "3 Setting up the EVK Board", "da/d9e/page_cv5_timn.html#cv5_timn_setting_up", null ],
      [ "4 CV5 EVK System I/O and Hardware Control", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_hardware_control", [
        [ "4.1 Connectors", "da/d9e/page_cv5_timn.html#cv5_timn_connectors", null ],
        [ "4.2 System I/O Configurations", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_configurations", [
          [ "4.2.1 UART1", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_uart1", null ],
          [ "4.2.2 General Purpose Input / Output (GPIO) Debug", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_gpio_debug", null ],
          [ "4.2.3 Power Measurement", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_power_measurement", null ],
          [ "4.2.4 HDMI Transmit", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_hdmi_tx", null ],
          [ "4.2.5 Audio Headphone out", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_audio_hp_out", null ],
          [ "4.2.6 CVBS Output", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_cvbs_output", null ],
          [ "4.2.7 Infrared (IR) Receiver", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_ir_receiver", null ],
          [ "4.2.8 PINMUX Switch – SW1~SW5", "da/d9e/page_cv5_timn.html#cv5_timn_system_io_pinmux_sw1_to_sw5", null ],
          [ "4.2.9 POC Switch ― SW6~SW9", "da/d9e/page_cv5_timn.html#cv5_timn_system_poc_switch_sw6_sw9", null ],
          [ "4.2.10 CV5 POC Table", "da/d9e/page_cv5_timn.html#cv5_timn_poc_table", null ],
          [ "4.2.11 Controller Area Network (CAN) Bus", "da/d9e/page_cv5_timn.html#cv5_timn_can_bus", null ],
          [ "4.2.12 PCIe x4", "da/d9e/page_cv5_timn.html#cv5_timn_pcie_x4", null ],
          [ "4.2.13 Joint Test Action Group (JTAG) Connector", "da/d9e/page_cv5_timn.html#cv5_timn_jtag_connector", null ],
          [ "4.2.14 Real-time Clock (RTC) Battery Holder", "da/d9e/page_cv5_timn.html#cv5_timn_rtc_battery_holder", null ],
          [ "4.2.15 MCU Serial Wire Debug (SWD) Connector", "da/d9e/page_cv5_timn.html#cv5_timn_mcu_swd_connector", null ],
          [ "4.2.16 MCU Reset Button", "da/d9e/page_cv5_timn.html#cv5_timn_mcu_reset_button", null ],
          [ "4.2.17 Reset Button", "da/d9e/page_cv5_timn.html#cv5_timn_reset_button", null ],
          [ "4.2.18 MCU Power-on Button", "da/d9e/page_cv5_timn.html#cv5_timn_mcu_power_on_button", null ],
          [ "4.2.19 Power ON / OFF Switch Button", "da/d9e/page_cv5_timn.html#cv5_timn_power_on_off_switch_button", null ],
          [ "4.2.20 Power Jack", "da/d9e/page_cv5_timn.html#cv5_timn_power_jack", null ],
          [ "4.2.21 Ethernet0", "da/d9e/page_cv5_timn.html#cv5_timn_ethernet0", null ],
          [ "4.2.22 Ethernet1", "da/d9e/page_cv5_timn.html#cv5_timn_ethernet1", null ],
          [ "4.2.23 ADC1 Key Buttons", "da/d9e/page_cv5_timn.html#cv5_timn_adc1_key_buttons", null ],
          [ "4.2.24 USB2.0 Device / Serial Debug Port", "da/d9e/page_cv5_timn.html#cv5_timn_usb_2_0_device_serial_debug_port", null ],
          [ "4.2.25 USB3.1 Device", "da/d9e/page_cv5_timn.html#cv5_timn_usb_3_1_device", null ],
          [ "4.2.26 USB3.1 Host", "da/d9e/page_cv5_timn.html#cv5_timn_usb_3_1_host", null ],
          [ "4.2.27 USB3.1 Hub Host", "da/d9e/page_cv5_timn.html#cv5_timn_usb_3_1_hub_host", null ],
          [ "4.2.28 Core Board Sockets", "da/d9e/page_cv5_timn.html#cv5_timn_core_board_sockets", null ],
          [ "4.2.29 VOUT MIPI DSI", "da/d9e/page_cv5_timn.html#cv5_timn_vout_mipi_dsi", null ],
          [ "4.2.30 VIN DCPHY", "da/d9e/page_cv5_timn.html#cv5_timn_vin_dcphy", null ],
          [ "4.2.31 VIN SLVS-EC", "da/d9e/page_cv5_timn.html#cv5_timn_vin_slvs_ec", null ],
          [ "4.2.32 VIN SLVS+DPHY", "da/d9e/page_cv5_timn.html#cv5_timn_vin_slvs_dphy", null ],
          [ "4.2.33 Nonvolatile Memory Express (NVMe) M.2 Connector", "da/d9e/page_cv5_timn.html#cv5_timn_nvme_m_2_connector", null ],
          [ "4.2.34 SDIO0", "da/d9e/page_cv5_timn.html#cv5_timn_sdio0", null ],
          [ "4.2.35 SDIO1", "da/d9e/page_cv5_timn.html#cv5_timn_sdio1", null ],
          [ "4.2.36 Lithium Battery", "da/d9e/page_cv5_timn.html#cv5_timn_lithium_battery", null ],
          [ "4.2.37 SPI NAND / NOR Flash Switch", "da/d9e/page_cv5_timn.html#cv5_timn_spi_nand_nor_flash_switch", null ],
          [ "4.2.38 Power Jumpers", "da/d9e/page_cv5_timn.html#cv5_timn_power_jumpers", null ],
          [ "4.2.39 External Watch Dog Timer (WDT)", "da/d9e/page_cv5_timn.html#cv5_timn_external_wdt", null ],
          [ "4.2.40 IMU Switch", "da/d9e/page_cv5_timn.html#cv5_timn_imu_switch", null ]
        ] ]
      ] ],
      [ "5 License", "da/d9e/page_cv5_timn.html#cv5_timn_doc_license", null ]
    ] ],
    [ "Board - CV52 Co / Cr", "da/dca/page_cv52_cocr.html", [
      [ "1 EVK Package", "da/dca/page_cv52_cocr.html#cv52_co_evk_package", null ],
      [ "2 Overview of the EVK Board", "da/dca/page_cv52_cocr.html#cv52_co_overview", null ],
      [ "3 Setting Up the EVK Board", "da/dca/page_cv52_cocr.html#cv52_co_setting_up", null ],
      [ "4 System I/O and Hardware Control of CV52 EVK Co (LPDDR4x) Rev1.1", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_system_io_hardware_control", [
        [ "4.1 Connectors", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_connectors", null ],
        [ "4.2 System I/O Configurations", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_system_io_configurations", [
          [ "4.2.1 GPIO Debug", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_gpio_debug", null ],
          [ "4.2.2 Power Measurement", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_power_measurement", null ],
          [ "4.2.3 Ethernet", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_ethernet", null ],
          [ "4.2.4 CVBS Output", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_cvbs_output", null ],
          [ "4.2.5 IR Receiver", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_ir_receiver", null ],
          [ "4.2.6 CAN Bus", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_can_bus", null ],
          [ "4.2.7 PCIe x4", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_pcie_x4", null ],
          [ "4.2.8 JTAG Connector", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_jtag_connector", null ],
          [ "4.2.9 POC Switch - SW6~SW9", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_poc_switch_sw6_sw9", null ],
          [ "4.2.10 RTC Battery Holder", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_rtc_battery_holder", null ],
          [ "4.2.11 Ethernet 1", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_ethernet_1", null ],
          [ "4.2.12 MCU SWD Connector", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_mcu_swd_connector", null ],
          [ "4.2.13 MCU Reset Button", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_mcu_reset_button", null ],
          [ "4.2.14 Reset Button", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_reset_button", null ],
          [ "4.2.15 MCU Power-on Button", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_mcu_power_on_button", null ],
          [ "4.2.16 Power ON / OFF Switch Button", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_power_on_off_switch_button", null ],
          [ "4.2.17 Power Jack", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_power_jack", null ],
          [ "4.2.18 Audio Line-in", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_audio_line_in", null ],
          [ "4.2.19 Audio HP out", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_audio_hp_out", null ],
          [ "4.2.20 Audio Speaker Out", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_audio_speaker_out", null ],
          [ "4.2.21 ADC1 Key Buttons", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_adc1_key_button", null ],
          [ "4.2.22 USB2.0 Device / Serial Debug Port", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_usb_20_device_serial_debug_port", null ],
          [ "4.2.23 USB3.1 Device", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_usb_31_device", null ],
          [ "4.2.24 USB3.1 Host", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_usb_31_host", null ],
          [ "4.2.25 USB 3.1 Hub Host", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_usb_31_hub_host", null ],
          [ "4.2.26 VOUT MIPI DSI", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_vout_mipi_dsi", null ],
          [ "4.2.27 HDMI TX", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_hdmi_tx", null ],
          [ "4.2.28 PINMUX Switch – SW1~SW5", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_pinmux_switch_sw1_sw5", null ],
          [ "4.2.29 CV52 POC Table", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_poc_table", null ],
          [ "4.2.30 VIN DCPHY", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_vin_dcphy", null ],
          [ "4.2.31 VIN SLVS+DPHY", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_vin_slvs_dcphy", null ],
          [ "4.2.32 NVMe M.2 Connector", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_nvme_m2_connector", null ],
          [ "4.2.33 SDIO0", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_sdio0", null ],
          [ "4.2.34 SDIO1", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_sdio1", null ],
          [ "4.2.35 eMMC", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_emmc", null ],
          [ "4.2.36 Lithium Battery", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_lithium_battery", null ],
          [ "4.2.37 Power Jumpers", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_power_jumpers", null ],
          [ "4.2.38 SPI NAND / NOR flash switch", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_nand_nor_flash_switch", null ],
          [ "4.2.39 External WDT", "da/dca/page_cv52_cocr.html#cv52_co_lpddr4x_external_wdt", null ]
        ] ]
      ] ],
      [ "5 System I/O and Hardware Control of CV52 EVK Cr (LPDDR5) Rev 1.0", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_system_io_hardware_control", [
        [ "5.1 Connectors", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_connectors", null ],
        [ "5.2 System I/O Configurations", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_system_io_configurations", [
          [ "5.2.1 GPIO Debug", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_gpio_debug", null ],
          [ "5.2.2 Power Measurement", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_power_measurement", null ],
          [ "5.2.3 Ethernet", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_ethernet", null ],
          [ "5.2.4 CVBS Output", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_cvbs_output", null ],
          [ "5.2.5 IR Receiver", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_ir_receiver", null ],
          [ "5.2.6 CAN Bus", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_can_bus", null ],
          [ "5.2.7 PCIe x4", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_pcie_x4", null ],
          [ "5.2.8 JTAG Connector", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_jtag_connector", null ],
          [ "5.2.9 POC Switch - SW6~SW9", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_poc_switch_sw6_sw9", null ],
          [ "5.2.10 RTC Battery Holder", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_rtc_battery_holder", null ],
          [ "5.2.11 Ethernet 1", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_ethernet_1", null ],
          [ "5.2.12 MCU SWD Connector", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_mcu_swd_connector", null ],
          [ "5.2.13 MCU Reset Button", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_mcu_reset_button", null ],
          [ "5.2.14 Reset Button", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_reset_button", null ],
          [ "5.2.15 MCU Power-on Button", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_mcu_power_on_button", null ],
          [ "5.2.16 Power ON / OFF Switch Button", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_power_on_off_switch_button", null ],
          [ "5.2.17 Power Jack", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_power_jack", null ],
          [ "5.2.18 Audio Line-in", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_audio_line_in", null ],
          [ "5.2.19 Audio HP out", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_audio_hp_out", null ],
          [ "5.2.20 Audio Speaker Out", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_audio_speaker_out", null ],
          [ "5.2.21 ADC1 Key Buttons", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_adc1_key_button", null ],
          [ "5.2.22 USB2.0 Device / Serial Debug Port", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_usb_20_device_serial_debug_port", null ],
          [ "5.2.23 USB 3.1 Device", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_usb_31_device", null ],
          [ "5.2.24 USB3.1 Host", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_usb_31_host", null ],
          [ "5.2.25 USB3.1 Hub Host", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_usb_31_hub_host", null ],
          [ "5.2.26 VOUT MIPI DSI", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_vout_mipi_dsi", null ],
          [ "5.2.27 HDMI TX", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_hdmi_tx", null ],
          [ "5.2.28 PINMUX Switch – SW1~SW5", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_pinmux_switch_sw1_sw5", null ],
          [ "5.2.29 VIN DCPHY", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_vin_dcphy", null ],
          [ "5.2.30 VIN SLVS+DPHY", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_vin_slvs_dcphy", null ],
          [ "5.2.31 NVMe M.2 Connector", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_nvme_m2_connector", null ],
          [ "5.2.32 SDIO0", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_sdio0", null ],
          [ "5.2.33 SDIO1", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_sdio1", null ],
          [ "5.2.34 eMMC", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_emmc", null ],
          [ "5.2.35 Lithium Battery", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_lithium_battery", null ],
          [ "5.2.36 Power Jumpers", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_power_jumpers", null ],
          [ "5.2.37 SPI NAND / NOR Flash Switch", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_nand_nor_flash_switch", null ],
          [ "5.2.38 External WDT", "da/dca/page_cv52_cocr.html#cv52_cr_lpddr5_external_wdt", null ]
        ] ]
      ] ],
      [ "6 License", "da/dca/page_cv52_cocr.html#cv52_co_doc_license", null ]
    ] ],
    [ "Board - CV72 Ga / Ge", "dd/d4e/page_cv72_gage.html", [
      [ "1 EVK Package", "dd/d4e/page_cv72_gage.html#cv72_ga_evk_package", null ],
      [ "2 Overview of the EVK Board", "dd/d4e/page_cv72_gage.html#cv72_ga_overview", null ],
      [ "3 Setting Up the EVK Board", "dd/d4e/page_cv72_gage.html#cv72_ga_setting_up", null ],
      [ "4 CV72 Ga EVK (LPDDR5) System I/O and Hardware Control", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_hardware_control", [
        [ "4.1 Connectors", "dd/d4e/page_cv72_gage.html#cv72_ga_connectors", null ],
        [ "4.2 System I/O Configurations", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_configurations", [
          [ "4.2.1 CAN Bus", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_can_bus", null ],
          [ "4.2.2 Power Measurement", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_power_measurement", null ],
          [ "4.2.3 PCIe x1", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_pcie_x1", null ],
          [ "4.2.4 Ethernet", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_ethernet", null ],
          [ "4.2.5 Ethernet 1", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_ethernet_1", null ],
          [ "4.2.6 JTAG Connector", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_jtag_connector", null ],
          [ "4.2.7 SDIO1", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_sdio1", null ],
          [ "4.2.8 SD", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_sd", null ],
          [ "4.2.9 RTC Battery Holder", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_rtc_battery_holder", null ],
          [ "4.2.10 SDIO0", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_sdio0", null ],
          [ "4.2.11 MCU SWD Connector", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_mcu_swd_connector", null ],
          [ "4.2.12 MCU Reset Button", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_mcu_reset_button", null ],
          [ "4.2.13 Reset Button", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_reset_button", null ],
          [ "4.2.14 MCU Power-on Button", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_mcu_power_on_button", null ],
          [ "4.2.15 Power ON / OFF Switch Button", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_power_on_off_switch_button", null ],
          [ "4.2.16 Power Jack", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_power_jack", null ],
          [ "4.2.17 Audio Line-in", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_audio_line_in", null ],
          [ "4.2.18 Audio HP out", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_audio_hp_out", null ],
          [ "4.2.19 Audio Speaker Out", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_audio_speaker_out", null ],
          [ "4.2.20 ADC1 Key Buttons", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_adc1_key_button", null ],
          [ "4.2.21 GPIO Debug", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_gpio_debug", null ],
          [ "4.2.22 IR Receiver", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_ir_receiver", null ],
          [ "4.2.23 CVBS Output", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_cvbs_output", null ],
          [ "4.2.24 USB 2.0 Device / Serial Debug Port", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_usb_20_device_serial_debug_port", null ],
          [ "4.2.25 USB 3.2 Device", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_usb_32_device", null ],
          [ "4.2.26 USB 3.2 host", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_usb_32_host", null ],
          [ "4.2.27 USB 3.2 Hub Host", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_usb_32_hub_host", null ],
          [ "4.2.28 VIN SLVS+DPHY", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_vin_slvs_dcphy", null ],
          [ "4.2.29 VIN DCPHY", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_vin_dcphy", null ],
          [ "4.2.30 POC Switch - SW6~SW9", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_poc_switch_sw6_sw9", null ],
          [ "4.2.31 VOUT MIPI DSI", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_vout_mipi_dsi", null ],
          [ "4.2.32 PINMUX Switch – SW1~SW4", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_pinmux_switch_sw1_sw4", null ],
          [ "4.2.33 CV72 POC Table", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_poc_table", null ],
          [ "4.2.34 HDMI TX", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_hdmi_tx", null ],
          [ "4.2.35 Power Jumpers", "dd/d4e/page_cv72_gage.html#cv72_ga_system_io_power_jumpers", null ]
        ] ]
      ] ],
      [ "5 Design Notes", "dd/d4e/page_cv72_gage.html#cv72_ga_design_notes", null ],
      [ "6 License", "dd/d4e/page_cv72_gage.html#cv72_ga_doc_license", null ]
    ] ],
    [ "Board - CV72 Xiezhi", "db/dd0/page_cv72_xiezhi.html", [
      [ "1. Evaluation Kit Package", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_evk_package", null ],
      [ "2. Overview of the EVK Board", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_overview", null ],
      [ "3. Setting Up the EVK Board", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_setting_up", null ],
      [ "4. System I/O and Hardware Control", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_system_io_hardware_control", [
        [ "4.1 Connectors", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_connectors", null ],
        [ "4.2 System I/O Configurations", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_system_io_configurations", [
          [ "4.2.1 Power on Configuration", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_system_io_poc", null ],
          [ "4.2.2 MCU Boot Mode", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_system_io_mcu_boot_mode", null ]
        ] ]
      ] ],
      [ "5. Design Notes", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_design_notes", null ],
      [ "6. License", "db/dd0/page_cv72_xiezhi.html#cv72_xiezhi_doc_license", null ]
    ] ],
    [ "Board - CV3 Dk_mini", "db/d60/page_cv3_dk_mini.html", [
      [ "1. Evaluation Kit Package", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_evk_package", null ],
      [ "2. Overview of the EVK Board", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_overview", null ],
      [ "3. Overview of the Data Flow", "db/d60/page_cv3_dk_mini.html#cv3_hd_data_flow_overview", null ],
      [ "4. Setting Up the EVK Board", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_setting_up", null ],
      [ "5. System I/O and Hardware control", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_system_io_hardware_control", [
        [ "5.1 Connectors", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_connectors", null ],
        [ "5.2 Switches", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_switches", null ],
        [ "5.3 Hardware Connection", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_hardware_connection", null ],
        [ "5.4 Power Operation", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_power_operation", null ]
      ] ],
      [ "6. VIN Map", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_vin_map", null ],
      [ "7. Typical Cases", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_typical_case", [
        [ "7.1 6-V Case", "db/d60/page_cv3_dk_mini.html#typical_case_6v", null ],
        [ "7.2 11-V Case", "db/d60/page_cv3_dk_mini.html#typical_case_11v", null ]
      ] ],
      [ "8. License", "db/d60/page_cv3_dk_mini.html#cv3_dk_mini_doc_license", null ]
    ] ],
    [ "Files", "files.html", [
      [ "File List", "files.html", "files_dup" ]
    ] ]
  ] ]
];

var NAVTREEINDEX =
[
"d4/d0d/hardware__chapters__page_8h.html"
];

var SYNCONMSG = 'click to disable panel synchronisation';
var SYNCOFFMSG = 'click to enable panel synchronisation';