// Seed: 3671795025
macromodule module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    output wire id_9,
    input wand id_10,
    input supply0 id_11,
    input supply1 id_12,
    input uwire id_13,
    output wand id_14,
    input wor id_15,
    input tri0 id_16,
    output tri id_17,
    output tri0 id_18,
    input wire id_19,
    output supply0 id_20
    , id_34,
    input uwire id_21,
    input wand id_22,
    input supply0 id_23,
    input tri1 id_24,
    output tri id_25,
    input wor id_26,
    input tri1 id_27,
    input supply1 id_28,
    output tri1 id_29,
    input uwire id_30,
    input supply1 id_31,
    input tri1 id_32
);
  wire id_35;
  logic [7:0] id_36;
  wire id_37;
  assign id_36[(1)] = 1'b0;
  always id_18 = 1;
  assign id_9 = id_26;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wand id_2
);
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1
  );
endmodule
