// Seed: 3901218835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  tri id_6 = id_6, id_7 = 1, id_8, id_9;
  wire id_10;
  assign id_3 = id_1;
  wor id_11, id_12, id_13;
  tri1 id_14;
  assign id_13 = 1;
  supply1 id_15 = id_14 == 1;
  wire id_16, id_17, id_18, id_19;
  always #1 id_1 <= 1;
  wire id_20 = id_12, id_21, id_22, id_23;
  always return 1;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_2,
      id_11,
      id_12,
      id_20
  );
  wire id_24;
  assign id_6 = id_9;
endmodule
