"C:\Users\Gustas\Documents\KTU\Skaitmenine logika\L1\impl1\nand.vhd" VHDL work 0 0 0 -02
. . 0 0 0