0.6
2016.4
Jan 23 2017
19:19:20
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/alu.sv,1509097646,systemVerilog,,,,alu,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/decode.sv,1509339712,systemVerilog,,,,decode,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/fetch.sv,1508758543,systemVerilog,,,,fetch,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/fpu.sv,1509340989,systemVerilog,,,,fpu,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/fpu_wrapper.v,1509341176,verilog,,,,fpu_wrapper,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/mem_ls.sv,1508752697,systemVerilog,,,,mem_ls,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/pc.sv,1508758623,systemVerilog,,,,pc,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/top.sv,1509341272,systemVerilog,,,,top,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/top_wrapper.v,1509341311,verilog,,,,top_wrapper,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/uart_tx_7han.sv,1509326911,systemVerilog,,,,uart_tx,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/write.sv,1509329143,systemVerilog,,,,fpr_write;gpr_write,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/hdl/design_1.v,1509341370,verilog,,,,design_1,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1509339658,verilog,,,,design_1_blk_mem_gen_0_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,1509339658,verilog,,,,design_1_blk_mem_gen_1_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd,1509340918,vhdl,,,,design_1_floating_point_0_1,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd,1509340918,vhdl,,,,design_1_floating_point_1_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_2_0/sim/design_1_floating_point_2_0.vhd,1509340918,vhdl,,,,design_1_floating_point_2_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_3_0/sim/design_1_floating_point_3_0.vhd,1509340918,vhdl,,,,design_1_floating_point_3_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_4_0/sim/design_1_floating_point_4_0.vhd,1509340918,vhdl,,,,design_1_floating_point_4_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_5_0/sim/design_1_floating_point_5_0.vhd,1509339656,vhdl,,,,design_1_floating_point_5_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_6_0/sim/design_1_floating_point_6_0.vhd,1509340918,vhdl,,,,design_1_floating_point_6_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_7_0/sim/design_1_floating_point_7_0.vhd,1509340918,vhdl,,,,design_1_floating_point_7_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_8_0/sim/design_1_floating_point_8_0.vhd,1509340918,vhdl,,,,design_1_floating_point_8_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_fpu_wrapper_0_0/sim/design_1_fpu_wrapper_0_0.v,1509341321,verilog,,,,design_1_fpu_wrapper_0_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v,1509340918,verilog,,,,design_1_sim_clk_gen_0_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v,1509341370,verilog,,,,design_1_top_wrapper_0_0,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v,1509340918,verilog,,,,sim_clk_gen,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1509341370,verilog,,,,design_1_wrapper,,,,,,,,
