{"vcs1":{"timestamp_begin":1741171312.434069594, "rt":4.10, "ut":3.85, "st":0.19}}
{"vcselab":{"timestamp_begin":1741171316.615876685, "rt":0.28, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1741171316.952863494, "rt":0.25, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741171312.116546176}
{"VCS_COMP_START_TIME": 1741171312.116546176}
{"VCS_COMP_END_TIME": 1741171317.272925901}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 354148}}
{"vcselab": {"peak_mem": 174896}}
