$date
	Sat Mar 14 15:19:58 2020
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module proc_hier_bench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 next_PC [15] $end
$var wire 1 2 next_PC [14] $end
$var wire 1 3 next_PC [13] $end
$var wire 1 4 next_PC [12] $end
$var wire 1 5 next_PC [11] $end
$var wire 1 6 next_PC [10] $end
$var wire 1 7 next_PC [9] $end
$var wire 1 8 next_PC [8] $end
$var wire 1 9 next_PC [7] $end
$var wire 1 : next_PC [6] $end
$var wire 1 ; next_PC [5] $end
$var wire 1 < next_PC [4] $end
$var wire 1 = next_PC [3] $end
$var wire 1 > next_PC [2] $end
$var wire 1 ? next_PC [1] $end
$var wire 1 @ next_PC [0] $end
$var wire 1 A Inst [15] $end
$var wire 1 B Inst [14] $end
$var wire 1 C Inst [13] $end
$var wire 1 D Inst [12] $end
$var wire 1 E Inst [11] $end
$var wire 1 F Inst [10] $end
$var wire 1 G Inst [9] $end
$var wire 1 H Inst [8] $end
$var wire 1 I Inst [7] $end
$var wire 1 J Inst [6] $end
$var wire 1 K Inst [5] $end
$var wire 1 L Inst [4] $end
$var wire 1 M Inst [3] $end
$var wire 1 N Inst [2] $end
$var wire 1 O Inst [1] $end
$var wire 1 P Inst [0] $end
$var wire 1 Q RegWrite $end
$var wire 1 R WriteRegister [2] $end
$var wire 1 S WriteRegister [1] $end
$var wire 1 T WriteRegister [0] $end
$var wire 1 U WriteData [15] $end
$var wire 1 V WriteData [14] $end
$var wire 1 W WriteData [13] $end
$var wire 1 X WriteData [12] $end
$var wire 1 Y WriteData [11] $end
$var wire 1 Z WriteData [10] $end
$var wire 1 [ WriteData [9] $end
$var wire 1 \ WriteData [8] $end
$var wire 1 ] WriteData [7] $end
$var wire 1 ^ WriteData [6] $end
$var wire 1 _ WriteData [5] $end
$var wire 1 ` WriteData [4] $end
$var wire 1 a WriteData [3] $end
$var wire 1 b WriteData [2] $end
$var wire 1 c WriteData [1] $end
$var wire 1 d WriteData [0] $end
$var wire 1 e MemWrite $end
$var wire 1 f MemRead $end
$var wire 1 g MemAddress [15] $end
$var wire 1 h MemAddress [14] $end
$var wire 1 i MemAddress [13] $end
$var wire 1 j MemAddress [12] $end
$var wire 1 k MemAddress [11] $end
$var wire 1 l MemAddress [10] $end
$var wire 1 m MemAddress [9] $end
$var wire 1 n MemAddress [8] $end
$var wire 1 o MemAddress [7] $end
$var wire 1 p MemAddress [6] $end
$var wire 1 q MemAddress [5] $end
$var wire 1 r MemAddress [4] $end
$var wire 1 s MemAddress [3] $end
$var wire 1 t MemAddress [2] $end
$var wire 1 u MemAddress [1] $end
$var wire 1 v MemAddress [0] $end
$var wire 1 w MemData [15] $end
$var wire 1 x MemData [14] $end
$var wire 1 y MemData [13] $end
$var wire 1 z MemData [12] $end
$var wire 1 { MemData [11] $end
$var wire 1 | MemData [10] $end
$var wire 1 } MemData [9] $end
$var wire 1 ~ MemData [8] $end
$var wire 1 !! MemData [7] $end
$var wire 1 "! MemData [6] $end
$var wire 1 #! MemData [5] $end
$var wire 1 $! MemData [4] $end
$var wire 1 %! MemData [3] $end
$var wire 1 &! MemData [2] $end
$var wire 1 '! MemData [1] $end
$var wire 1 (! MemData [0] $end
$var wire 1 )! Halt $end
$var integer 32 *! inst_count $end
$var integer 32 +! trace_file $end
$var integer 32 ,! sim_log_file $end

$scope module DUT $end
$var wire 1 -! clk $end
$var wire 1 .! err $end
$var wire 1 /! rst $end

$scope module c0 $end
$var reg 1 0! clk $end
$var reg 1 1! rst $end
$var wire 1 .! err $end
$var integer 32 2! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 .! err $end
$var wire 1 3! regWrite $end
$var wire 1 4! btr $end
$var wire 1 5! aluSrc $end
$var wire 1 6! memWrite $end
$var wire 1 7! memRead $end
$var wire 1 8! memToReg $end
$var wire 1 9! branchCtl $end
$var wire 1 :! jumpCtl $end
$var wire 1 ;! jrCtl $end
$var wire 1 <! linkCtl $end
$var wire 1 =! invA $end
$var wire 1 >! invB $end
$var wire 1 ?! halt $end
$var wire 1 @! noOp $end
$var wire 1 A! immCtl $end
$var wire 1 B! extCtl $end
$var wire 1 C! stu $end
$var wire 1 D! slbi $end
$var wire 1 E! immPres $end
$var wire 1 F! lbi $end
$var wire 1 G! decode_err $end
$var wire 1 H! sl $end
$var wire 1 I! sco $end
$var wire 1 J! seq $end
$var wire 1 K! aluCtl [1] $end
$var wire 1 L! aluCtl [0] $end
$var wire 1 M! regRs [2] $end
$var wire 1 N! regRs [1] $end
$var wire 1 O! regRs [0] $end
$var wire 1 P! readReg1 [2] $end
$var wire 1 Q! readReg1 [1] $end
$var wire 1 R! readReg1 [0] $end
$var wire 1 S! readReg2 [2] $end
$var wire 1 T! readReg2 [1] $end
$var wire 1 U! readReg2 [0] $end
$var wire 1 V! writeReg1 [2] $end
$var wire 1 W! writeReg1 [1] $end
$var wire 1 X! writeReg1 [0] $end
$var wire 1 Y! immVal [15] $end
$var wire 1 Z! immVal [14] $end
$var wire 1 [! immVal [13] $end
$var wire 1 \! immVal [12] $end
$var wire 1 ]! immVal [11] $end
$var wire 1 ^! immVal [10] $end
$var wire 1 _! immVal [9] $end
$var wire 1 `! immVal [8] $end
$var wire 1 a! immVal [7] $end
$var wire 1 b! immVal [6] $end
$var wire 1 c! immVal [5] $end
$var wire 1 d! immVal [4] $end
$var wire 1 e! immVal [3] $end
$var wire 1 f! immVal [2] $end
$var wire 1 g! immVal [1] $end
$var wire 1 h! immVal [0] $end
$var wire 1 i! instr [15] $end
$var wire 1 j! instr [14] $end
$var wire 1 k! instr [13] $end
$var wire 1 l! instr [12] $end
$var wire 1 m! instr [11] $end
$var wire 1 n! instr [10] $end
$var wire 1 o! instr [9] $end
$var wire 1 p! instr [8] $end
$var wire 1 q! instr [7] $end
$var wire 1 r! instr [6] $end
$var wire 1 s! instr [5] $end
$var wire 1 t! instr [4] $end
$var wire 1 u! instr [3] $end
$var wire 1 v! instr [2] $end
$var wire 1 w! instr [1] $end
$var wire 1 x! instr [0] $end
$var wire 1 y! next_pc [15] $end
$var wire 1 z! next_pc [14] $end
$var wire 1 {! next_pc [13] $end
$var wire 1 |! next_pc [12] $end
$var wire 1 }! next_pc [11] $end
$var wire 1 ~! next_pc [10] $end
$var wire 1 !" next_pc [9] $end
$var wire 1 "" next_pc [8] $end
$var wire 1 #" next_pc [7] $end
$var wire 1 $" next_pc [6] $end
$var wire 1 %" next_pc [5] $end
$var wire 1 &" next_pc [4] $end
$var wire 1 '" next_pc [3] $end
$var wire 1 (" next_pc [2] $end
$var wire 1 )" next_pc [1] $end
$var wire 1 *" next_pc [0] $end
$var wire 1 +" exImmVaL [15] $end
$var wire 1 ," exImmVaL [14] $end
$var wire 1 -" exImmVaL [13] $end
$var wire 1 ." exImmVaL [12] $end
$var wire 1 /" exImmVaL [11] $end
$var wire 1 0" exImmVaL [10] $end
$var wire 1 1" exImmVaL [9] $end
$var wire 1 2" exImmVaL [8] $end
$var wire 1 3" exImmVaL [7] $end
$var wire 1 4" exImmVaL [6] $end
$var wire 1 5" exImmVaL [5] $end
$var wire 1 6" exImmVaL [4] $end
$var wire 1 7" exImmVaL [3] $end
$var wire 1 8" exImmVaL [2] $end
$var wire 1 9" exImmVaL [1] $end
$var wire 1 :" exImmVaL [0] $end
$var wire 1 ;" branch [15] $end
$var wire 1 <" branch [14] $end
$var wire 1 =" branch [13] $end
$var wire 1 >" branch [12] $end
$var wire 1 ?" branch [11] $end
$var wire 1 @" branch [10] $end
$var wire 1 A" branch [9] $end
$var wire 1 B" branch [8] $end
$var wire 1 C" branch [7] $end
$var wire 1 D" branch [6] $end
$var wire 1 E" branch [5] $end
$var wire 1 F" branch [4] $end
$var wire 1 G" branch [3] $end
$var wire 1 H" branch [2] $end
$var wire 1 I" branch [1] $end
$var wire 1 J" branch [0] $end
$var wire 1 K" jump [15] $end
$var wire 1 L" jump [14] $end
$var wire 1 M" jump [13] $end
$var wire 1 N" jump [12] $end
$var wire 1 O" jump [11] $end
$var wire 1 P" jump [10] $end
$var wire 1 Q" jump [9] $end
$var wire 1 R" jump [8] $end
$var wire 1 S" jump [7] $end
$var wire 1 T" jump [6] $end
$var wire 1 U" jump [5] $end
$var wire 1 V" jump [4] $end
$var wire 1 W" jump [3] $end
$var wire 1 X" jump [2] $end
$var wire 1 Y" jump [1] $end
$var wire 1 Z" jump [0] $end
$var wire 1 [" Out [15] $end
$var wire 1 \" Out [14] $end
$var wire 1 ]" Out [13] $end
$var wire 1 ^" Out [12] $end
$var wire 1 _" Out [11] $end
$var wire 1 `" Out [10] $end
$var wire 1 a" Out [9] $end
$var wire 1 b" Out [8] $end
$var wire 1 c" Out [7] $end
$var wire 1 d" Out [6] $end
$var wire 1 e" Out [5] $end
$var wire 1 f" Out [4] $end
$var wire 1 g" Out [3] $end
$var wire 1 h" Out [2] $end
$var wire 1 i" Out [1] $end
$var wire 1 j" Out [0] $end
$var wire 1 k" wrData [15] $end
$var wire 1 l" wrData [14] $end
$var wire 1 m" wrData [13] $end
$var wire 1 n" wrData [12] $end
$var wire 1 o" wrData [11] $end
$var wire 1 p" wrData [10] $end
$var wire 1 q" wrData [9] $end
$var wire 1 r" wrData [8] $end
$var wire 1 s" wrData [7] $end
$var wire 1 t" wrData [6] $end
$var wire 1 u" wrData [5] $end
$var wire 1 v" wrData [4] $end
$var wire 1 w" wrData [3] $end
$var wire 1 x" wrData [2] $end
$var wire 1 y" wrData [1] $end
$var wire 1 z" wrData [0] $end
$var wire 1 {" regData1 [15] $end
$var wire 1 |" regData1 [14] $end
$var wire 1 }" regData1 [13] $end
$var wire 1 ~" regData1 [12] $end
$var wire 1 !# regData1 [11] $end
$var wire 1 "# regData1 [10] $end
$var wire 1 ## regData1 [9] $end
$var wire 1 $# regData1 [8] $end
$var wire 1 %# regData1 [7] $end
$var wire 1 &# regData1 [6] $end
$var wire 1 '# regData1 [5] $end
$var wire 1 (# regData1 [4] $end
$var wire 1 )# regData1 [3] $end
$var wire 1 *# regData1 [2] $end
$var wire 1 +# regData1 [1] $end
$var wire 1 ,# regData1 [0] $end
$var wire 1 -# regData2 [15] $end
$var wire 1 .# regData2 [14] $end
$var wire 1 /# regData2 [13] $end
$var wire 1 0# regData2 [12] $end
$var wire 1 1# regData2 [11] $end
$var wire 1 2# regData2 [10] $end
$var wire 1 3# regData2 [9] $end
$var wire 1 4# regData2 [8] $end
$var wire 1 5# regData2 [7] $end
$var wire 1 6# regData2 [6] $end
$var wire 1 7# regData2 [5] $end
$var wire 1 8# regData2 [4] $end
$var wire 1 9# regData2 [3] $end
$var wire 1 :# regData2 [2] $end
$var wire 1 ;# regData2 [1] $end
$var wire 1 <# regData2 [0] $end
$var wire 1 =# read1Data [15] $end
$var wire 1 ># read1Data [14] $end
$var wire 1 ?# read1Data [13] $end
$var wire 1 @# read1Data [12] $end
$var wire 1 A# read1Data [11] $end
$var wire 1 B# read1Data [10] $end
$var wire 1 C# read1Data [9] $end
$var wire 1 D# read1Data [8] $end
$var wire 1 E# read1Data [7] $end
$var wire 1 F# read1Data [6] $end
$var wire 1 G# read1Data [5] $end
$var wire 1 H# read1Data [4] $end
$var wire 1 I# read1Data [3] $end
$var wire 1 J# read1Data [2] $end
$var wire 1 K# read1Data [1] $end
$var wire 1 L# read1Data [0] $end
$var wire 1 M# read2Data [15] $end
$var wire 1 N# read2Data [14] $end
$var wire 1 O# read2Data [13] $end
$var wire 1 P# read2Data [12] $end
$var wire 1 Q# read2Data [11] $end
$var wire 1 R# read2Data [10] $end
$var wire 1 S# read2Data [9] $end
$var wire 1 T# read2Data [8] $end
$var wire 1 U# read2Data [7] $end
$var wire 1 V# read2Data [6] $end
$var wire 1 W# read2Data [5] $end
$var wire 1 X# read2Data [4] $end
$var wire 1 Y# read2Data [3] $end
$var wire 1 Z# read2Data [2] $end
$var wire 1 [# read2Data [1] $end
$var wire 1 \# read2Data [0] $end
$var wire 1 ]# aluOut [15] $end
$var wire 1 ^# aluOut [14] $end
$var wire 1 _# aluOut [13] $end
$var wire 1 `# aluOut [12] $end
$var wire 1 a# aluOut [11] $end
$var wire 1 b# aluOut [10] $end
$var wire 1 c# aluOut [9] $end
$var wire 1 d# aluOut [8] $end
$var wire 1 e# aluOut [7] $end
$var wire 1 f# aluOut [6] $end
$var wire 1 g# aluOut [5] $end
$var wire 1 h# aluOut [4] $end
$var wire 1 i# aluOut [3] $end
$var wire 1 j# aluOut [2] $end
$var wire 1 k# aluOut [1] $end
$var wire 1 l# aluOut [0] $end
$var wire 1 m# writeData [15] $end
$var wire 1 n# writeData [14] $end
$var wire 1 o# writeData [13] $end
$var wire 1 p# writeData [12] $end
$var wire 1 q# writeData [11] $end
$var wire 1 r# writeData [10] $end
$var wire 1 s# writeData [9] $end
$var wire 1 t# writeData [8] $end
$var wire 1 u# writeData [7] $end
$var wire 1 v# writeData [6] $end
$var wire 1 w# writeData [5] $end
$var wire 1 x# writeData [4] $end
$var wire 1 y# writeData [3] $end
$var wire 1 z# writeData [2] $end
$var wire 1 {# writeData [1] $end
$var wire 1 |# writeData [0] $end
$var wire 1 }# memoryOut [15] $end
$var wire 1 ~# memoryOut [14] $end
$var wire 1 !$ memoryOut [13] $end
$var wire 1 "$ memoryOut [12] $end
$var wire 1 #$ memoryOut [11] $end
$var wire 1 $$ memoryOut [10] $end
$var wire 1 %$ memoryOut [9] $end
$var wire 1 &$ memoryOut [8] $end
$var wire 1 '$ memoryOut [7] $end
$var wire 1 ($ memoryOut [6] $end
$var wire 1 )$ memoryOut [5] $end
$var wire 1 *$ memoryOut [4] $end
$var wire 1 +$ memoryOut [3] $end
$var wire 1 ,$ memoryOut [2] $end
$var wire 1 -$ memoryOut [1] $end
$var wire 1 .$ memoryOut [0] $end
$var wire 1 /$ inc_pc [15] $end
$var wire 1 0$ inc_pc [14] $end
$var wire 1 1$ inc_pc [13] $end
$var wire 1 2$ inc_pc [12] $end
$var wire 1 3$ inc_pc [11] $end
$var wire 1 4$ inc_pc [10] $end
$var wire 1 5$ inc_pc [9] $end
$var wire 1 6$ inc_pc [8] $end
$var wire 1 7$ inc_pc [7] $end
$var wire 1 8$ inc_pc [6] $end
$var wire 1 9$ inc_pc [5] $end
$var wire 1 :$ inc_pc [4] $end
$var wire 1 ;$ inc_pc [3] $end
$var wire 1 <$ inc_pc [2] $end
$var wire 1 =$ inc_pc [1] $end
$var wire 1 >$ inc_pc [0] $end
$var reg 16 ?$ pc [15:0] $end
$var wire 1 @$ Zero $end
$var wire 1 A$ Ofl $end

$scope module ctlSignals $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 i! instr [15] $end
$var wire 1 j! instr [14] $end
$var wire 1 k! instr [13] $end
$var wire 1 l! instr [12] $end
$var wire 1 m! instr [11] $end
$var wire 1 n! instr [10] $end
$var wire 1 o! instr [9] $end
$var wire 1 p! instr [8] $end
$var wire 1 q! instr [7] $end
$var wire 1 r! instr [6] $end
$var wire 1 s! instr [5] $end
$var wire 1 t! instr [4] $end
$var wire 1 u! instr [3] $end
$var wire 1 v! instr [2] $end
$var wire 1 w! instr [1] $end
$var wire 1 x! instr [0] $end
$var reg 1 B$ regWrite $end
$var reg 1 C$ aluSrc $end
$var reg 1 D$ btr $end
$var reg 1 E$ memWrite $end
$var reg 1 F$ memRead $end
$var reg 1 G$ memToReg $end
$var reg 1 H$ branchCtl $end
$var reg 1 I$ jumpCtl $end
$var reg 1 J$ jrCtl $end
$var reg 1 K$ linkCtl $end
$var reg 1 L$ invA $end
$var reg 1 M$ invB $end
$var reg 1 N$ halt $end
$var reg 1 O$ noOp $end
$var reg 1 P$ immCtl $end
$var reg 1 Q$ extCtl $end
$var reg 1 R$ stu $end
$var reg 1 S$ slbi $end
$var reg 1 T$ immPres $end
$var reg 1 U$ lbi $end
$var reg 1 V$ seq $end
$var reg 1 W$ sl $end
$var reg 1 X$ sco $end
$var reg 2 Y$ aluCtl [1:0] $end
$upscope $end

$scope module fetchStage $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 ?! halt $end
$var wire 1 Z$ pc [15] $end
$var wire 1 [$ pc [14] $end
$var wire 1 \$ pc [13] $end
$var wire 1 ]$ pc [12] $end
$var wire 1 ^$ pc [11] $end
$var wire 1 _$ pc [10] $end
$var wire 1 `$ pc [9] $end
$var wire 1 a$ pc [8] $end
$var wire 1 b$ pc [7] $end
$var wire 1 c$ pc [6] $end
$var wire 1 d$ pc [5] $end
$var wire 1 e$ pc [4] $end
$var wire 1 f$ pc [3] $end
$var wire 1 g$ pc [2] $end
$var wire 1 h$ pc [1] $end
$var wire 1 i$ pc [0] $end
$var wire 1 /$ pc_inc [15] $end
$var wire 1 0$ pc_inc [14] $end
$var wire 1 1$ pc_inc [13] $end
$var wire 1 2$ pc_inc [12] $end
$var wire 1 3$ pc_inc [11] $end
$var wire 1 4$ pc_inc [10] $end
$var wire 1 5$ pc_inc [9] $end
$var wire 1 6$ pc_inc [8] $end
$var wire 1 7$ pc_inc [7] $end
$var wire 1 8$ pc_inc [6] $end
$var wire 1 9$ pc_inc [5] $end
$var wire 1 :$ pc_inc [4] $end
$var wire 1 ;$ pc_inc [3] $end
$var wire 1 <$ pc_inc [2] $end
$var wire 1 =$ pc_inc [1] $end
$var wire 1 >$ pc_inc [0] $end
$var wire 1 i! instr [15] $end
$var wire 1 j! instr [14] $end
$var wire 1 k! instr [13] $end
$var wire 1 l! instr [12] $end
$var wire 1 m! instr [11] $end
$var wire 1 n! instr [10] $end
$var wire 1 o! instr [9] $end
$var wire 1 p! instr [8] $end
$var wire 1 q! instr [7] $end
$var wire 1 r! instr [6] $end
$var wire 1 s! instr [5] $end
$var wire 1 t! instr [4] $end
$var wire 1 u! instr [3] $end
$var wire 1 v! instr [2] $end
$var wire 1 w! instr [1] $end
$var wire 1 x! instr [0] $end
$var wire 1 j$ pc_add [15] $end
$var wire 1 k$ pc_add [14] $end
$var wire 1 l$ pc_add [13] $end
$var wire 1 m$ pc_add [12] $end
$var wire 1 n$ pc_add [11] $end
$var wire 1 o$ pc_add [10] $end
$var wire 1 p$ pc_add [9] $end
$var wire 1 q$ pc_add [8] $end
$var wire 1 r$ pc_add [7] $end
$var wire 1 s$ pc_add [6] $end
$var wire 1 t$ pc_add [5] $end
$var wire 1 u$ pc_add [4] $end
$var wire 1 v$ pc_add [3] $end
$var wire 1 w$ pc_add [2] $end
$var wire 1 x$ pc_add [1] $end
$var wire 1 y$ pc_add [0] $end

$scope module instr_mem $end
$var wire 1 i! data_out [15] $end
$var wire 1 j! data_out [14] $end
$var wire 1 k! data_out [13] $end
$var wire 1 l! data_out [12] $end
$var wire 1 m! data_out [11] $end
$var wire 1 n! data_out [10] $end
$var wire 1 o! data_out [9] $end
$var wire 1 p! data_out [8] $end
$var wire 1 q! data_out [7] $end
$var wire 1 r! data_out [6] $end
$var wire 1 s! data_out [5] $end
$var wire 1 t! data_out [4] $end
$var wire 1 u! data_out [3] $end
$var wire 1 v! data_out [2] $end
$var wire 1 w! data_out [1] $end
$var wire 1 x! data_out [0] $end
$var wire 1 Z$ data_in [15] $end
$var wire 1 [$ data_in [14] $end
$var wire 1 \$ data_in [13] $end
$var wire 1 ]$ data_in [12] $end
$var wire 1 ^$ data_in [11] $end
$var wire 1 _$ data_in [10] $end
$var wire 1 `$ data_in [9] $end
$var wire 1 a$ data_in [8] $end
$var wire 1 b$ data_in [7] $end
$var wire 1 c$ data_in [6] $end
$var wire 1 d$ data_in [5] $end
$var wire 1 e$ data_in [4] $end
$var wire 1 f$ data_in [3] $end
$var wire 1 g$ data_in [2] $end
$var wire 1 h$ data_in [1] $end
$var wire 1 i$ data_in [0] $end
$var wire 1 Z$ addr [15] $end
$var wire 1 [$ addr [14] $end
$var wire 1 \$ addr [13] $end
$var wire 1 ]$ addr [12] $end
$var wire 1 ^$ addr [11] $end
$var wire 1 _$ addr [10] $end
$var wire 1 `$ addr [9] $end
$var wire 1 a$ addr [8] $end
$var wire 1 b$ addr [7] $end
$var wire 1 c$ addr [6] $end
$var wire 1 d$ addr [5] $end
$var wire 1 e$ addr [4] $end
$var wire 1 f$ addr [3] $end
$var wire 1 g$ addr [2] $end
$var wire 1 h$ addr [1] $end
$var wire 1 i$ addr [0] $end
$var wire 1 z$ enable $end
$var wire 1 {$ wr $end
$var wire 1 -! createdump $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 |$ loaded $end
$var reg 17 }$ largest [16:0] $end
$var integer 32 ~$ mcd $end
$var integer 32 !% i $end
$upscope $end

$scope module incPC $end
$var parameter 32 "% N $end
$var wire 1 Z$ A [15] $end
$var wire 1 [$ A [14] $end
$var wire 1 \$ A [13] $end
$var wire 1 ]$ A [12] $end
$var wire 1 ^$ A [11] $end
$var wire 1 _$ A [10] $end
$var wire 1 `$ A [9] $end
$var wire 1 a$ A [8] $end
$var wire 1 b$ A [7] $end
$var wire 1 c$ A [6] $end
$var wire 1 d$ A [5] $end
$var wire 1 e$ A [4] $end
$var wire 1 f$ A [3] $end
$var wire 1 g$ A [2] $end
$var wire 1 h$ A [1] $end
$var wire 1 i$ A [0] $end
$var wire 1 #% B [15] $end
$var wire 1 $% B [14] $end
$var wire 1 %% B [13] $end
$var wire 1 &% B [12] $end
$var wire 1 '% B [11] $end
$var wire 1 (% B [10] $end
$var wire 1 )% B [9] $end
$var wire 1 *% B [8] $end
$var wire 1 +% B [7] $end
$var wire 1 ,% B [6] $end
$var wire 1 -% B [5] $end
$var wire 1 .% B [4] $end
$var wire 1 /% B [3] $end
$var wire 1 0% B [2] $end
$var wire 1 1% B [1] $end
$var wire 1 2% B [0] $end
$var wire 1 3% C_in $end
$var wire 1 j$ S [15] $end
$var wire 1 k$ S [14] $end
$var wire 1 l$ S [13] $end
$var wire 1 m$ S [12] $end
$var wire 1 n$ S [11] $end
$var wire 1 o$ S [10] $end
$var wire 1 p$ S [9] $end
$var wire 1 q$ S [8] $end
$var wire 1 r$ S [7] $end
$var wire 1 s$ S [6] $end
$var wire 1 t$ S [5] $end
$var wire 1 u$ S [4] $end
$var wire 1 v$ S [3] $end
$var wire 1 w$ S [2] $end
$var wire 1 x$ S [1] $end
$var wire 1 y$ S [0] $end
$var wire 1 4% C_out $end
$var wire 1 5% C0 $end
$var wire 1 6% C1 $end
$var wire 1 7% C2 $end
$var wire 1 8% P0 $end
$var wire 1 9% P0_bar $end
$var wire 1 :% P1 $end
$var wire 1 ;% P1_bar $end
$var wire 1 <% P2 $end
$var wire 1 =% P2_bar $end
$var wire 1 >% P3 $end
$var wire 1 ?% P3_bar $end
$var wire 1 @% G0 $end
$var wire 1 A% G0_bar $end
$var wire 1 B% G1 $end
$var wire 1 C% G1_bar $end
$var wire 1 D% G2 $end
$var wire 1 E% G2_bar $end
$var wire 1 F% G3 $end
$var wire 1 G% G3_bar $end
$var wire 1 H% nand2_c0_0_out $end
$var wire 1 I% nand2_c1_0_out $end
$var wire 1 J% nand2_c2_0_out $end
$var wire 1 K% nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 L% N $end
$var wire 1 f$ A [3] $end
$var wire 1 g$ A [2] $end
$var wire 1 h$ A [1] $end
$var wire 1 i$ A [0] $end
$var wire 1 /% B [3] $end
$var wire 1 0% B [2] $end
$var wire 1 1% B [1] $end
$var wire 1 2% B [0] $end
$var wire 1 3% C_in $end
$var wire 1 v$ S [3] $end
$var wire 1 w$ S [2] $end
$var wire 1 x$ S [1] $end
$var wire 1 y$ S [0] $end
$var wire 1 8% P $end
$var wire 1 @% G $end
$var wire 1 M% C_out $end
$var wire 1 N% c0 $end
$var wire 1 O% c1 $end
$var wire 1 P% c2 $end
$var wire 1 Q% p0 $end
$var wire 1 R% g0 $end
$var wire 1 S% p1 $end
$var wire 1 T% g1 $end
$var wire 1 U% p2 $end
$var wire 1 V% g2 $end
$var wire 1 W% p3 $end
$var wire 1 X% g3 $end
$var wire 1 Y% g0_bar $end
$var wire 1 Z% g1_bar $end
$var wire 1 [% g2_bar $end
$var wire 1 \% g3_bar $end
$var wire 1 ]% nand2_c0_0_out $end
$var wire 1 ^% nand2_c1_0_out $end
$var wire 1 _% nand2_c2_0_out $end
$var wire 1 `% nand2_c3_0_out $end
$var wire 1 a% nand2_p3_p2 $end
$var wire 1 b% nand2_p1_p0 $end
$var wire 1 c% nand2_p3g2_out $end
$var wire 1 d% nand2_p3p2g1_out $end
$var wire 1 e% nand3_G_0_out $end
$var wire 1 f% nand2_p1g0_out $end
$var wire 1 g% nor2_G_0_out $end
$var wire 1 h% G_bar $end

$scope module not1_c0_0 $end
$var wire 1 R% in1 $end
$var wire 1 Y% out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 Q% in1 $end
$var wire 1 3% in2 $end
$var wire 1 ]% out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 Y% in1 $end
$var wire 1 ]% in2 $end
$var wire 1 N% out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 T% in1 $end
$var wire 1 Z% out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 S% in1 $end
$var wire 1 N% in2 $end
$var wire 1 ^% out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 Z% in1 $end
$var wire 1 ^% in2 $end
$var wire 1 O% out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 V% in1 $end
$var wire 1 [% out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 U% in1 $end
$var wire 1 O% in2 $end
$var wire 1 _% out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 [% in1 $end
$var wire 1 _% in2 $end
$var wire 1 P% out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 X% in1 $end
$var wire 1 \% out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 W% in1 $end
$var wire 1 P% in2 $end
$var wire 1 `% out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 \% in1 $end
$var wire 1 `% in2 $end
$var wire 1 M% out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 W% in1 $end
$var wire 1 U% in2 $end
$var wire 1 a% out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 S% in1 $end
$var wire 1 Q% in2 $end
$var wire 1 b% out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 a% in1 $end
$var wire 1 b% in2 $end
$var wire 1 8% out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 W% in1 $end
$var wire 1 V% in2 $end
$var wire 1 c% out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 W% in1 $end
$var wire 1 U% in2 $end
$var wire 1 T% in3 $end
$var wire 1 d% out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 \% in1 $end
$var wire 1 c% in2 $end
$var wire 1 d% in3 $end
$var wire 1 e% out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 S% in1 $end
$var wire 1 R% in2 $end
$var wire 1 f% out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 a% in1 $end
$var wire 1 f% in2 $end
$var wire 1 g% out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 e% in1 $end
$var wire 1 g% in2 $end
$var wire 1 h% out $end
$upscope $end

$scope module not1_G $end
$var wire 1 h% in1 $end
$var wire 1 @% out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 i$ A $end
$var wire 1 2% B $end
$var wire 1 3% C_in $end
$var wire 1 Q% p $end
$var wire 1 R% g $end
$var wire 1 y$ S $end
$var wire 1 i% C_out $end
$var wire 1 j% g_bar $end
$var wire 1 k% p_bar $end
$var wire 1 l% nand2_1_out $end
$var wire 1 m% nand2_2_out $end
$var wire 1 n% nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 i$ in1 $end
$var wire 1 2% in2 $end
$var wire 1 j% out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 j% in1 $end
$var wire 1 R% out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 i$ in1 $end
$var wire 1 2% in2 $end
$var wire 1 k% out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 k% in1 $end
$var wire 1 Q% out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 i$ in1 $end
$var wire 1 2% in2 $end
$var wire 1 l% out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 i$ in1 $end
$var wire 1 3% in2 $end
$var wire 1 m% out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 2% in1 $end
$var wire 1 3% in2 $end
$var wire 1 n% out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 l% in1 $end
$var wire 1 m% in2 $end
$var wire 1 n% in3 $end
$var wire 1 i% out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 i$ in1 $end
$var wire 1 2% in2 $end
$var wire 1 3% in3 $end
$var wire 1 y$ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 h$ A $end
$var wire 1 1% B $end
$var wire 1 N% C_in $end
$var wire 1 S% p $end
$var wire 1 T% g $end
$var wire 1 x$ S $end
$var wire 1 o% C_out $end
$var wire 1 p% g_bar $end
$var wire 1 q% p_bar $end
$var wire 1 r% nand2_1_out $end
$var wire 1 s% nand2_2_out $end
$var wire 1 t% nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 h$ in1 $end
$var wire 1 1% in2 $end
$var wire 1 p% out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 p% in1 $end
$var wire 1 T% out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 h$ in1 $end
$var wire 1 1% in2 $end
$var wire 1 q% out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 q% in1 $end
$var wire 1 S% out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 h$ in1 $end
$var wire 1 1% in2 $end
$var wire 1 r% out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 h$ in1 $end
$var wire 1 N% in2 $end
$var wire 1 s% out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 1% in1 $end
$var wire 1 N% in2 $end
$var wire 1 t% out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 r% in1 $end
$var wire 1 s% in2 $end
$var wire 1 t% in3 $end
$var wire 1 o% out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 h$ in1 $end
$var wire 1 1% in2 $end
$var wire 1 N% in3 $end
$var wire 1 x$ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 g$ A $end
$var wire 1 0% B $end
$var wire 1 O% C_in $end
$var wire 1 U% p $end
$var wire 1 V% g $end
$var wire 1 w$ S $end
$var wire 1 u% C_out $end
$var wire 1 v% g_bar $end
$var wire 1 w% p_bar $end
$var wire 1 x% nand2_1_out $end
$var wire 1 y% nand2_2_out $end
$var wire 1 z% nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 g$ in1 $end
$var wire 1 0% in2 $end
$var wire 1 v% out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 v% in1 $end
$var wire 1 V% out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 g$ in1 $end
$var wire 1 0% in2 $end
$var wire 1 w% out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 w% in1 $end
$var wire 1 U% out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 g$ in1 $end
$var wire 1 0% in2 $end
$var wire 1 x% out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 g$ in1 $end
$var wire 1 O% in2 $end
$var wire 1 y% out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 0% in1 $end
$var wire 1 O% in2 $end
$var wire 1 z% out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 x% in1 $end
$var wire 1 y% in2 $end
$var wire 1 z% in3 $end
$var wire 1 u% out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 g$ in1 $end
$var wire 1 0% in2 $end
$var wire 1 O% in3 $end
$var wire 1 w$ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 f$ A $end
$var wire 1 /% B $end
$var wire 1 P% C_in $end
$var wire 1 W% p $end
$var wire 1 X% g $end
$var wire 1 v$ S $end
$var wire 1 {% C_out $end
$var wire 1 |% g_bar $end
$var wire 1 }% p_bar $end
$var wire 1 ~% nand2_1_out $end
$var wire 1 !& nand2_2_out $end
$var wire 1 "& nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 f$ in1 $end
$var wire 1 /% in2 $end
$var wire 1 |% out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 |% in1 $end
$var wire 1 X% out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 f$ in1 $end
$var wire 1 /% in2 $end
$var wire 1 }% out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 }% in1 $end
$var wire 1 W% out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 f$ in1 $end
$var wire 1 /% in2 $end
$var wire 1 ~% out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 f$ in1 $end
$var wire 1 P% in2 $end
$var wire 1 !& out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 /% in1 $end
$var wire 1 P% in2 $end
$var wire 1 "& out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ~% in1 $end
$var wire 1 !& in2 $end
$var wire 1 "& in3 $end
$var wire 1 {% out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 f$ in1 $end
$var wire 1 /% in2 $end
$var wire 1 P% in3 $end
$var wire 1 v$ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 #& N $end
$var wire 1 b$ A [3] $end
$var wire 1 c$ A [2] $end
$var wire 1 d$ A [1] $end
$var wire 1 e$ A [0] $end
$var wire 1 +% B [3] $end
$var wire 1 ,% B [2] $end
$var wire 1 -% B [1] $end
$var wire 1 .% B [0] $end
$var wire 1 5% C_in $end
$var wire 1 r$ S [3] $end
$var wire 1 s$ S [2] $end
$var wire 1 t$ S [1] $end
$var wire 1 u$ S [0] $end
$var wire 1 :% P $end
$var wire 1 B% G $end
$var wire 1 $& C_out $end
$var wire 1 %& c0 $end
$var wire 1 && c1 $end
$var wire 1 '& c2 $end
$var wire 1 (& p0 $end
$var wire 1 )& g0 $end
$var wire 1 *& p1 $end
$var wire 1 +& g1 $end
$var wire 1 ,& p2 $end
$var wire 1 -& g2 $end
$var wire 1 .& p3 $end
$var wire 1 /& g3 $end
$var wire 1 0& g0_bar $end
$var wire 1 1& g1_bar $end
$var wire 1 2& g2_bar $end
$var wire 1 3& g3_bar $end
$var wire 1 4& nand2_c0_0_out $end
$var wire 1 5& nand2_c1_0_out $end
$var wire 1 6& nand2_c2_0_out $end
$var wire 1 7& nand2_c3_0_out $end
$var wire 1 8& nand2_p3_p2 $end
$var wire 1 9& nand2_p1_p0 $end
$var wire 1 :& nand2_p3g2_out $end
$var wire 1 ;& nand2_p3p2g1_out $end
$var wire 1 <& nand3_G_0_out $end
$var wire 1 =& nand2_p1g0_out $end
$var wire 1 >& nor2_G_0_out $end
$var wire 1 ?& G_bar $end

$scope module not1_c0_0 $end
$var wire 1 )& in1 $end
$var wire 1 0& out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 (& in1 $end
$var wire 1 5% in2 $end
$var wire 1 4& out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 0& in1 $end
$var wire 1 4& in2 $end
$var wire 1 %& out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 +& in1 $end
$var wire 1 1& out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 *& in1 $end
$var wire 1 %& in2 $end
$var wire 1 5& out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 1& in1 $end
$var wire 1 5& in2 $end
$var wire 1 && out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 -& in1 $end
$var wire 1 2& out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 ,& in1 $end
$var wire 1 && in2 $end
$var wire 1 6& out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 2& in1 $end
$var wire 1 6& in2 $end
$var wire 1 '& out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 /& in1 $end
$var wire 1 3& out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 .& in1 $end
$var wire 1 '& in2 $end
$var wire 1 7& out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 3& in1 $end
$var wire 1 7& in2 $end
$var wire 1 $& out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 .& in1 $end
$var wire 1 ,& in2 $end
$var wire 1 8& out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 *& in1 $end
$var wire 1 (& in2 $end
$var wire 1 9& out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 8& in1 $end
$var wire 1 9& in2 $end
$var wire 1 :% out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 .& in1 $end
$var wire 1 -& in2 $end
$var wire 1 :& out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 .& in1 $end
$var wire 1 ,& in2 $end
$var wire 1 +& in3 $end
$var wire 1 ;& out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 3& in1 $end
$var wire 1 :& in2 $end
$var wire 1 ;& in3 $end
$var wire 1 <& out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 *& in1 $end
$var wire 1 )& in2 $end
$var wire 1 =& out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 8& in1 $end
$var wire 1 =& in2 $end
$var wire 1 >& out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 <& in1 $end
$var wire 1 >& in2 $end
$var wire 1 ?& out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ?& in1 $end
$var wire 1 B% out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 e$ A $end
$var wire 1 .% B $end
$var wire 1 5% C_in $end
$var wire 1 (& p $end
$var wire 1 )& g $end
$var wire 1 u$ S $end
$var wire 1 @& C_out $end
$var wire 1 A& g_bar $end
$var wire 1 B& p_bar $end
$var wire 1 C& nand2_1_out $end
$var wire 1 D& nand2_2_out $end
$var wire 1 E& nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 e$ in1 $end
$var wire 1 .% in2 $end
$var wire 1 A& out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 A& in1 $end
$var wire 1 )& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 e$ in1 $end
$var wire 1 .% in2 $end
$var wire 1 B& out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 B& in1 $end
$var wire 1 (& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 e$ in1 $end
$var wire 1 .% in2 $end
$var wire 1 C& out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 e$ in1 $end
$var wire 1 5% in2 $end
$var wire 1 D& out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 .% in1 $end
$var wire 1 5% in2 $end
$var wire 1 E& out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 C& in1 $end
$var wire 1 D& in2 $end
$var wire 1 E& in3 $end
$var wire 1 @& out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 e$ in1 $end
$var wire 1 .% in2 $end
$var wire 1 5% in3 $end
$var wire 1 u$ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 d$ A $end
$var wire 1 -% B $end
$var wire 1 %& C_in $end
$var wire 1 *& p $end
$var wire 1 +& g $end
$var wire 1 t$ S $end
$var wire 1 F& C_out $end
$var wire 1 G& g_bar $end
$var wire 1 H& p_bar $end
$var wire 1 I& nand2_1_out $end
$var wire 1 J& nand2_2_out $end
$var wire 1 K& nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 d$ in1 $end
$var wire 1 -% in2 $end
$var wire 1 G& out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 G& in1 $end
$var wire 1 +& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 d$ in1 $end
$var wire 1 -% in2 $end
$var wire 1 H& out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 H& in1 $end
$var wire 1 *& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 d$ in1 $end
$var wire 1 -% in2 $end
$var wire 1 I& out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 d$ in1 $end
$var wire 1 %& in2 $end
$var wire 1 J& out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 -% in1 $end
$var wire 1 %& in2 $end
$var wire 1 K& out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 I& in1 $end
$var wire 1 J& in2 $end
$var wire 1 K& in3 $end
$var wire 1 F& out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 d$ in1 $end
$var wire 1 -% in2 $end
$var wire 1 %& in3 $end
$var wire 1 t$ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 c$ A $end
$var wire 1 ,% B $end
$var wire 1 && C_in $end
$var wire 1 ,& p $end
$var wire 1 -& g $end
$var wire 1 s$ S $end
$var wire 1 L& C_out $end
$var wire 1 M& g_bar $end
$var wire 1 N& p_bar $end
$var wire 1 O& nand2_1_out $end
$var wire 1 P& nand2_2_out $end
$var wire 1 Q& nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 c$ in1 $end
$var wire 1 ,% in2 $end
$var wire 1 M& out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 M& in1 $end
$var wire 1 -& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 c$ in1 $end
$var wire 1 ,% in2 $end
$var wire 1 N& out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 N& in1 $end
$var wire 1 ,& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 c$ in1 $end
$var wire 1 ,% in2 $end
$var wire 1 O& out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 c$ in1 $end
$var wire 1 && in2 $end
$var wire 1 P& out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ,% in1 $end
$var wire 1 && in2 $end
$var wire 1 Q& out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 O& in1 $end
$var wire 1 P& in2 $end
$var wire 1 Q& in3 $end
$var wire 1 L& out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 c$ in1 $end
$var wire 1 ,% in2 $end
$var wire 1 && in3 $end
$var wire 1 s$ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 b$ A $end
$var wire 1 +% B $end
$var wire 1 '& C_in $end
$var wire 1 .& p $end
$var wire 1 /& g $end
$var wire 1 r$ S $end
$var wire 1 R& C_out $end
$var wire 1 S& g_bar $end
$var wire 1 T& p_bar $end
$var wire 1 U& nand2_1_out $end
$var wire 1 V& nand2_2_out $end
$var wire 1 W& nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 b$ in1 $end
$var wire 1 +% in2 $end
$var wire 1 S& out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 S& in1 $end
$var wire 1 /& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 b$ in1 $end
$var wire 1 +% in2 $end
$var wire 1 T& out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 T& in1 $end
$var wire 1 .& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 b$ in1 $end
$var wire 1 +% in2 $end
$var wire 1 U& out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 b$ in1 $end
$var wire 1 '& in2 $end
$var wire 1 V& out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 +% in1 $end
$var wire 1 '& in2 $end
$var wire 1 W& out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 U& in1 $end
$var wire 1 V& in2 $end
$var wire 1 W& in3 $end
$var wire 1 R& out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 b$ in1 $end
$var wire 1 +% in2 $end
$var wire 1 '& in3 $end
$var wire 1 r$ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 X& N $end
$var wire 1 ^$ A [3] $end
$var wire 1 _$ A [2] $end
$var wire 1 `$ A [1] $end
$var wire 1 a$ A [0] $end
$var wire 1 '% B [3] $end
$var wire 1 (% B [2] $end
$var wire 1 )% B [1] $end
$var wire 1 *% B [0] $end
$var wire 1 6% C_in $end
$var wire 1 n$ S [3] $end
$var wire 1 o$ S [2] $end
$var wire 1 p$ S [1] $end
$var wire 1 q$ S [0] $end
$var wire 1 <% P $end
$var wire 1 D% G $end
$var wire 1 Y& C_out $end
$var wire 1 Z& c0 $end
$var wire 1 [& c1 $end
$var wire 1 \& c2 $end
$var wire 1 ]& p0 $end
$var wire 1 ^& g0 $end
$var wire 1 _& p1 $end
$var wire 1 `& g1 $end
$var wire 1 a& p2 $end
$var wire 1 b& g2 $end
$var wire 1 c& p3 $end
$var wire 1 d& g3 $end
$var wire 1 e& g0_bar $end
$var wire 1 f& g1_bar $end
$var wire 1 g& g2_bar $end
$var wire 1 h& g3_bar $end
$var wire 1 i& nand2_c0_0_out $end
$var wire 1 j& nand2_c1_0_out $end
$var wire 1 k& nand2_c2_0_out $end
$var wire 1 l& nand2_c3_0_out $end
$var wire 1 m& nand2_p3_p2 $end
$var wire 1 n& nand2_p1_p0 $end
$var wire 1 o& nand2_p3g2_out $end
$var wire 1 p& nand2_p3p2g1_out $end
$var wire 1 q& nand3_G_0_out $end
$var wire 1 r& nand2_p1g0_out $end
$var wire 1 s& nor2_G_0_out $end
$var wire 1 t& G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ^& in1 $end
$var wire 1 e& out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ]& in1 $end
$var wire 1 6% in2 $end
$var wire 1 i& out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 e& in1 $end
$var wire 1 i& in2 $end
$var wire 1 Z& out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 `& in1 $end
$var wire 1 f& out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 _& in1 $end
$var wire 1 Z& in2 $end
$var wire 1 j& out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 f& in1 $end
$var wire 1 j& in2 $end
$var wire 1 [& out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 b& in1 $end
$var wire 1 g& out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 a& in1 $end
$var wire 1 [& in2 $end
$var wire 1 k& out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 g& in1 $end
$var wire 1 k& in2 $end
$var wire 1 \& out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 d& in1 $end
$var wire 1 h& out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 c& in1 $end
$var wire 1 \& in2 $end
$var wire 1 l& out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 h& in1 $end
$var wire 1 l& in2 $end
$var wire 1 Y& out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 c& in1 $end
$var wire 1 a& in2 $end
$var wire 1 m& out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 _& in1 $end
$var wire 1 ]& in2 $end
$var wire 1 n& out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 m& in1 $end
$var wire 1 n& in2 $end
$var wire 1 <% out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 c& in1 $end
$var wire 1 b& in2 $end
$var wire 1 o& out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 c& in1 $end
$var wire 1 a& in2 $end
$var wire 1 `& in3 $end
$var wire 1 p& out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 h& in1 $end
$var wire 1 o& in2 $end
$var wire 1 p& in3 $end
$var wire 1 q& out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 _& in1 $end
$var wire 1 ^& in2 $end
$var wire 1 r& out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 m& in1 $end
$var wire 1 r& in2 $end
$var wire 1 s& out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 q& in1 $end
$var wire 1 s& in2 $end
$var wire 1 t& out $end
$upscope $end

$scope module not1_G $end
$var wire 1 t& in1 $end
$var wire 1 D% out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 a$ A $end
$var wire 1 *% B $end
$var wire 1 6% C_in $end
$var wire 1 ]& p $end
$var wire 1 ^& g $end
$var wire 1 q$ S $end
$var wire 1 u& C_out $end
$var wire 1 v& g_bar $end
$var wire 1 w& p_bar $end
$var wire 1 x& nand2_1_out $end
$var wire 1 y& nand2_2_out $end
$var wire 1 z& nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 a$ in1 $end
$var wire 1 *% in2 $end
$var wire 1 v& out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 v& in1 $end
$var wire 1 ^& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 a$ in1 $end
$var wire 1 *% in2 $end
$var wire 1 w& out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 w& in1 $end
$var wire 1 ]& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 a$ in1 $end
$var wire 1 *% in2 $end
$var wire 1 x& out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 a$ in1 $end
$var wire 1 6% in2 $end
$var wire 1 y& out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 *% in1 $end
$var wire 1 6% in2 $end
$var wire 1 z& out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 x& in1 $end
$var wire 1 y& in2 $end
$var wire 1 z& in3 $end
$var wire 1 u& out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 a$ in1 $end
$var wire 1 *% in2 $end
$var wire 1 6% in3 $end
$var wire 1 q$ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 `$ A $end
$var wire 1 )% B $end
$var wire 1 Z& C_in $end
$var wire 1 _& p $end
$var wire 1 `& g $end
$var wire 1 p$ S $end
$var wire 1 {& C_out $end
$var wire 1 |& g_bar $end
$var wire 1 }& p_bar $end
$var wire 1 ~& nand2_1_out $end
$var wire 1 !' nand2_2_out $end
$var wire 1 "' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 `$ in1 $end
$var wire 1 )% in2 $end
$var wire 1 |& out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 |& in1 $end
$var wire 1 `& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 `$ in1 $end
$var wire 1 )% in2 $end
$var wire 1 }& out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 }& in1 $end
$var wire 1 _& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 `$ in1 $end
$var wire 1 )% in2 $end
$var wire 1 ~& out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 `$ in1 $end
$var wire 1 Z& in2 $end
$var wire 1 !' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 )% in1 $end
$var wire 1 Z& in2 $end
$var wire 1 "' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ~& in1 $end
$var wire 1 !' in2 $end
$var wire 1 "' in3 $end
$var wire 1 {& out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 `$ in1 $end
$var wire 1 )% in2 $end
$var wire 1 Z& in3 $end
$var wire 1 p$ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 _$ A $end
$var wire 1 (% B $end
$var wire 1 [& C_in $end
$var wire 1 a& p $end
$var wire 1 b& g $end
$var wire 1 o$ S $end
$var wire 1 #' C_out $end
$var wire 1 $' g_bar $end
$var wire 1 %' p_bar $end
$var wire 1 &' nand2_1_out $end
$var wire 1 '' nand2_2_out $end
$var wire 1 (' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 _$ in1 $end
$var wire 1 (% in2 $end
$var wire 1 $' out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 $' in1 $end
$var wire 1 b& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 _$ in1 $end
$var wire 1 (% in2 $end
$var wire 1 %' out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 %' in1 $end
$var wire 1 a& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 _$ in1 $end
$var wire 1 (% in2 $end
$var wire 1 &' out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 _$ in1 $end
$var wire 1 [& in2 $end
$var wire 1 '' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 (% in1 $end
$var wire 1 [& in2 $end
$var wire 1 (' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 &' in1 $end
$var wire 1 '' in2 $end
$var wire 1 (' in3 $end
$var wire 1 #' out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 _$ in1 $end
$var wire 1 (% in2 $end
$var wire 1 [& in3 $end
$var wire 1 o$ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 ^$ A $end
$var wire 1 '% B $end
$var wire 1 \& C_in $end
$var wire 1 c& p $end
$var wire 1 d& g $end
$var wire 1 n$ S $end
$var wire 1 )' C_out $end
$var wire 1 *' g_bar $end
$var wire 1 +' p_bar $end
$var wire 1 ,' nand2_1_out $end
$var wire 1 -' nand2_2_out $end
$var wire 1 .' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ^$ in1 $end
$var wire 1 '% in2 $end
$var wire 1 *' out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 *' in1 $end
$var wire 1 d& out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ^$ in1 $end
$var wire 1 '% in2 $end
$var wire 1 +' out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +' in1 $end
$var wire 1 c& out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ^$ in1 $end
$var wire 1 '% in2 $end
$var wire 1 ,' out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ^$ in1 $end
$var wire 1 \& in2 $end
$var wire 1 -' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 '% in1 $end
$var wire 1 \& in2 $end
$var wire 1 .' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,' in1 $end
$var wire 1 -' in2 $end
$var wire 1 .' in3 $end
$var wire 1 )' out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ^$ in1 $end
$var wire 1 '% in2 $end
$var wire 1 \& in3 $end
$var wire 1 n$ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 /' N $end
$var wire 1 Z$ A [3] $end
$var wire 1 [$ A [2] $end
$var wire 1 \$ A [1] $end
$var wire 1 ]$ A [0] $end
$var wire 1 #% B [3] $end
$var wire 1 $% B [2] $end
$var wire 1 %% B [1] $end
$var wire 1 &% B [0] $end
$var wire 1 7% C_in $end
$var wire 1 j$ S [3] $end
$var wire 1 k$ S [2] $end
$var wire 1 l$ S [1] $end
$var wire 1 m$ S [0] $end
$var wire 1 >% P $end
$var wire 1 F% G $end
$var wire 1 0' C_out $end
$var wire 1 1' c0 $end
$var wire 1 2' c1 $end
$var wire 1 3' c2 $end
$var wire 1 4' p0 $end
$var wire 1 5' g0 $end
$var wire 1 6' p1 $end
$var wire 1 7' g1 $end
$var wire 1 8' p2 $end
$var wire 1 9' g2 $end
$var wire 1 :' p3 $end
$var wire 1 ;' g3 $end
$var wire 1 <' g0_bar $end
$var wire 1 =' g1_bar $end
$var wire 1 >' g2_bar $end
$var wire 1 ?' g3_bar $end
$var wire 1 @' nand2_c0_0_out $end
$var wire 1 A' nand2_c1_0_out $end
$var wire 1 B' nand2_c2_0_out $end
$var wire 1 C' nand2_c3_0_out $end
$var wire 1 D' nand2_p3_p2 $end
$var wire 1 E' nand2_p1_p0 $end
$var wire 1 F' nand2_p3g2_out $end
$var wire 1 G' nand2_p3p2g1_out $end
$var wire 1 H' nand3_G_0_out $end
$var wire 1 I' nand2_p1g0_out $end
$var wire 1 J' nor2_G_0_out $end
$var wire 1 K' G_bar $end

$scope module not1_c0_0 $end
$var wire 1 5' in1 $end
$var wire 1 <' out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 4' in1 $end
$var wire 1 7% in2 $end
$var wire 1 @' out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 <' in1 $end
$var wire 1 @' in2 $end
$var wire 1 1' out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 7' in1 $end
$var wire 1 =' out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 6' in1 $end
$var wire 1 1' in2 $end
$var wire 1 A' out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 =' in1 $end
$var wire 1 A' in2 $end
$var wire 1 2' out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 9' in1 $end
$var wire 1 >' out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 8' in1 $end
$var wire 1 2' in2 $end
$var wire 1 B' out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 >' in1 $end
$var wire 1 B' in2 $end
$var wire 1 3' out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 ;' in1 $end
$var wire 1 ?' out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 :' in1 $end
$var wire 1 3' in2 $end
$var wire 1 C' out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ?' in1 $end
$var wire 1 C' in2 $end
$var wire 1 0' out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 :' in1 $end
$var wire 1 8' in2 $end
$var wire 1 D' out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 6' in1 $end
$var wire 1 4' in2 $end
$var wire 1 E' out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 D' in1 $end
$var wire 1 E' in2 $end
$var wire 1 >% out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 :' in1 $end
$var wire 1 9' in2 $end
$var wire 1 F' out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 :' in1 $end
$var wire 1 8' in2 $end
$var wire 1 7' in3 $end
$var wire 1 G' out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ?' in1 $end
$var wire 1 F' in2 $end
$var wire 1 G' in3 $end
$var wire 1 H' out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 6' in1 $end
$var wire 1 5' in2 $end
$var wire 1 I' out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 D' in1 $end
$var wire 1 I' in2 $end
$var wire 1 J' out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 H' in1 $end
$var wire 1 J' in2 $end
$var wire 1 K' out $end
$upscope $end

$scope module not1_G $end
$var wire 1 K' in1 $end
$var wire 1 F% out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ]$ A $end
$var wire 1 &% B $end
$var wire 1 7% C_in $end
$var wire 1 4' p $end
$var wire 1 5' g $end
$var wire 1 m$ S $end
$var wire 1 L' C_out $end
$var wire 1 M' g_bar $end
$var wire 1 N' p_bar $end
$var wire 1 O' nand2_1_out $end
$var wire 1 P' nand2_2_out $end
$var wire 1 Q' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ]$ in1 $end
$var wire 1 &% in2 $end
$var wire 1 M' out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 M' in1 $end
$var wire 1 5' out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ]$ in1 $end
$var wire 1 &% in2 $end
$var wire 1 N' out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 N' in1 $end
$var wire 1 4' out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ]$ in1 $end
$var wire 1 &% in2 $end
$var wire 1 O' out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ]$ in1 $end
$var wire 1 7% in2 $end
$var wire 1 P' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 &% in1 $end
$var wire 1 7% in2 $end
$var wire 1 Q' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 O' in1 $end
$var wire 1 P' in2 $end
$var wire 1 Q' in3 $end
$var wire 1 L' out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ]$ in1 $end
$var wire 1 &% in2 $end
$var wire 1 7% in3 $end
$var wire 1 m$ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 \$ A $end
$var wire 1 %% B $end
$var wire 1 1' C_in $end
$var wire 1 6' p $end
$var wire 1 7' g $end
$var wire 1 l$ S $end
$var wire 1 R' C_out $end
$var wire 1 S' g_bar $end
$var wire 1 T' p_bar $end
$var wire 1 U' nand2_1_out $end
$var wire 1 V' nand2_2_out $end
$var wire 1 W' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 \$ in1 $end
$var wire 1 %% in2 $end
$var wire 1 S' out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 S' in1 $end
$var wire 1 7' out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 \$ in1 $end
$var wire 1 %% in2 $end
$var wire 1 T' out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 T' in1 $end
$var wire 1 6' out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 \$ in1 $end
$var wire 1 %% in2 $end
$var wire 1 U' out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 \$ in1 $end
$var wire 1 1' in2 $end
$var wire 1 V' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 %% in1 $end
$var wire 1 1' in2 $end
$var wire 1 W' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 U' in1 $end
$var wire 1 V' in2 $end
$var wire 1 W' in3 $end
$var wire 1 R' out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 \$ in1 $end
$var wire 1 %% in2 $end
$var wire 1 1' in3 $end
$var wire 1 l$ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 [$ A $end
$var wire 1 $% B $end
$var wire 1 2' C_in $end
$var wire 1 8' p $end
$var wire 1 9' g $end
$var wire 1 k$ S $end
$var wire 1 X' C_out $end
$var wire 1 Y' g_bar $end
$var wire 1 Z' p_bar $end
$var wire 1 [' nand2_1_out $end
$var wire 1 \' nand2_2_out $end
$var wire 1 ]' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 [$ in1 $end
$var wire 1 $% in2 $end
$var wire 1 Y' out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 Y' in1 $end
$var wire 1 9' out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 [$ in1 $end
$var wire 1 $% in2 $end
$var wire 1 Z' out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Z' in1 $end
$var wire 1 8' out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 [$ in1 $end
$var wire 1 $% in2 $end
$var wire 1 [' out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 [$ in1 $end
$var wire 1 2' in2 $end
$var wire 1 \' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 $% in1 $end
$var wire 1 2' in2 $end
$var wire 1 ]' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 [' in1 $end
$var wire 1 \' in2 $end
$var wire 1 ]' in3 $end
$var wire 1 X' out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 [$ in1 $end
$var wire 1 $% in2 $end
$var wire 1 2' in3 $end
$var wire 1 k$ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 Z$ A $end
$var wire 1 #% B $end
$var wire 1 3' C_in $end
$var wire 1 :' p $end
$var wire 1 ;' g $end
$var wire 1 j$ S $end
$var wire 1 ^' C_out $end
$var wire 1 _' g_bar $end
$var wire 1 `' p_bar $end
$var wire 1 a' nand2_1_out $end
$var wire 1 b' nand2_2_out $end
$var wire 1 c' nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 Z$ in1 $end
$var wire 1 #% in2 $end
$var wire 1 _' out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _' in1 $end
$var wire 1 ;' out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 Z$ in1 $end
$var wire 1 #% in2 $end
$var wire 1 `' out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `' in1 $end
$var wire 1 :' out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 Z$ in1 $end
$var wire 1 #% in2 $end
$var wire 1 a' out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 Z$ in1 $end
$var wire 1 3' in2 $end
$var wire 1 b' out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 #% in1 $end
$var wire 1 3' in2 $end
$var wire 1 c' out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 a' in1 $end
$var wire 1 b' in2 $end
$var wire 1 c' in3 $end
$var wire 1 ^' out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 Z$ in1 $end
$var wire 1 #% in2 $end
$var wire 1 3' in3 $end
$var wire 1 j$ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 @% in1 $end
$var wire 1 A% out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 8% in1 $end
$var wire 1 3% in2 $end
$var wire 1 H% out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 A% in1 $end
$var wire 1 H% in2 $end
$var wire 1 5% out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 B% in1 $end
$var wire 1 C% out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 :% in1 $end
$var wire 1 5% in2 $end
$var wire 1 I% out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 C% in1 $end
$var wire 1 I% in2 $end
$var wire 1 6% out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 D% in1 $end
$var wire 1 E% out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 <% in1 $end
$var wire 1 6% in2 $end
$var wire 1 J% out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 E% in1 $end
$var wire 1 J% in2 $end
$var wire 1 7% out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 F% in1 $end
$var wire 1 G% out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 >% in1 $end
$var wire 1 7% in2 $end
$var wire 1 K% out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 G% in1 $end
$var wire 1 K% in2 $end
$var wire 1 4% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module decodeStage $end
$var wire 1 3! writeEn $end
$var wire 1 A! immCtl $end
$var wire 1 B! extCtl $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 E! immPres $end
$var wire 1 :! jumpCtl $end
$var wire 1 <! linkCtl $end
$var wire 1 i! instr [15] $end
$var wire 1 j! instr [14] $end
$var wire 1 k! instr [13] $end
$var wire 1 l! instr [12] $end
$var wire 1 m! instr [11] $end
$var wire 1 n! instr [10] $end
$var wire 1 o! instr [9] $end
$var wire 1 p! instr [8] $end
$var wire 1 q! instr [7] $end
$var wire 1 r! instr [6] $end
$var wire 1 s! instr [5] $end
$var wire 1 t! instr [4] $end
$var wire 1 u! instr [3] $end
$var wire 1 v! instr [2] $end
$var wire 1 w! instr [1] $end
$var wire 1 x! instr [0] $end
$var wire 1 m# writeData [15] $end
$var wire 1 n# writeData [14] $end
$var wire 1 o# writeData [13] $end
$var wire 1 p# writeData [12] $end
$var wire 1 q# writeData [11] $end
$var wire 1 r# writeData [10] $end
$var wire 1 s# writeData [9] $end
$var wire 1 t# writeData [8] $end
$var wire 1 u# writeData [7] $end
$var wire 1 v# writeData [6] $end
$var wire 1 w# writeData [5] $end
$var wire 1 x# writeData [4] $end
$var wire 1 y# writeData [3] $end
$var wire 1 z# writeData [2] $end
$var wire 1 {# writeData [1] $end
$var wire 1 |# writeData [0] $end
$var wire 1 G! err $end
$var wire 1 =# read1Data [15] $end
$var wire 1 ># read1Data [14] $end
$var wire 1 ?# read1Data [13] $end
$var wire 1 @# read1Data [12] $end
$var wire 1 A# read1Data [11] $end
$var wire 1 B# read1Data [10] $end
$var wire 1 C# read1Data [9] $end
$var wire 1 D# read1Data [8] $end
$var wire 1 E# read1Data [7] $end
$var wire 1 F# read1Data [6] $end
$var wire 1 G# read1Data [5] $end
$var wire 1 H# read1Data [4] $end
$var wire 1 I# read1Data [3] $end
$var wire 1 J# read1Data [2] $end
$var wire 1 K# read1Data [1] $end
$var wire 1 L# read1Data [0] $end
$var wire 1 M# read2Data [15] $end
$var wire 1 N# read2Data [14] $end
$var wire 1 O# read2Data [13] $end
$var wire 1 P# read2Data [12] $end
$var wire 1 Q# read2Data [11] $end
$var wire 1 R# read2Data [10] $end
$var wire 1 S# read2Data [9] $end
$var wire 1 T# read2Data [8] $end
$var wire 1 U# read2Data [7] $end
$var wire 1 V# read2Data [6] $end
$var wire 1 W# read2Data [5] $end
$var wire 1 X# read2Data [4] $end
$var wire 1 Y# read2Data [3] $end
$var wire 1 Z# read2Data [2] $end
$var wire 1 [# read2Data [1] $end
$var wire 1 \# read2Data [0] $end
$var wire 1 +" exImmVaL [15] $end
$var wire 1 ," exImmVaL [14] $end
$var wire 1 -" exImmVaL [13] $end
$var wire 1 ." exImmVaL [12] $end
$var wire 1 /" exImmVaL [11] $end
$var wire 1 0" exImmVaL [10] $end
$var wire 1 1" exImmVaL [9] $end
$var wire 1 2" exImmVaL [8] $end
$var wire 1 3" exImmVaL [7] $end
$var wire 1 4" exImmVaL [6] $end
$var wire 1 5" exImmVaL [5] $end
$var wire 1 6" exImmVaL [4] $end
$var wire 1 7" exImmVaL [3] $end
$var wire 1 8" exImmVaL [2] $end
$var wire 1 9" exImmVaL [1] $end
$var wire 1 :" exImmVaL [0] $end
$var wire 1 d' Rs [2] $end
$var wire 1 e' Rs [1] $end
$var wire 1 f' Rs [0] $end
$var wire 1 g' R1 [2] $end
$var wire 1 h' R1 [1] $end
$var wire 1 i' R1 [0] $end
$var wire 1 j' R2 [2] $end
$var wire 1 k' R2 [1] $end
$var wire 1 l' R2 [0] $end

$scope module decodeRegisters $end
$var parameter 32 m' N $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 d' read1RegSel [2] $end
$var wire 1 e' read1RegSel [1] $end
$var wire 1 f' read1RegSel [0] $end
$var wire 1 g' read2RegSel [2] $end
$var wire 1 h' read2RegSel [1] $end
$var wire 1 i' read2RegSel [0] $end
$var wire 1 j' writeRegSel [2] $end
$var wire 1 k' writeRegSel [1] $end
$var wire 1 l' writeRegSel [0] $end
$var wire 1 m# writeData [15] $end
$var wire 1 n# writeData [14] $end
$var wire 1 o# writeData [13] $end
$var wire 1 p# writeData [12] $end
$var wire 1 q# writeData [11] $end
$var wire 1 r# writeData [10] $end
$var wire 1 s# writeData [9] $end
$var wire 1 t# writeData [8] $end
$var wire 1 u# writeData [7] $end
$var wire 1 v# writeData [6] $end
$var wire 1 w# writeData [5] $end
$var wire 1 x# writeData [4] $end
$var wire 1 y# writeData [3] $end
$var wire 1 z# writeData [2] $end
$var wire 1 {# writeData [1] $end
$var wire 1 |# writeData [0] $end
$var wire 1 3! writeEn $end
$var wire 1 =# read1Data [15] $end
$var wire 1 ># read1Data [14] $end
$var wire 1 ?# read1Data [13] $end
$var wire 1 @# read1Data [12] $end
$var wire 1 A# read1Data [11] $end
$var wire 1 B# read1Data [10] $end
$var wire 1 C# read1Data [9] $end
$var wire 1 D# read1Data [8] $end
$var wire 1 E# read1Data [7] $end
$var wire 1 F# read1Data [6] $end
$var wire 1 G# read1Data [5] $end
$var wire 1 H# read1Data [4] $end
$var wire 1 I# read1Data [3] $end
$var wire 1 J# read1Data [2] $end
$var wire 1 K# read1Data [1] $end
$var wire 1 L# read1Data [0] $end
$var wire 1 M# read2Data [15] $end
$var wire 1 N# read2Data [14] $end
$var wire 1 O# read2Data [13] $end
$var wire 1 P# read2Data [12] $end
$var wire 1 Q# read2Data [11] $end
$var wire 1 R# read2Data [10] $end
$var wire 1 S# read2Data [9] $end
$var wire 1 T# read2Data [8] $end
$var wire 1 U# read2Data [7] $end
$var wire 1 V# read2Data [6] $end
$var wire 1 W# read2Data [5] $end
$var wire 1 X# read2Data [4] $end
$var wire 1 Y# read2Data [3] $end
$var wire 1 Z# read2Data [2] $end
$var wire 1 [# read2Data [1] $end
$var wire 1 \# read2Data [0] $end
$var wire 1 G! err $end
$var wire 1 n' writedec_out [7] $end
$var wire 1 o' writedec_out [6] $end
$var wire 1 p' writedec_out [5] $end
$var wire 1 q' writedec_out [4] $end
$var wire 1 r' writedec_out [3] $end
$var wire 1 s' writedec_out [2] $end
$var wire 1 t' writedec_out [1] $end
$var wire 1 u' writedec_out [0] $end
$var wire 1 v' writeRegSel_dec [7] $end
$var wire 1 w' writeRegSel_dec [6] $end
$var wire 1 x' writeRegSel_dec [5] $end
$var wire 1 y' writeRegSel_dec [4] $end
$var wire 1 z' writeRegSel_dec [3] $end
$var wire 1 {' writeRegSel_dec [2] $end
$var wire 1 |' writeRegSel_dec [1] $end
$var wire 1 }' writeRegSel_dec [0] $end
$var wire 1 ~' R0_out [15] $end
$var wire 1 !( R0_out [14] $end
$var wire 1 "( R0_out [13] $end
$var wire 1 #( R0_out [12] $end
$var wire 1 $( R0_out [11] $end
$var wire 1 %( R0_out [10] $end
$var wire 1 &( R0_out [9] $end
$var wire 1 '( R0_out [8] $end
$var wire 1 (( R0_out [7] $end
$var wire 1 )( R0_out [6] $end
$var wire 1 *( R0_out [5] $end
$var wire 1 +( R0_out [4] $end
$var wire 1 ,( R0_out [3] $end
$var wire 1 -( R0_out [2] $end
$var wire 1 .( R0_out [1] $end
$var wire 1 /( R0_out [0] $end
$var wire 1 0( R1_out [15] $end
$var wire 1 1( R1_out [14] $end
$var wire 1 2( R1_out [13] $end
$var wire 1 3( R1_out [12] $end
$var wire 1 4( R1_out [11] $end
$var wire 1 5( R1_out [10] $end
$var wire 1 6( R1_out [9] $end
$var wire 1 7( R1_out [8] $end
$var wire 1 8( R1_out [7] $end
$var wire 1 9( R1_out [6] $end
$var wire 1 :( R1_out [5] $end
$var wire 1 ;( R1_out [4] $end
$var wire 1 <( R1_out [3] $end
$var wire 1 =( R1_out [2] $end
$var wire 1 >( R1_out [1] $end
$var wire 1 ?( R1_out [0] $end
$var wire 1 @( R2_out [15] $end
$var wire 1 A( R2_out [14] $end
$var wire 1 B( R2_out [13] $end
$var wire 1 C( R2_out [12] $end
$var wire 1 D( R2_out [11] $end
$var wire 1 E( R2_out [10] $end
$var wire 1 F( R2_out [9] $end
$var wire 1 G( R2_out [8] $end
$var wire 1 H( R2_out [7] $end
$var wire 1 I( R2_out [6] $end
$var wire 1 J( R2_out [5] $end
$var wire 1 K( R2_out [4] $end
$var wire 1 L( R2_out [3] $end
$var wire 1 M( R2_out [2] $end
$var wire 1 N( R2_out [1] $end
$var wire 1 O( R2_out [0] $end
$var wire 1 P( R3_out [15] $end
$var wire 1 Q( R3_out [14] $end
$var wire 1 R( R3_out [13] $end
$var wire 1 S( R3_out [12] $end
$var wire 1 T( R3_out [11] $end
$var wire 1 U( R3_out [10] $end
$var wire 1 V( R3_out [9] $end
$var wire 1 W( R3_out [8] $end
$var wire 1 X( R3_out [7] $end
$var wire 1 Y( R3_out [6] $end
$var wire 1 Z( R3_out [5] $end
$var wire 1 [( R3_out [4] $end
$var wire 1 \( R3_out [3] $end
$var wire 1 ]( R3_out [2] $end
$var wire 1 ^( R3_out [1] $end
$var wire 1 _( R3_out [0] $end
$var wire 1 `( R4_out [15] $end
$var wire 1 a( R4_out [14] $end
$var wire 1 b( R4_out [13] $end
$var wire 1 c( R4_out [12] $end
$var wire 1 d( R4_out [11] $end
$var wire 1 e( R4_out [10] $end
$var wire 1 f( R4_out [9] $end
$var wire 1 g( R4_out [8] $end
$var wire 1 h( R4_out [7] $end
$var wire 1 i( R4_out [6] $end
$var wire 1 j( R4_out [5] $end
$var wire 1 k( R4_out [4] $end
$var wire 1 l( R4_out [3] $end
$var wire 1 m( R4_out [2] $end
$var wire 1 n( R4_out [1] $end
$var wire 1 o( R4_out [0] $end
$var wire 1 p( R5_out [15] $end
$var wire 1 q( R5_out [14] $end
$var wire 1 r( R5_out [13] $end
$var wire 1 s( R5_out [12] $end
$var wire 1 t( R5_out [11] $end
$var wire 1 u( R5_out [10] $end
$var wire 1 v( R5_out [9] $end
$var wire 1 w( R5_out [8] $end
$var wire 1 x( R5_out [7] $end
$var wire 1 y( R5_out [6] $end
$var wire 1 z( R5_out [5] $end
$var wire 1 {( R5_out [4] $end
$var wire 1 |( R5_out [3] $end
$var wire 1 }( R5_out [2] $end
$var wire 1 ~( R5_out [1] $end
$var wire 1 !) R5_out [0] $end
$var wire 1 ") R6_out [15] $end
$var wire 1 #) R6_out [14] $end
$var wire 1 $) R6_out [13] $end
$var wire 1 %) R6_out [12] $end
$var wire 1 &) R6_out [11] $end
$var wire 1 ') R6_out [10] $end
$var wire 1 () R6_out [9] $end
$var wire 1 )) R6_out [8] $end
$var wire 1 *) R6_out [7] $end
$var wire 1 +) R6_out [6] $end
$var wire 1 ,) R6_out [5] $end
$var wire 1 -) R6_out [4] $end
$var wire 1 .) R6_out [3] $end
$var wire 1 /) R6_out [2] $end
$var wire 1 0) R6_out [1] $end
$var wire 1 1) R6_out [0] $end
$var wire 1 2) R7_out [15] $end
$var wire 1 3) R7_out [14] $end
$var wire 1 4) R7_out [13] $end
$var wire 1 5) R7_out [12] $end
$var wire 1 6) R7_out [11] $end
$var wire 1 7) R7_out [10] $end
$var wire 1 8) R7_out [9] $end
$var wire 1 9) R7_out [8] $end
$var wire 1 :) R7_out [7] $end
$var wire 1 ;) R7_out [6] $end
$var wire 1 <) R7_out [5] $end
$var wire 1 =) R7_out [4] $end
$var wire 1 >) R7_out [3] $end
$var wire 1 ?) R7_out [2] $end
$var wire 1 @) R7_out [1] $end
$var wire 1 A) R7_out [0] $end
$var wire 1 B) en0 $end
$var wire 1 C) en1 $end
$var wire 1 D) en2 $end
$var wire 1 E) en3 $end
$var wire 1 F) en4 $end
$var wire 1 G) en5 $end
$var wire 1 H) en6 $end
$var wire 1 I) en7 $end

$scope module R0 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 B) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 ~' Q [15] $end
$var wire 1 !( Q [14] $end
$var wire 1 "( Q [13] $end
$var wire 1 #( Q [12] $end
$var wire 1 $( Q [11] $end
$var wire 1 %( Q [10] $end
$var wire 1 &( Q [9] $end
$var wire 1 '( Q [8] $end
$var wire 1 (( Q [7] $end
$var wire 1 )( Q [6] $end
$var wire 1 *( Q [5] $end
$var wire 1 +( Q [4] $end
$var wire 1 ,( Q [3] $end
$var wire 1 -( Q [2] $end
$var wire 1 .( Q [1] $end
$var wire 1 /( Q [0] $end
$var wire 1 J) in [15] $end
$var wire 1 K) in [14] $end
$var wire 1 L) in [13] $end
$var wire 1 M) in [12] $end
$var wire 1 N) in [11] $end
$var wire 1 O) in [10] $end
$var wire 1 P) in [9] $end
$var wire 1 Q) in [8] $end
$var wire 1 R) in [7] $end
$var wire 1 S) in [6] $end
$var wire 1 T) in [5] $end
$var wire 1 U) in [4] $end
$var wire 1 V) in [3] $end
$var wire 1 W) in [2] $end
$var wire 1 X) in [1] $end
$var wire 1 Y) in [0] $end
$var wire 1 Z) out [15] $end
$var wire 1 [) out [14] $end
$var wire 1 \) out [13] $end
$var wire 1 ]) out [12] $end
$var wire 1 ^) out [11] $end
$var wire 1 _) out [10] $end
$var wire 1 `) out [9] $end
$var wire 1 a) out [8] $end
$var wire 1 b) out [7] $end
$var wire 1 c) out [6] $end
$var wire 1 d) out [5] $end
$var wire 1 e) out [4] $end
$var wire 1 f) out [3] $end
$var wire 1 g) out [2] $end
$var wire 1 h) out [1] $end
$var wire 1 i) out [0] $end

$scope module dff_0 $end
$var wire 1 i) q $end
$var wire 1 Y) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 j) state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 h) q $end
$var wire 1 X) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 k) state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 g) q $end
$var wire 1 W) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 l) state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 f) q $end
$var wire 1 V) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 m) state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 e) q $end
$var wire 1 U) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 n) state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 d) q $end
$var wire 1 T) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 o) state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 c) q $end
$var wire 1 S) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 p) state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 b) q $end
$var wire 1 R) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 q) state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 a) q $end
$var wire 1 Q) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 r) state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 `) q $end
$var wire 1 P) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 s) state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 _) q $end
$var wire 1 O) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 t) state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ^) q $end
$var wire 1 N) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 u) state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ]) q $end
$var wire 1 M) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 v) state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 \) q $end
$var wire 1 L) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 w) state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 [) q $end
$var wire 1 K) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 x) state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 Z) q $end
$var wire 1 J) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 y) state $end
$upscope $end
$upscope $end

$scope module R1 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 C) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 0( Q [15] $end
$var wire 1 1( Q [14] $end
$var wire 1 2( Q [13] $end
$var wire 1 3( Q [12] $end
$var wire 1 4( Q [11] $end
$var wire 1 5( Q [10] $end
$var wire 1 6( Q [9] $end
$var wire 1 7( Q [8] $end
$var wire 1 8( Q [7] $end
$var wire 1 9( Q [6] $end
$var wire 1 :( Q [5] $end
$var wire 1 ;( Q [4] $end
$var wire 1 <( Q [3] $end
$var wire 1 =( Q [2] $end
$var wire 1 >( Q [1] $end
$var wire 1 ?( Q [0] $end
$var wire 1 z) in [15] $end
$var wire 1 {) in [14] $end
$var wire 1 |) in [13] $end
$var wire 1 }) in [12] $end
$var wire 1 ~) in [11] $end
$var wire 1 !* in [10] $end
$var wire 1 "* in [9] $end
$var wire 1 #* in [8] $end
$var wire 1 $* in [7] $end
$var wire 1 %* in [6] $end
$var wire 1 &* in [5] $end
$var wire 1 '* in [4] $end
$var wire 1 (* in [3] $end
$var wire 1 )* in [2] $end
$var wire 1 ** in [1] $end
$var wire 1 +* in [0] $end
$var wire 1 ,* out [15] $end
$var wire 1 -* out [14] $end
$var wire 1 .* out [13] $end
$var wire 1 /* out [12] $end
$var wire 1 0* out [11] $end
$var wire 1 1* out [10] $end
$var wire 1 2* out [9] $end
$var wire 1 3* out [8] $end
$var wire 1 4* out [7] $end
$var wire 1 5* out [6] $end
$var wire 1 6* out [5] $end
$var wire 1 7* out [4] $end
$var wire 1 8* out [3] $end
$var wire 1 9* out [2] $end
$var wire 1 :* out [1] $end
$var wire 1 ;* out [0] $end

$scope module dff_0 $end
$var wire 1 ;* q $end
$var wire 1 +* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 <* state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 :* q $end
$var wire 1 ** d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 =* state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 9* q $end
$var wire 1 )* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 >* state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 8* q $end
$var wire 1 (* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 ?* state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 7* q $end
$var wire 1 '* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 @* state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 6* q $end
$var wire 1 &* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 A* state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 5* q $end
$var wire 1 %* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 B* state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 4* q $end
$var wire 1 $* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 C* state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 3* q $end
$var wire 1 #* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 D* state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 2* q $end
$var wire 1 "* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 E* state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 1* q $end
$var wire 1 !* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 F* state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 0* q $end
$var wire 1 ~) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 G* state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 /* q $end
$var wire 1 }) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 H* state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 .* q $end
$var wire 1 |) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 I* state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 -* q $end
$var wire 1 {) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 J* state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ,* q $end
$var wire 1 z) d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 K* state $end
$upscope $end
$upscope $end

$scope module R2 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 D) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 @( Q [15] $end
$var wire 1 A( Q [14] $end
$var wire 1 B( Q [13] $end
$var wire 1 C( Q [12] $end
$var wire 1 D( Q [11] $end
$var wire 1 E( Q [10] $end
$var wire 1 F( Q [9] $end
$var wire 1 G( Q [8] $end
$var wire 1 H( Q [7] $end
$var wire 1 I( Q [6] $end
$var wire 1 J( Q [5] $end
$var wire 1 K( Q [4] $end
$var wire 1 L( Q [3] $end
$var wire 1 M( Q [2] $end
$var wire 1 N( Q [1] $end
$var wire 1 O( Q [0] $end
$var wire 1 L* in [15] $end
$var wire 1 M* in [14] $end
$var wire 1 N* in [13] $end
$var wire 1 O* in [12] $end
$var wire 1 P* in [11] $end
$var wire 1 Q* in [10] $end
$var wire 1 R* in [9] $end
$var wire 1 S* in [8] $end
$var wire 1 T* in [7] $end
$var wire 1 U* in [6] $end
$var wire 1 V* in [5] $end
$var wire 1 W* in [4] $end
$var wire 1 X* in [3] $end
$var wire 1 Y* in [2] $end
$var wire 1 Z* in [1] $end
$var wire 1 [* in [0] $end
$var wire 1 \* out [15] $end
$var wire 1 ]* out [14] $end
$var wire 1 ^* out [13] $end
$var wire 1 _* out [12] $end
$var wire 1 `* out [11] $end
$var wire 1 a* out [10] $end
$var wire 1 b* out [9] $end
$var wire 1 c* out [8] $end
$var wire 1 d* out [7] $end
$var wire 1 e* out [6] $end
$var wire 1 f* out [5] $end
$var wire 1 g* out [4] $end
$var wire 1 h* out [3] $end
$var wire 1 i* out [2] $end
$var wire 1 j* out [1] $end
$var wire 1 k* out [0] $end

$scope module dff_0 $end
$var wire 1 k* q $end
$var wire 1 [* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 l* state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 j* q $end
$var wire 1 Z* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 m* state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 i* q $end
$var wire 1 Y* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 n* state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 h* q $end
$var wire 1 X* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 o* state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 g* q $end
$var wire 1 W* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 p* state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 f* q $end
$var wire 1 V* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 q* state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 e* q $end
$var wire 1 U* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 r* state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 d* q $end
$var wire 1 T* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 s* state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 c* q $end
$var wire 1 S* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 t* state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 b* q $end
$var wire 1 R* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 u* state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 a* q $end
$var wire 1 Q* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 v* state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 `* q $end
$var wire 1 P* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 w* state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 _* q $end
$var wire 1 O* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 x* state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ^* q $end
$var wire 1 N* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 y* state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ]* q $end
$var wire 1 M* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 z* state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 \* q $end
$var wire 1 L* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 {* state $end
$upscope $end
$upscope $end

$scope module R3 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 E) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 P( Q [15] $end
$var wire 1 Q( Q [14] $end
$var wire 1 R( Q [13] $end
$var wire 1 S( Q [12] $end
$var wire 1 T( Q [11] $end
$var wire 1 U( Q [10] $end
$var wire 1 V( Q [9] $end
$var wire 1 W( Q [8] $end
$var wire 1 X( Q [7] $end
$var wire 1 Y( Q [6] $end
$var wire 1 Z( Q [5] $end
$var wire 1 [( Q [4] $end
$var wire 1 \( Q [3] $end
$var wire 1 ]( Q [2] $end
$var wire 1 ^( Q [1] $end
$var wire 1 _( Q [0] $end
$var wire 1 |* in [15] $end
$var wire 1 }* in [14] $end
$var wire 1 ~* in [13] $end
$var wire 1 !+ in [12] $end
$var wire 1 "+ in [11] $end
$var wire 1 #+ in [10] $end
$var wire 1 $+ in [9] $end
$var wire 1 %+ in [8] $end
$var wire 1 &+ in [7] $end
$var wire 1 '+ in [6] $end
$var wire 1 (+ in [5] $end
$var wire 1 )+ in [4] $end
$var wire 1 *+ in [3] $end
$var wire 1 ++ in [2] $end
$var wire 1 ,+ in [1] $end
$var wire 1 -+ in [0] $end
$var wire 1 .+ out [15] $end
$var wire 1 /+ out [14] $end
$var wire 1 0+ out [13] $end
$var wire 1 1+ out [12] $end
$var wire 1 2+ out [11] $end
$var wire 1 3+ out [10] $end
$var wire 1 4+ out [9] $end
$var wire 1 5+ out [8] $end
$var wire 1 6+ out [7] $end
$var wire 1 7+ out [6] $end
$var wire 1 8+ out [5] $end
$var wire 1 9+ out [4] $end
$var wire 1 :+ out [3] $end
$var wire 1 ;+ out [2] $end
$var wire 1 <+ out [1] $end
$var wire 1 =+ out [0] $end

$scope module dff_0 $end
$var wire 1 =+ q $end
$var wire 1 -+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 >+ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 <+ q $end
$var wire 1 ,+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 ?+ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ;+ q $end
$var wire 1 ++ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 @+ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 :+ q $end
$var wire 1 *+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 A+ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 9+ q $end
$var wire 1 )+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 B+ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 8+ q $end
$var wire 1 (+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 C+ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 7+ q $end
$var wire 1 '+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 D+ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 6+ q $end
$var wire 1 &+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 E+ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 5+ q $end
$var wire 1 %+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 F+ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 4+ q $end
$var wire 1 $+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 G+ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 3+ q $end
$var wire 1 #+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 H+ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 2+ q $end
$var wire 1 "+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 I+ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 1+ q $end
$var wire 1 !+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 J+ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 0+ q $end
$var wire 1 ~* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 K+ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 /+ q $end
$var wire 1 }* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 L+ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 .+ q $end
$var wire 1 |* d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 M+ state $end
$upscope $end
$upscope $end

$scope module R4 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 F) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 `( Q [15] $end
$var wire 1 a( Q [14] $end
$var wire 1 b( Q [13] $end
$var wire 1 c( Q [12] $end
$var wire 1 d( Q [11] $end
$var wire 1 e( Q [10] $end
$var wire 1 f( Q [9] $end
$var wire 1 g( Q [8] $end
$var wire 1 h( Q [7] $end
$var wire 1 i( Q [6] $end
$var wire 1 j( Q [5] $end
$var wire 1 k( Q [4] $end
$var wire 1 l( Q [3] $end
$var wire 1 m( Q [2] $end
$var wire 1 n( Q [1] $end
$var wire 1 o( Q [0] $end
$var wire 1 N+ in [15] $end
$var wire 1 O+ in [14] $end
$var wire 1 P+ in [13] $end
$var wire 1 Q+ in [12] $end
$var wire 1 R+ in [11] $end
$var wire 1 S+ in [10] $end
$var wire 1 T+ in [9] $end
$var wire 1 U+ in [8] $end
$var wire 1 V+ in [7] $end
$var wire 1 W+ in [6] $end
$var wire 1 X+ in [5] $end
$var wire 1 Y+ in [4] $end
$var wire 1 Z+ in [3] $end
$var wire 1 [+ in [2] $end
$var wire 1 \+ in [1] $end
$var wire 1 ]+ in [0] $end
$var wire 1 ^+ out [15] $end
$var wire 1 _+ out [14] $end
$var wire 1 `+ out [13] $end
$var wire 1 a+ out [12] $end
$var wire 1 b+ out [11] $end
$var wire 1 c+ out [10] $end
$var wire 1 d+ out [9] $end
$var wire 1 e+ out [8] $end
$var wire 1 f+ out [7] $end
$var wire 1 g+ out [6] $end
$var wire 1 h+ out [5] $end
$var wire 1 i+ out [4] $end
$var wire 1 j+ out [3] $end
$var wire 1 k+ out [2] $end
$var wire 1 l+ out [1] $end
$var wire 1 m+ out [0] $end

$scope module dff_0 $end
$var wire 1 m+ q $end
$var wire 1 ]+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 n+ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 l+ q $end
$var wire 1 \+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 o+ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 k+ q $end
$var wire 1 [+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 p+ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 j+ q $end
$var wire 1 Z+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 q+ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 i+ q $end
$var wire 1 Y+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 r+ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 h+ q $end
$var wire 1 X+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 s+ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 g+ q $end
$var wire 1 W+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 t+ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 f+ q $end
$var wire 1 V+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 u+ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 e+ q $end
$var wire 1 U+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 v+ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 d+ q $end
$var wire 1 T+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 w+ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 c+ q $end
$var wire 1 S+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 x+ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 b+ q $end
$var wire 1 R+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 y+ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 a+ q $end
$var wire 1 Q+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 z+ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 `+ q $end
$var wire 1 P+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 {+ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 _+ q $end
$var wire 1 O+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 |+ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ^+ q $end
$var wire 1 N+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 }+ state $end
$upscope $end
$upscope $end

$scope module R5 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 G) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 p( Q [15] $end
$var wire 1 q( Q [14] $end
$var wire 1 r( Q [13] $end
$var wire 1 s( Q [12] $end
$var wire 1 t( Q [11] $end
$var wire 1 u( Q [10] $end
$var wire 1 v( Q [9] $end
$var wire 1 w( Q [8] $end
$var wire 1 x( Q [7] $end
$var wire 1 y( Q [6] $end
$var wire 1 z( Q [5] $end
$var wire 1 {( Q [4] $end
$var wire 1 |( Q [3] $end
$var wire 1 }( Q [2] $end
$var wire 1 ~( Q [1] $end
$var wire 1 !) Q [0] $end
$var wire 1 ~+ in [15] $end
$var wire 1 !, in [14] $end
$var wire 1 ", in [13] $end
$var wire 1 #, in [12] $end
$var wire 1 $, in [11] $end
$var wire 1 %, in [10] $end
$var wire 1 &, in [9] $end
$var wire 1 ', in [8] $end
$var wire 1 (, in [7] $end
$var wire 1 ), in [6] $end
$var wire 1 *, in [5] $end
$var wire 1 +, in [4] $end
$var wire 1 ,, in [3] $end
$var wire 1 -, in [2] $end
$var wire 1 ., in [1] $end
$var wire 1 /, in [0] $end
$var wire 1 0, out [15] $end
$var wire 1 1, out [14] $end
$var wire 1 2, out [13] $end
$var wire 1 3, out [12] $end
$var wire 1 4, out [11] $end
$var wire 1 5, out [10] $end
$var wire 1 6, out [9] $end
$var wire 1 7, out [8] $end
$var wire 1 8, out [7] $end
$var wire 1 9, out [6] $end
$var wire 1 :, out [5] $end
$var wire 1 ;, out [4] $end
$var wire 1 <, out [3] $end
$var wire 1 =, out [2] $end
$var wire 1 >, out [1] $end
$var wire 1 ?, out [0] $end

$scope module dff_0 $end
$var wire 1 ?, q $end
$var wire 1 /, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 @, state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 >, q $end
$var wire 1 ., d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 A, state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 =, q $end
$var wire 1 -, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 B, state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 <, q $end
$var wire 1 ,, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 C, state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ;, q $end
$var wire 1 +, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 D, state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 :, q $end
$var wire 1 *, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 E, state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 9, q $end
$var wire 1 ), d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 F, state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 8, q $end
$var wire 1 (, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 G, state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 7, q $end
$var wire 1 ', d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 H, state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 6, q $end
$var wire 1 &, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 I, state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 5, q $end
$var wire 1 %, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 J, state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 4, q $end
$var wire 1 $, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 K, state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 3, q $end
$var wire 1 #, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 L, state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 2, q $end
$var wire 1 ", d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 M, state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 1, q $end
$var wire 1 !, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 N, state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 0, q $end
$var wire 1 ~+ d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 O, state $end
$upscope $end
$upscope $end

$scope module R6 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 H) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 ") Q [15] $end
$var wire 1 #) Q [14] $end
$var wire 1 $) Q [13] $end
$var wire 1 %) Q [12] $end
$var wire 1 &) Q [11] $end
$var wire 1 ') Q [10] $end
$var wire 1 () Q [9] $end
$var wire 1 )) Q [8] $end
$var wire 1 *) Q [7] $end
$var wire 1 +) Q [6] $end
$var wire 1 ,) Q [5] $end
$var wire 1 -) Q [4] $end
$var wire 1 .) Q [3] $end
$var wire 1 /) Q [2] $end
$var wire 1 0) Q [1] $end
$var wire 1 1) Q [0] $end
$var wire 1 P, in [15] $end
$var wire 1 Q, in [14] $end
$var wire 1 R, in [13] $end
$var wire 1 S, in [12] $end
$var wire 1 T, in [11] $end
$var wire 1 U, in [10] $end
$var wire 1 V, in [9] $end
$var wire 1 W, in [8] $end
$var wire 1 X, in [7] $end
$var wire 1 Y, in [6] $end
$var wire 1 Z, in [5] $end
$var wire 1 [, in [4] $end
$var wire 1 \, in [3] $end
$var wire 1 ], in [2] $end
$var wire 1 ^, in [1] $end
$var wire 1 _, in [0] $end
$var wire 1 `, out [15] $end
$var wire 1 a, out [14] $end
$var wire 1 b, out [13] $end
$var wire 1 c, out [12] $end
$var wire 1 d, out [11] $end
$var wire 1 e, out [10] $end
$var wire 1 f, out [9] $end
$var wire 1 g, out [8] $end
$var wire 1 h, out [7] $end
$var wire 1 i, out [6] $end
$var wire 1 j, out [5] $end
$var wire 1 k, out [4] $end
$var wire 1 l, out [3] $end
$var wire 1 m, out [2] $end
$var wire 1 n, out [1] $end
$var wire 1 o, out [0] $end

$scope module dff_0 $end
$var wire 1 o, q $end
$var wire 1 _, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 p, state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 n, q $end
$var wire 1 ^, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 q, state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 m, q $end
$var wire 1 ], d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 r, state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 l, q $end
$var wire 1 \, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 s, state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 k, q $end
$var wire 1 [, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 t, state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 j, q $end
$var wire 1 Z, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 u, state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 i, q $end
$var wire 1 Y, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 v, state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 h, q $end
$var wire 1 X, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 w, state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 g, q $end
$var wire 1 W, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 x, state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 f, q $end
$var wire 1 V, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 y, state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 e, q $end
$var wire 1 U, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 z, state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 d, q $end
$var wire 1 T, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 {, state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 c, q $end
$var wire 1 S, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 |, state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 b, q $end
$var wire 1 R, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 }, state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 a, q $end
$var wire 1 Q, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 ~, state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 `, q $end
$var wire 1 P, d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 !- state $end
$upscope $end
$upscope $end

$scope module R7 $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 I) en $end
$var wire 1 m# D [15] $end
$var wire 1 n# D [14] $end
$var wire 1 o# D [13] $end
$var wire 1 p# D [12] $end
$var wire 1 q# D [11] $end
$var wire 1 r# D [10] $end
$var wire 1 s# D [9] $end
$var wire 1 t# D [8] $end
$var wire 1 u# D [7] $end
$var wire 1 v# D [6] $end
$var wire 1 w# D [5] $end
$var wire 1 x# D [4] $end
$var wire 1 y# D [3] $end
$var wire 1 z# D [2] $end
$var wire 1 {# D [1] $end
$var wire 1 |# D [0] $end
$var wire 1 2) Q [15] $end
$var wire 1 3) Q [14] $end
$var wire 1 4) Q [13] $end
$var wire 1 5) Q [12] $end
$var wire 1 6) Q [11] $end
$var wire 1 7) Q [10] $end
$var wire 1 8) Q [9] $end
$var wire 1 9) Q [8] $end
$var wire 1 :) Q [7] $end
$var wire 1 ;) Q [6] $end
$var wire 1 <) Q [5] $end
$var wire 1 =) Q [4] $end
$var wire 1 >) Q [3] $end
$var wire 1 ?) Q [2] $end
$var wire 1 @) Q [1] $end
$var wire 1 A) Q [0] $end
$var wire 1 "- in [15] $end
$var wire 1 #- in [14] $end
$var wire 1 $- in [13] $end
$var wire 1 %- in [12] $end
$var wire 1 &- in [11] $end
$var wire 1 '- in [10] $end
$var wire 1 (- in [9] $end
$var wire 1 )- in [8] $end
$var wire 1 *- in [7] $end
$var wire 1 +- in [6] $end
$var wire 1 ,- in [5] $end
$var wire 1 -- in [4] $end
$var wire 1 .- in [3] $end
$var wire 1 /- in [2] $end
$var wire 1 0- in [1] $end
$var wire 1 1- in [0] $end
$var wire 1 2- out [15] $end
$var wire 1 3- out [14] $end
$var wire 1 4- out [13] $end
$var wire 1 5- out [12] $end
$var wire 1 6- out [11] $end
$var wire 1 7- out [10] $end
$var wire 1 8- out [9] $end
$var wire 1 9- out [8] $end
$var wire 1 :- out [7] $end
$var wire 1 ;- out [6] $end
$var wire 1 <- out [5] $end
$var wire 1 =- out [4] $end
$var wire 1 >- out [3] $end
$var wire 1 ?- out [2] $end
$var wire 1 @- out [1] $end
$var wire 1 A- out [0] $end

$scope module dff_0 $end
$var wire 1 A- q $end
$var wire 1 1- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 B- state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 @- q $end
$var wire 1 0- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 C- state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ?- q $end
$var wire 1 /- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 D- state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 >- q $end
$var wire 1 .- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 E- state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 =- q $end
$var wire 1 -- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 F- state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 <- q $end
$var wire 1 ,- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 G- state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 ;- q $end
$var wire 1 +- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 H- state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 :- q $end
$var wire 1 *- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 I- state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 9- q $end
$var wire 1 )- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 J- state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 8- q $end
$var wire 1 (- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 K- state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 7- q $end
$var wire 1 '- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 L- state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 6- q $end
$var wire 1 &- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 M- state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 5- q $end
$var wire 1 %- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 N- state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 4- q $end
$var wire 1 $- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 O- state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 3- q $end
$var wire 1 #- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 P- state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 2- q $end
$var wire 1 "- d $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 Q- state $end
$upscope $end
$upscope $end

$scope module decoder_write $end
$var wire 1 j' in [2] $end
$var wire 1 k' in [1] $end
$var wire 1 l' in [0] $end
$var wire 1 v' out [7] $end
$var wire 1 w' out [6] $end
$var wire 1 x' out [5] $end
$var wire 1 y' out [4] $end
$var wire 1 z' out [3] $end
$var wire 1 {' out [2] $end
$var wire 1 |' out [1] $end
$var wire 1 }' out [0] $end
$upscope $end

$scope module read1mux $end
$var wire 1 d' sel [2] $end
$var wire 1 e' sel [1] $end
$var wire 1 f' sel [0] $end
$var wire 1 ~' in0 [15] $end
$var wire 1 !( in0 [14] $end
$var wire 1 "( in0 [13] $end
$var wire 1 #( in0 [12] $end
$var wire 1 $( in0 [11] $end
$var wire 1 %( in0 [10] $end
$var wire 1 &( in0 [9] $end
$var wire 1 '( in0 [8] $end
$var wire 1 (( in0 [7] $end
$var wire 1 )( in0 [6] $end
$var wire 1 *( in0 [5] $end
$var wire 1 +( in0 [4] $end
$var wire 1 ,( in0 [3] $end
$var wire 1 -( in0 [2] $end
$var wire 1 .( in0 [1] $end
$var wire 1 /( in0 [0] $end
$var wire 1 0( in1 [15] $end
$var wire 1 1( in1 [14] $end
$var wire 1 2( in1 [13] $end
$var wire 1 3( in1 [12] $end
$var wire 1 4( in1 [11] $end
$var wire 1 5( in1 [10] $end
$var wire 1 6( in1 [9] $end
$var wire 1 7( in1 [8] $end
$var wire 1 8( in1 [7] $end
$var wire 1 9( in1 [6] $end
$var wire 1 :( in1 [5] $end
$var wire 1 ;( in1 [4] $end
$var wire 1 <( in1 [3] $end
$var wire 1 =( in1 [2] $end
$var wire 1 >( in1 [1] $end
$var wire 1 ?( in1 [0] $end
$var wire 1 @( in2 [15] $end
$var wire 1 A( in2 [14] $end
$var wire 1 B( in2 [13] $end
$var wire 1 C( in2 [12] $end
$var wire 1 D( in2 [11] $end
$var wire 1 E( in2 [10] $end
$var wire 1 F( in2 [9] $end
$var wire 1 G( in2 [8] $end
$var wire 1 H( in2 [7] $end
$var wire 1 I( in2 [6] $end
$var wire 1 J( in2 [5] $end
$var wire 1 K( in2 [4] $end
$var wire 1 L( in2 [3] $end
$var wire 1 M( in2 [2] $end
$var wire 1 N( in2 [1] $end
$var wire 1 O( in2 [0] $end
$var wire 1 P( in3 [15] $end
$var wire 1 Q( in3 [14] $end
$var wire 1 R( in3 [13] $end
$var wire 1 S( in3 [12] $end
$var wire 1 T( in3 [11] $end
$var wire 1 U( in3 [10] $end
$var wire 1 V( in3 [9] $end
$var wire 1 W( in3 [8] $end
$var wire 1 X( in3 [7] $end
$var wire 1 Y( in3 [6] $end
$var wire 1 Z( in3 [5] $end
$var wire 1 [( in3 [4] $end
$var wire 1 \( in3 [3] $end
$var wire 1 ]( in3 [2] $end
$var wire 1 ^( in3 [1] $end
$var wire 1 _( in3 [0] $end
$var wire 1 `( in4 [15] $end
$var wire 1 a( in4 [14] $end
$var wire 1 b( in4 [13] $end
$var wire 1 c( in4 [12] $end
$var wire 1 d( in4 [11] $end
$var wire 1 e( in4 [10] $end
$var wire 1 f( in4 [9] $end
$var wire 1 g( in4 [8] $end
$var wire 1 h( in4 [7] $end
$var wire 1 i( in4 [6] $end
$var wire 1 j( in4 [5] $end
$var wire 1 k( in4 [4] $end
$var wire 1 l( in4 [3] $end
$var wire 1 m( in4 [2] $end
$var wire 1 n( in4 [1] $end
$var wire 1 o( in4 [0] $end
$var wire 1 p( in5 [15] $end
$var wire 1 q( in5 [14] $end
$var wire 1 r( in5 [13] $end
$var wire 1 s( in5 [12] $end
$var wire 1 t( in5 [11] $end
$var wire 1 u( in5 [10] $end
$var wire 1 v( in5 [9] $end
$var wire 1 w( in5 [8] $end
$var wire 1 x( in5 [7] $end
$var wire 1 y( in5 [6] $end
$var wire 1 z( in5 [5] $end
$var wire 1 {( in5 [4] $end
$var wire 1 |( in5 [3] $end
$var wire 1 }( in5 [2] $end
$var wire 1 ~( in5 [1] $end
$var wire 1 !) in5 [0] $end
$var wire 1 ") in6 [15] $end
$var wire 1 #) in6 [14] $end
$var wire 1 $) in6 [13] $end
$var wire 1 %) in6 [12] $end
$var wire 1 &) in6 [11] $end
$var wire 1 ') in6 [10] $end
$var wire 1 () in6 [9] $end
$var wire 1 )) in6 [8] $end
$var wire 1 *) in6 [7] $end
$var wire 1 +) in6 [6] $end
$var wire 1 ,) in6 [5] $end
$var wire 1 -) in6 [4] $end
$var wire 1 .) in6 [3] $end
$var wire 1 /) in6 [2] $end
$var wire 1 0) in6 [1] $end
$var wire 1 1) in6 [0] $end
$var wire 1 2) in7 [15] $end
$var wire 1 3) in7 [14] $end
$var wire 1 4) in7 [13] $end
$var wire 1 5) in7 [12] $end
$var wire 1 6) in7 [11] $end
$var wire 1 7) in7 [10] $end
$var wire 1 8) in7 [9] $end
$var wire 1 9) in7 [8] $end
$var wire 1 :) in7 [7] $end
$var wire 1 ;) in7 [6] $end
$var wire 1 <) in7 [5] $end
$var wire 1 =) in7 [4] $end
$var wire 1 >) in7 [3] $end
$var wire 1 ?) in7 [2] $end
$var wire 1 @) in7 [1] $end
$var wire 1 A) in7 [0] $end
$var reg 16 R- out [15:0] $end
$upscope $end

$scope module read2mux $end
$var wire 1 g' sel [2] $end
$var wire 1 h' sel [1] $end
$var wire 1 i' sel [0] $end
$var wire 1 ~' in0 [15] $end
$var wire 1 !( in0 [14] $end
$var wire 1 "( in0 [13] $end
$var wire 1 #( in0 [12] $end
$var wire 1 $( in0 [11] $end
$var wire 1 %( in0 [10] $end
$var wire 1 &( in0 [9] $end
$var wire 1 '( in0 [8] $end
$var wire 1 (( in0 [7] $end
$var wire 1 )( in0 [6] $end
$var wire 1 *( in0 [5] $end
$var wire 1 +( in0 [4] $end
$var wire 1 ,( in0 [3] $end
$var wire 1 -( in0 [2] $end
$var wire 1 .( in0 [1] $end
$var wire 1 /( in0 [0] $end
$var wire 1 0( in1 [15] $end
$var wire 1 1( in1 [14] $end
$var wire 1 2( in1 [13] $end
$var wire 1 3( in1 [12] $end
$var wire 1 4( in1 [11] $end
$var wire 1 5( in1 [10] $end
$var wire 1 6( in1 [9] $end
$var wire 1 7( in1 [8] $end
$var wire 1 8( in1 [7] $end
$var wire 1 9( in1 [6] $end
$var wire 1 :( in1 [5] $end
$var wire 1 ;( in1 [4] $end
$var wire 1 <( in1 [3] $end
$var wire 1 =( in1 [2] $end
$var wire 1 >( in1 [1] $end
$var wire 1 ?( in1 [0] $end
$var wire 1 @( in2 [15] $end
$var wire 1 A( in2 [14] $end
$var wire 1 B( in2 [13] $end
$var wire 1 C( in2 [12] $end
$var wire 1 D( in2 [11] $end
$var wire 1 E( in2 [10] $end
$var wire 1 F( in2 [9] $end
$var wire 1 G( in2 [8] $end
$var wire 1 H( in2 [7] $end
$var wire 1 I( in2 [6] $end
$var wire 1 J( in2 [5] $end
$var wire 1 K( in2 [4] $end
$var wire 1 L( in2 [3] $end
$var wire 1 M( in2 [2] $end
$var wire 1 N( in2 [1] $end
$var wire 1 O( in2 [0] $end
$var wire 1 P( in3 [15] $end
$var wire 1 Q( in3 [14] $end
$var wire 1 R( in3 [13] $end
$var wire 1 S( in3 [12] $end
$var wire 1 T( in3 [11] $end
$var wire 1 U( in3 [10] $end
$var wire 1 V( in3 [9] $end
$var wire 1 W( in3 [8] $end
$var wire 1 X( in3 [7] $end
$var wire 1 Y( in3 [6] $end
$var wire 1 Z( in3 [5] $end
$var wire 1 [( in3 [4] $end
$var wire 1 \( in3 [3] $end
$var wire 1 ]( in3 [2] $end
$var wire 1 ^( in3 [1] $end
$var wire 1 _( in3 [0] $end
$var wire 1 `( in4 [15] $end
$var wire 1 a( in4 [14] $end
$var wire 1 b( in4 [13] $end
$var wire 1 c( in4 [12] $end
$var wire 1 d( in4 [11] $end
$var wire 1 e( in4 [10] $end
$var wire 1 f( in4 [9] $end
$var wire 1 g( in4 [8] $end
$var wire 1 h( in4 [7] $end
$var wire 1 i( in4 [6] $end
$var wire 1 j( in4 [5] $end
$var wire 1 k( in4 [4] $end
$var wire 1 l( in4 [3] $end
$var wire 1 m( in4 [2] $end
$var wire 1 n( in4 [1] $end
$var wire 1 o( in4 [0] $end
$var wire 1 p( in5 [15] $end
$var wire 1 q( in5 [14] $end
$var wire 1 r( in5 [13] $end
$var wire 1 s( in5 [12] $end
$var wire 1 t( in5 [11] $end
$var wire 1 u( in5 [10] $end
$var wire 1 v( in5 [9] $end
$var wire 1 w( in5 [8] $end
$var wire 1 x( in5 [7] $end
$var wire 1 y( in5 [6] $end
$var wire 1 z( in5 [5] $end
$var wire 1 {( in5 [4] $end
$var wire 1 |( in5 [3] $end
$var wire 1 }( in5 [2] $end
$var wire 1 ~( in5 [1] $end
$var wire 1 !) in5 [0] $end
$var wire 1 ") in6 [15] $end
$var wire 1 #) in6 [14] $end
$var wire 1 $) in6 [13] $end
$var wire 1 %) in6 [12] $end
$var wire 1 &) in6 [11] $end
$var wire 1 ') in6 [10] $end
$var wire 1 () in6 [9] $end
$var wire 1 )) in6 [8] $end
$var wire 1 *) in6 [7] $end
$var wire 1 +) in6 [6] $end
$var wire 1 ,) in6 [5] $end
$var wire 1 -) in6 [4] $end
$var wire 1 .) in6 [3] $end
$var wire 1 /) in6 [2] $end
$var wire 1 0) in6 [1] $end
$var wire 1 1) in6 [0] $end
$var wire 1 2) in7 [15] $end
$var wire 1 3) in7 [14] $end
$var wire 1 4) in7 [13] $end
$var wire 1 5) in7 [12] $end
$var wire 1 6) in7 [11] $end
$var wire 1 7) in7 [10] $end
$var wire 1 8) in7 [9] $end
$var wire 1 9) in7 [8] $end
$var wire 1 :) in7 [7] $end
$var wire 1 ;) in7 [6] $end
$var wire 1 <) in7 [5] $end
$var wire 1 =) in7 [4] $end
$var wire 1 >) in7 [3] $end
$var wire 1 ?) in7 [2] $end
$var wire 1 @) in7 [1] $end
$var wire 1 A) in7 [0] $end
$var reg 16 S- out [15:0] $end
$upscope $end
$upscope $end

$scope module extension $end
$var wire 1 i! instr [15] $end
$var wire 1 j! instr [14] $end
$var wire 1 k! instr [13] $end
$var wire 1 l! instr [12] $end
$var wire 1 m! instr [11] $end
$var wire 1 n! instr [10] $end
$var wire 1 o! instr [9] $end
$var wire 1 p! instr [8] $end
$var wire 1 q! instr [7] $end
$var wire 1 r! instr [6] $end
$var wire 1 s! instr [5] $end
$var wire 1 t! instr [4] $end
$var wire 1 u! instr [3] $end
$var wire 1 v! instr [2] $end
$var wire 1 w! instr [1] $end
$var wire 1 x! instr [0] $end
$var wire 1 A! immCTL $end
$var wire 1 B! extCTL $end
$var wire 1 :! jumpCTL $end
$var wire 1 +" extVal [15] $end
$var wire 1 ," extVal [14] $end
$var wire 1 -" extVal [13] $end
$var wire 1 ." extVal [12] $end
$var wire 1 /" extVal [11] $end
$var wire 1 0" extVal [10] $end
$var wire 1 1" extVal [9] $end
$var wire 1 2" extVal [8] $end
$var wire 1 3" extVal [7] $end
$var wire 1 4" extVal [6] $end
$var wire 1 5" extVal [5] $end
$var wire 1 6" extVal [4] $end
$var wire 1 7" extVal [3] $end
$var wire 1 8" extVal [2] $end
$var wire 1 9" extVal [1] $end
$var wire 1 :" extVal [0] $end
$var wire 1 T- jumpimm [15] $end
$var wire 1 U- jumpimm [14] $end
$var wire 1 V- jumpimm [13] $end
$var wire 1 W- jumpimm [12] $end
$var wire 1 X- jumpimm [11] $end
$var wire 1 Y- jumpimm [10] $end
$var wire 1 Z- jumpimm [9] $end
$var wire 1 [- jumpimm [8] $end
$var wire 1 \- jumpimm [7] $end
$var wire 1 ]- jumpimm [6] $end
$var wire 1 ^- jumpimm [5] $end
$var wire 1 _- jumpimm [4] $end
$var wire 1 `- jumpimm [3] $end
$var wire 1 a- jumpimm [2] $end
$var wire 1 b- jumpimm [1] $end
$var wire 1 c- jumpimm [0] $end
$var wire 1 d- sign5to16 [15] $end
$var wire 1 e- sign5to16 [14] $end
$var wire 1 f- sign5to16 [13] $end
$var wire 1 g- sign5to16 [12] $end
$var wire 1 h- sign5to16 [11] $end
$var wire 1 i- sign5to16 [10] $end
$var wire 1 j- sign5to16 [9] $end
$var wire 1 k- sign5to16 [8] $end
$var wire 1 l- sign5to16 [7] $end
$var wire 1 m- sign5to16 [6] $end
$var wire 1 n- sign5to16 [5] $end
$var wire 1 o- sign5to16 [4] $end
$var wire 1 p- sign5to16 [3] $end
$var wire 1 q- sign5to16 [2] $end
$var wire 1 r- sign5to16 [1] $end
$var wire 1 s- sign5to16 [0] $end
$var wire 1 t- zero5to16 [15] $end
$var wire 1 u- zero5to16 [14] $end
$var wire 1 v- zero5to16 [13] $end
$var wire 1 w- zero5to16 [12] $end
$var wire 1 x- zero5to16 [11] $end
$var wire 1 y- zero5to16 [10] $end
$var wire 1 z- zero5to16 [9] $end
$var wire 1 {- zero5to16 [8] $end
$var wire 1 |- zero5to16 [7] $end
$var wire 1 }- zero5to16 [6] $end
$var wire 1 ~- zero5to16 [5] $end
$var wire 1 !. zero5to16 [4] $end
$var wire 1 ". zero5to16 [3] $end
$var wire 1 #. zero5to16 [2] $end
$var wire 1 $. zero5to16 [1] $end
$var wire 1 %. zero5to16 [0] $end
$var wire 1 &. sign8to16 [15] $end
$var wire 1 '. sign8to16 [14] $end
$var wire 1 (. sign8to16 [13] $end
$var wire 1 ). sign8to16 [12] $end
$var wire 1 *. sign8to16 [11] $end
$var wire 1 +. sign8to16 [10] $end
$var wire 1 ,. sign8to16 [9] $end
$var wire 1 -. sign8to16 [8] $end
$var wire 1 .. sign8to16 [7] $end
$var wire 1 /. sign8to16 [6] $end
$var wire 1 0. sign8to16 [5] $end
$var wire 1 1. sign8to16 [4] $end
$var wire 1 2. sign8to16 [3] $end
$var wire 1 3. sign8to16 [2] $end
$var wire 1 4. sign8to16 [1] $end
$var wire 1 5. sign8to16 [0] $end
$var wire 1 6. zero8to16 [15] $end
$var wire 1 7. zero8to16 [14] $end
$var wire 1 8. zero8to16 [13] $end
$var wire 1 9. zero8to16 [12] $end
$var wire 1 :. zero8to16 [11] $end
$var wire 1 ;. zero8to16 [10] $end
$var wire 1 <. zero8to16 [9] $end
$var wire 1 =. zero8to16 [8] $end
$var wire 1 >. zero8to16 [7] $end
$var wire 1 ?. zero8to16 [6] $end
$var wire 1 @. zero8to16 [5] $end
$var wire 1 A. zero8to16 [4] $end
$var wire 1 B. zero8to16 [3] $end
$var wire 1 C. zero8to16 [2] $end
$var wire 1 D. zero8to16 [1] $end
$var wire 1 E. zero8to16 [0] $end
$var wire 1 F. sign11to16 [15] $end
$var wire 1 G. sign11to16 [14] $end
$var wire 1 H. sign11to16 [13] $end
$var wire 1 I. sign11to16 [12] $end
$var wire 1 J. sign11to16 [11] $end
$var wire 1 K. sign11to16 [10] $end
$var wire 1 L. sign11to16 [9] $end
$var wire 1 M. sign11to16 [8] $end
$var wire 1 N. sign11to16 [7] $end
$var wire 1 O. sign11to16 [6] $end
$var wire 1 P. sign11to16 [5] $end
$var wire 1 Q. sign11to16 [4] $end
$var wire 1 R. sign11to16 [3] $end
$var wire 1 S. sign11to16 [2] $end
$var wire 1 T. sign11to16 [1] $end
$var wire 1 U. sign11to16 [0] $end

$scope module mux4_16_1 $end
$var wire 1 A! sel [1] $end
$var wire 1 B! sel [0] $end
$var wire 1 T- in0 [15] $end
$var wire 1 U- in0 [14] $end
$var wire 1 V- in0 [13] $end
$var wire 1 W- in0 [12] $end
$var wire 1 X- in0 [11] $end
$var wire 1 Y- in0 [10] $end
$var wire 1 Z- in0 [9] $end
$var wire 1 [- in0 [8] $end
$var wire 1 \- in0 [7] $end
$var wire 1 ]- in0 [6] $end
$var wire 1 ^- in0 [5] $end
$var wire 1 _- in0 [4] $end
$var wire 1 `- in0 [3] $end
$var wire 1 a- in0 [2] $end
$var wire 1 b- in0 [1] $end
$var wire 1 c- in0 [0] $end
$var wire 1 d- in1 [15] $end
$var wire 1 e- in1 [14] $end
$var wire 1 f- in1 [13] $end
$var wire 1 g- in1 [12] $end
$var wire 1 h- in1 [11] $end
$var wire 1 i- in1 [10] $end
$var wire 1 j- in1 [9] $end
$var wire 1 k- in1 [8] $end
$var wire 1 l- in1 [7] $end
$var wire 1 m- in1 [6] $end
$var wire 1 n- in1 [5] $end
$var wire 1 o- in1 [4] $end
$var wire 1 p- in1 [3] $end
$var wire 1 q- in1 [2] $end
$var wire 1 r- in1 [1] $end
$var wire 1 s- in1 [0] $end
$var wire 1 6. in2 [15] $end
$var wire 1 7. in2 [14] $end
$var wire 1 8. in2 [13] $end
$var wire 1 9. in2 [12] $end
$var wire 1 :. in2 [11] $end
$var wire 1 ;. in2 [10] $end
$var wire 1 <. in2 [9] $end
$var wire 1 =. in2 [8] $end
$var wire 1 >. in2 [7] $end
$var wire 1 ?. in2 [6] $end
$var wire 1 @. in2 [5] $end
$var wire 1 A. in2 [4] $end
$var wire 1 B. in2 [3] $end
$var wire 1 C. in2 [2] $end
$var wire 1 D. in2 [1] $end
$var wire 1 E. in2 [0] $end
$var wire 1 &. in3 [15] $end
$var wire 1 '. in3 [14] $end
$var wire 1 (. in3 [13] $end
$var wire 1 ). in3 [12] $end
$var wire 1 *. in3 [11] $end
$var wire 1 +. in3 [10] $end
$var wire 1 ,. in3 [9] $end
$var wire 1 -. in3 [8] $end
$var wire 1 .. in3 [7] $end
$var wire 1 /. in3 [6] $end
$var wire 1 0. in3 [5] $end
$var wire 1 1. in3 [4] $end
$var wire 1 2. in3 [3] $end
$var wire 1 3. in3 [2] $end
$var wire 1 4. in3 [1] $end
$var wire 1 5. in3 [0] $end
$var reg 16 V. out [15:0] $end
$upscope $end
$upscope $end
$upscope $end

$scope module executeStage $end
$var wire 1 H! sl $end
$var wire 1 I! sco $end
$var wire 1 J! seq $end
$var wire 1 D! slbi $end
$var wire 1 =! invA $end
$var wire 1 >! invB $end
$var wire 1 5! aluSrc $end
$var wire 1 E! immPres $end
$var wire 1 4! btr $end
$var wire 1 :! jumpCtl $end
$var wire 1 ;! jrCtl $end
$var wire 1 9! branchCtl $end
$var wire 1 =# regData1 [15] $end
$var wire 1 ># regData1 [14] $end
$var wire 1 ?# regData1 [13] $end
$var wire 1 @# regData1 [12] $end
$var wire 1 A# regData1 [11] $end
$var wire 1 B# regData1 [10] $end
$var wire 1 C# regData1 [9] $end
$var wire 1 D# regData1 [8] $end
$var wire 1 E# regData1 [7] $end
$var wire 1 F# regData1 [6] $end
$var wire 1 G# regData1 [5] $end
$var wire 1 H# regData1 [4] $end
$var wire 1 I# regData1 [3] $end
$var wire 1 J# regData1 [2] $end
$var wire 1 K# regData1 [1] $end
$var wire 1 L# regData1 [0] $end
$var wire 1 M# regData2 [15] $end
$var wire 1 N# regData2 [14] $end
$var wire 1 O# regData2 [13] $end
$var wire 1 P# regData2 [12] $end
$var wire 1 Q# regData2 [11] $end
$var wire 1 R# regData2 [10] $end
$var wire 1 S# regData2 [9] $end
$var wire 1 T# regData2 [8] $end
$var wire 1 U# regData2 [7] $end
$var wire 1 V# regData2 [6] $end
$var wire 1 W# regData2 [5] $end
$var wire 1 X# regData2 [4] $end
$var wire 1 Y# regData2 [3] $end
$var wire 1 Z# regData2 [2] $end
$var wire 1 [# regData2 [1] $end
$var wire 1 \# regData2 [0] $end
$var wire 1 +" immVal [15] $end
$var wire 1 ," immVal [14] $end
$var wire 1 -" immVal [13] $end
$var wire 1 ." immVal [12] $end
$var wire 1 /" immVal [11] $end
$var wire 1 0" immVal [10] $end
$var wire 1 1" immVal [9] $end
$var wire 1 2" immVal [8] $end
$var wire 1 3" immVal [7] $end
$var wire 1 4" immVal [6] $end
$var wire 1 5" immVal [5] $end
$var wire 1 6" immVal [4] $end
$var wire 1 7" immVal [3] $end
$var wire 1 8" immVal [2] $end
$var wire 1 9" immVal [1] $end
$var wire 1 :" immVal [0] $end
$var wire 1 i! instr [15] $end
$var wire 1 j! instr [14] $end
$var wire 1 k! instr [13] $end
$var wire 1 l! instr [12] $end
$var wire 1 m! instr [11] $end
$var wire 1 n! instr [10] $end
$var wire 1 o! instr [9] $end
$var wire 1 p! instr [8] $end
$var wire 1 q! instr [7] $end
$var wire 1 r! instr [6] $end
$var wire 1 s! instr [5] $end
$var wire 1 t! instr [4] $end
$var wire 1 u! instr [3] $end
$var wire 1 v! instr [2] $end
$var wire 1 w! instr [1] $end
$var wire 1 x! instr [0] $end
$var wire 1 /$ inc_pc [15] $end
$var wire 1 0$ inc_pc [14] $end
$var wire 1 1$ inc_pc [13] $end
$var wire 1 2$ inc_pc [12] $end
$var wire 1 3$ inc_pc [11] $end
$var wire 1 4$ inc_pc [10] $end
$var wire 1 5$ inc_pc [9] $end
$var wire 1 6$ inc_pc [8] $end
$var wire 1 7$ inc_pc [7] $end
$var wire 1 8$ inc_pc [6] $end
$var wire 1 9$ inc_pc [5] $end
$var wire 1 :$ inc_pc [4] $end
$var wire 1 ;$ inc_pc [3] $end
$var wire 1 <$ inc_pc [2] $end
$var wire 1 =$ inc_pc [1] $end
$var wire 1 >$ inc_pc [0] $end
$var wire 1 W. jb_pc [15] $end
$var wire 1 X. jb_pc [14] $end
$var wire 1 Y. jb_pc [13] $end
$var wire 1 Z. jb_pc [12] $end
$var wire 1 [. jb_pc [11] $end
$var wire 1 \. jb_pc [10] $end
$var wire 1 ]. jb_pc [9] $end
$var wire 1 ^. jb_pc [8] $end
$var wire 1 _. jb_pc [7] $end
$var wire 1 `. jb_pc [6] $end
$var wire 1 a. jb_pc [5] $end
$var wire 1 b. jb_pc [4] $end
$var wire 1 c. jb_pc [3] $end
$var wire 1 d. jb_pc [2] $end
$var wire 1 e. jb_pc [1] $end
$var wire 1 f. jb_pc [0] $end
$var wire 1 g. InA [15] $end
$var wire 1 h. InA [14] $end
$var wire 1 i. InA [13] $end
$var wire 1 j. InA [12] $end
$var wire 1 k. InA [11] $end
$var wire 1 l. InA [10] $end
$var wire 1 m. InA [9] $end
$var wire 1 n. InA [8] $end
$var wire 1 o. InA [7] $end
$var wire 1 p. InA [6] $end
$var wire 1 q. InA [5] $end
$var wire 1 r. InA [4] $end
$var wire 1 s. InA [3] $end
$var wire 1 t. InA [2] $end
$var wire 1 u. InA [1] $end
$var wire 1 v. InA [0] $end
$var wire 1 w. InB [15] $end
$var wire 1 x. InB [14] $end
$var wire 1 y. InB [13] $end
$var wire 1 z. InB [12] $end
$var wire 1 {. InB [11] $end
$var wire 1 |. InB [10] $end
$var wire 1 }. InB [9] $end
$var wire 1 ~. InB [8] $end
$var wire 1 !/ InB [7] $end
$var wire 1 "/ InB [6] $end
$var wire 1 #/ InB [5] $end
$var wire 1 $/ InB [4] $end
$var wire 1 %/ InB [3] $end
$var wire 1 &/ InB [2] $end
$var wire 1 '/ InB [1] $end
$var wire 1 (/ InB [0] $end
$var wire 1 )/ immValShifted [15] $end
$var wire 1 */ immValShifted [14] $end
$var wire 1 +/ immValShifted [13] $end
$var wire 1 ,/ immValShifted [12] $end
$var wire 1 -/ immValShifted [11] $end
$var wire 1 ./ immValShifted [10] $end
$var wire 1 // immValShifted [9] $end
$var wire 1 0/ immValShifted [8] $end
$var wire 1 1/ immValShifted [7] $end
$var wire 1 2/ immValShifted [6] $end
$var wire 1 3/ immValShifted [5] $end
$var wire 1 4/ immValShifted [4] $end
$var wire 1 5/ immValShifted [3] $end
$var wire 1 6/ immValShifted [2] $end
$var wire 1 7/ immValShifted [1] $end
$var wire 1 8/ immValShifted [0] $end
$var wire 1 9/ jumpValSigned [15] $end
$var wire 1 :/ jumpValSigned [14] $end
$var wire 1 ;/ jumpValSigned [13] $end
$var wire 1 </ jumpValSigned [12] $end
$var wire 1 =/ jumpValSigned [11] $end
$var wire 1 >/ jumpValSigned [10] $end
$var wire 1 ?/ jumpValSigned [9] $end
$var wire 1 @/ jumpValSigned [8] $end
$var wire 1 A/ jumpValSigned [7] $end
$var wire 1 B/ jumpValSigned [6] $end
$var wire 1 C/ jumpValSigned [5] $end
$var wire 1 D/ jumpValSigned [4] $end
$var wire 1 E/ jumpValSigned [3] $end
$var wire 1 F/ jumpValSigned [2] $end
$var wire 1 G/ jumpValSigned [1] $end
$var wire 1 H/ jumpValSigned [0] $end
$var wire 1 I/ branchValSigned [15] $end
$var wire 1 J/ branchValSigned [14] $end
$var wire 1 K/ branchValSigned [13] $end
$var wire 1 L/ branchValSigned [12] $end
$var wire 1 M/ branchValSigned [11] $end
$var wire 1 N/ branchValSigned [10] $end
$var wire 1 O/ branchValSigned [9] $end
$var wire 1 P/ branchValSigned [8] $end
$var wire 1 Q/ branchValSigned [7] $end
$var wire 1 R/ branchValSigned [6] $end
$var wire 1 S/ branchValSigned [5] $end
$var wire 1 T/ branchValSigned [4] $end
$var wire 1 U/ branchValSigned [3] $end
$var wire 1 V/ branchValSigned [2] $end
$var wire 1 W/ branchValSigned [1] $end
$var wire 1 X/ branchValSigned [0] $end
$var wire 1 Y/ pc_or_rs [15] $end
$var wire 1 Z/ pc_or_rs [14] $end
$var wire 1 [/ pc_or_rs [13] $end
$var wire 1 \/ pc_or_rs [12] $end
$var wire 1 ]/ pc_or_rs [11] $end
$var wire 1 ^/ pc_or_rs [10] $end
$var wire 1 _/ pc_or_rs [9] $end
$var wire 1 `/ pc_or_rs [8] $end
$var wire 1 a/ pc_or_rs [7] $end
$var wire 1 b/ pc_or_rs [6] $end
$var wire 1 c/ pc_or_rs [5] $end
$var wire 1 d/ pc_or_rs [4] $end
$var wire 1 e/ pc_or_rs [3] $end
$var wire 1 f/ pc_or_rs [2] $end
$var wire 1 g/ pc_or_rs [1] $end
$var wire 1 h/ pc_or_rs [0] $end
$var wire 1 i/ aluOut [15] $end
$var wire 1 j/ aluOut [14] $end
$var wire 1 k/ aluOut [13] $end
$var wire 1 l/ aluOut [12] $end
$var wire 1 m/ aluOut [11] $end
$var wire 1 n/ aluOut [10] $end
$var wire 1 o/ aluOut [9] $end
$var wire 1 p/ aluOut [8] $end
$var wire 1 q/ aluOut [7] $end
$var wire 1 r/ aluOut [6] $end
$var wire 1 s/ aluOut [5] $end
$var wire 1 t/ aluOut [4] $end
$var wire 1 u/ aluOut [3] $end
$var wire 1 v/ aluOut [2] $end
$var wire 1 w/ aluOut [1] $end
$var wire 1 x/ aluOut [0] $end
$var wire 1 y/ opCode [2] $end
$var wire 1 z/ opCode [1] $end
$var wire 1 {/ opCode [0] $end
$var wire 1 |/ sign $end
$var wire 1 }/ setOutput $end
$var wire 1 ~/ cout $end
$var wire 1 [" Out [15] $end
$var wire 1 \" Out [14] $end
$var wire 1 ]" Out [13] $end
$var wire 1 ^" Out [12] $end
$var wire 1 _" Out [11] $end
$var wire 1 `" Out [10] $end
$var wire 1 a" Out [9] $end
$var wire 1 b" Out [8] $end
$var wire 1 c" Out [7] $end
$var wire 1 d" Out [6] $end
$var wire 1 e" Out [5] $end
$var wire 1 f" Out [4] $end
$var wire 1 g" Out [3] $end
$var wire 1 h" Out [2] $end
$var wire 1 i" Out [1] $end
$var wire 1 j" Out [0] $end
$var wire 1 y! new_pc [15] $end
$var wire 1 z! new_pc [14] $end
$var wire 1 {! new_pc [13] $end
$var wire 1 |! new_pc [12] $end
$var wire 1 }! new_pc [11] $end
$var wire 1 ~! new_pc [10] $end
$var wire 1 !" new_pc [9] $end
$var wire 1 "" new_pc [8] $end
$var wire 1 #" new_pc [7] $end
$var wire 1 $" new_pc [6] $end
$var wire 1 %" new_pc [5] $end
$var wire 1 &" new_pc [4] $end
$var wire 1 '" new_pc [3] $end
$var wire 1 (" new_pc [2] $end
$var wire 1 )" new_pc [1] $end
$var wire 1 *" new_pc [0] $end
$var wire 1 @$ Zero $end
$var wire 1 A$ Ofl $end

$scope module executeALU $end
$var parameter 32 !0 N $end
$var parameter 32 "0 O $end
$var wire 1 g. InA [15] $end
$var wire 1 h. InA [14] $end
$var wire 1 i. InA [13] $end
$var wire 1 j. InA [12] $end
$var wire 1 k. InA [11] $end
$var wire 1 l. InA [10] $end
$var wire 1 m. InA [9] $end
$var wire 1 n. InA [8] $end
$var wire 1 o. InA [7] $end
$var wire 1 p. InA [6] $end
$var wire 1 q. InA [5] $end
$var wire 1 r. InA [4] $end
$var wire 1 s. InA [3] $end
$var wire 1 t. InA [2] $end
$var wire 1 u. InA [1] $end
$var wire 1 v. InA [0] $end
$var wire 1 w. InB [15] $end
$var wire 1 x. InB [14] $end
$var wire 1 y. InB [13] $end
$var wire 1 z. InB [12] $end
$var wire 1 {. InB [11] $end
$var wire 1 |. InB [10] $end
$var wire 1 }. InB [9] $end
$var wire 1 ~. InB [8] $end
$var wire 1 !/ InB [7] $end
$var wire 1 "/ InB [6] $end
$var wire 1 #/ InB [5] $end
$var wire 1 $/ InB [4] $end
$var wire 1 %/ InB [3] $end
$var wire 1 &/ InB [2] $end
$var wire 1 '/ InB [1] $end
$var wire 1 (/ InB [0] $end
$var wire 1 #0 Cin $end
$var wire 1 y/ Op [2] $end
$var wire 1 z/ Op [1] $end
$var wire 1 {/ Op [0] $end
$var wire 1 =! invA $end
$var wire 1 >! invB $end
$var wire 1 |/ sign $end
$var wire 1 D! slbi $end
$var wire 1 i/ Out [15] $end
$var wire 1 j/ Out [14] $end
$var wire 1 k/ Out [13] $end
$var wire 1 l/ Out [12] $end
$var wire 1 m/ Out [11] $end
$var wire 1 n/ Out [10] $end
$var wire 1 o/ Out [9] $end
$var wire 1 p/ Out [8] $end
$var wire 1 q/ Out [7] $end
$var wire 1 r/ Out [6] $end
$var wire 1 s/ Out [5] $end
$var wire 1 t/ Out [4] $end
$var wire 1 u/ Out [3] $end
$var wire 1 v/ Out [2] $end
$var wire 1 w/ Out [1] $end
$var wire 1 x/ Out [0] $end
$var wire 1 A$ Ofl $end
$var wire 1 @$ Zero $end
$var wire 1 ~/ cout $end
$var wire 1 $0 shifter_out [15] $end
$var wire 1 %0 shifter_out [14] $end
$var wire 1 &0 shifter_out [13] $end
$var wire 1 '0 shifter_out [12] $end
$var wire 1 (0 shifter_out [11] $end
$var wire 1 )0 shifter_out [10] $end
$var wire 1 *0 shifter_out [9] $end
$var wire 1 +0 shifter_out [8] $end
$var wire 1 ,0 shifter_out [7] $end
$var wire 1 -0 shifter_out [6] $end
$var wire 1 .0 shifter_out [5] $end
$var wire 1 /0 shifter_out [4] $end
$var wire 1 00 shifter_out [3] $end
$var wire 1 10 shifter_out [2] $end
$var wire 1 20 shifter_out [1] $end
$var wire 1 30 shifter_out [0] $end
$var wire 1 40 ror_check [15] $end
$var wire 1 50 ror_check [14] $end
$var wire 1 60 ror_check [13] $end
$var wire 1 70 ror_check [12] $end
$var wire 1 80 ror_check [11] $end
$var wire 1 90 ror_check [10] $end
$var wire 1 :0 ror_check [9] $end
$var wire 1 ;0 ror_check [8] $end
$var wire 1 <0 ror_check [7] $end
$var wire 1 =0 ror_check [6] $end
$var wire 1 >0 ror_check [5] $end
$var wire 1 ?0 ror_check [4] $end
$var wire 1 @0 ror_check [3] $end
$var wire 1 A0 ror_check [2] $end
$var wire 1 B0 ror_check [1] $end
$var wire 1 C0 ror_check [0] $end
$var wire 1 D0 AND_RESULT [15] $end
$var wire 1 E0 AND_RESULT [14] $end
$var wire 1 F0 AND_RESULT [13] $end
$var wire 1 G0 AND_RESULT [12] $end
$var wire 1 H0 AND_RESULT [11] $end
$var wire 1 I0 AND_RESULT [10] $end
$var wire 1 J0 AND_RESULT [9] $end
$var wire 1 K0 AND_RESULT [8] $end
$var wire 1 L0 AND_RESULT [7] $end
$var wire 1 M0 AND_RESULT [6] $end
$var wire 1 N0 AND_RESULT [5] $end
$var wire 1 O0 AND_RESULT [4] $end
$var wire 1 P0 AND_RESULT [3] $end
$var wire 1 Q0 AND_RESULT [2] $end
$var wire 1 R0 AND_RESULT [1] $end
$var wire 1 S0 AND_RESULT [0] $end
$var wire 1 T0 OR_RESULT [15] $end
$var wire 1 U0 OR_RESULT [14] $end
$var wire 1 V0 OR_RESULT [13] $end
$var wire 1 W0 OR_RESULT [12] $end
$var wire 1 X0 OR_RESULT [11] $end
$var wire 1 Y0 OR_RESULT [10] $end
$var wire 1 Z0 OR_RESULT [9] $end
$var wire 1 [0 OR_RESULT [8] $end
$var wire 1 \0 OR_RESULT [7] $end
$var wire 1 ]0 OR_RESULT [6] $end
$var wire 1 ^0 OR_RESULT [5] $end
$var wire 1 _0 OR_RESULT [4] $end
$var wire 1 `0 OR_RESULT [3] $end
$var wire 1 a0 OR_RESULT [2] $end
$var wire 1 b0 OR_RESULT [1] $end
$var wire 1 c0 OR_RESULT [0] $end
$var wire 1 d0 XOR_RESULT [15] $end
$var wire 1 e0 XOR_RESULT [14] $end
$var wire 1 f0 XOR_RESULT [13] $end
$var wire 1 g0 XOR_RESULT [12] $end
$var wire 1 h0 XOR_RESULT [11] $end
$var wire 1 i0 XOR_RESULT [10] $end
$var wire 1 j0 XOR_RESULT [9] $end
$var wire 1 k0 XOR_RESULT [8] $end
$var wire 1 l0 XOR_RESULT [7] $end
$var wire 1 m0 XOR_RESULT [6] $end
$var wire 1 n0 XOR_RESULT [5] $end
$var wire 1 o0 XOR_RESULT [4] $end
$var wire 1 p0 XOR_RESULT [3] $end
$var wire 1 q0 XOR_RESULT [2] $end
$var wire 1 r0 XOR_RESULT [1] $end
$var wire 1 s0 XOR_RESULT [0] $end
$var wire 1 t0 ADD_RESULT [15] $end
$var wire 1 u0 ADD_RESULT [14] $end
$var wire 1 v0 ADD_RESULT [13] $end
$var wire 1 w0 ADD_RESULT [12] $end
$var wire 1 x0 ADD_RESULT [11] $end
$var wire 1 y0 ADD_RESULT [10] $end
$var wire 1 z0 ADD_RESULT [9] $end
$var wire 1 {0 ADD_RESULT [8] $end
$var wire 1 |0 ADD_RESULT [7] $end
$var wire 1 }0 ADD_RESULT [6] $end
$var wire 1 ~0 ADD_RESULT [5] $end
$var wire 1 !1 ADD_RESULT [4] $end
$var wire 1 "1 ADD_RESULT [3] $end
$var wire 1 #1 ADD_RESULT [2] $end
$var wire 1 $1 ADD_RESULT [1] $end
$var wire 1 %1 ADD_RESULT [0] $end
$var wire 1 &1 LOGIC_RESULT [15] $end
$var wire 1 '1 LOGIC_RESULT [14] $end
$var wire 1 (1 LOGIC_RESULT [13] $end
$var wire 1 )1 LOGIC_RESULT [12] $end
$var wire 1 *1 LOGIC_RESULT [11] $end
$var wire 1 +1 LOGIC_RESULT [10] $end
$var wire 1 ,1 LOGIC_RESULT [9] $end
$var wire 1 -1 LOGIC_RESULT [8] $end
$var wire 1 .1 LOGIC_RESULT [7] $end
$var wire 1 /1 LOGIC_RESULT [6] $end
$var wire 1 01 LOGIC_RESULT [5] $end
$var wire 1 11 LOGIC_RESULT [4] $end
$var wire 1 21 LOGIC_RESULT [3] $end
$var wire 1 31 LOGIC_RESULT [2] $end
$var wire 1 41 LOGIC_RESULT [1] $end
$var wire 1 51 LOGIC_RESULT [0] $end
$var wire 1 61 SUB_RESULT [15] $end
$var wire 1 71 SUB_RESULT [14] $end
$var wire 1 81 SUB_RESULT [13] $end
$var wire 1 91 SUB_RESULT [12] $end
$var wire 1 :1 SUB_RESULT [11] $end
$var wire 1 ;1 SUB_RESULT [10] $end
$var wire 1 <1 SUB_RESULT [9] $end
$var wire 1 =1 SUB_RESULT [8] $end
$var wire 1 >1 SUB_RESULT [7] $end
$var wire 1 ?1 SUB_RESULT [6] $end
$var wire 1 @1 SUB_RESULT [5] $end
$var wire 1 A1 SUB_RESULT [4] $end
$var wire 1 B1 SUB_RESULT [3] $end
$var wire 1 C1 SUB_RESULT [2] $end
$var wire 1 D1 SUB_RESULT [1] $end
$var wire 1 E1 SUB_RESULT [0] $end
$var wire 1 F1 A [15] $end
$var wire 1 G1 A [14] $end
$var wire 1 H1 A [13] $end
$var wire 1 I1 A [12] $end
$var wire 1 J1 A [11] $end
$var wire 1 K1 A [10] $end
$var wire 1 L1 A [9] $end
$var wire 1 M1 A [8] $end
$var wire 1 N1 A [7] $end
$var wire 1 O1 A [6] $end
$var wire 1 P1 A [5] $end
$var wire 1 Q1 A [4] $end
$var wire 1 R1 A [3] $end
$var wire 1 S1 A [2] $end
$var wire 1 T1 A [1] $end
$var wire 1 U1 A [0] $end
$var wire 1 V1 B [15] $end
$var wire 1 W1 B [14] $end
$var wire 1 X1 B [13] $end
$var wire 1 Y1 B [12] $end
$var wire 1 Z1 B [11] $end
$var wire 1 [1 B [10] $end
$var wire 1 \1 B [9] $end
$var wire 1 ]1 B [8] $end
$var wire 1 ^1 B [7] $end
$var wire 1 _1 B [6] $end
$var wire 1 `1 B [5] $end
$var wire 1 a1 B [4] $end
$var wire 1 b1 B [3] $end
$var wire 1 c1 B [2] $end
$var wire 1 d1 B [1] $end
$var wire 1 e1 B [0] $end
$var wire 1 f1 Overflow $end

$scope function rotate $end
$var reg 16 g1 rotate [15:0] $end
$var reg 16 h1 data [15:0] $end
$var reg 4 i1 shift [3:0] $end
$var reg 32 j1 tmp [31:0] $end
$upscope $end

$scope module shift $end
$var parameter 32 k1 N $end
$var parameter 32 l1 C $end
$var parameter 32 m1 O $end
$var wire 1 F1 In [15] $end
$var wire 1 G1 In [14] $end
$var wire 1 H1 In [13] $end
$var wire 1 I1 In [12] $end
$var wire 1 J1 In [11] $end
$var wire 1 K1 In [10] $end
$var wire 1 L1 In [9] $end
$var wire 1 M1 In [8] $end
$var wire 1 N1 In [7] $end
$var wire 1 O1 In [6] $end
$var wire 1 P1 In [5] $end
$var wire 1 Q1 In [4] $end
$var wire 1 R1 In [3] $end
$var wire 1 S1 In [2] $end
$var wire 1 T1 In [1] $end
$var wire 1 U1 In [0] $end
$var wire 1 b1 Cnt [3] $end
$var wire 1 c1 Cnt [2] $end
$var wire 1 d1 Cnt [1] $end
$var wire 1 e1 Cnt [0] $end
$var wire 1 z/ Op [1] $end
$var wire 1 {/ Op [0] $end
$var wire 1 $0 Out [15] $end
$var wire 1 %0 Out [14] $end
$var wire 1 &0 Out [13] $end
$var wire 1 '0 Out [12] $end
$var wire 1 (0 Out [11] $end
$var wire 1 )0 Out [10] $end
$var wire 1 *0 Out [9] $end
$var wire 1 +0 Out [8] $end
$var wire 1 ,0 Out [7] $end
$var wire 1 -0 Out [6] $end
$var wire 1 .0 Out [5] $end
$var wire 1 /0 Out [4] $end
$var wire 1 00 Out [3] $end
$var wire 1 10 Out [2] $end
$var wire 1 20 Out [1] $end
$var wire 1 30 Out [0] $end
$var wire 1 n1 out_stage1 [15] $end
$var wire 1 o1 out_stage1 [14] $end
$var wire 1 p1 out_stage1 [13] $end
$var wire 1 q1 out_stage1 [12] $end
$var wire 1 r1 out_stage1 [11] $end
$var wire 1 s1 out_stage1 [10] $end
$var wire 1 t1 out_stage1 [9] $end
$var wire 1 u1 out_stage1 [8] $end
$var wire 1 v1 out_stage1 [7] $end
$var wire 1 w1 out_stage1 [6] $end
$var wire 1 x1 out_stage1 [5] $end
$var wire 1 y1 out_stage1 [4] $end
$var wire 1 z1 out_stage1 [3] $end
$var wire 1 {1 out_stage1 [2] $end
$var wire 1 |1 out_stage1 [1] $end
$var wire 1 }1 out_stage1 [0] $end
$var wire 1 ~1 out_stage2 [15] $end
$var wire 1 !2 out_stage2 [14] $end
$var wire 1 "2 out_stage2 [13] $end
$var wire 1 #2 out_stage2 [12] $end
$var wire 1 $2 out_stage2 [11] $end
$var wire 1 %2 out_stage2 [10] $end
$var wire 1 &2 out_stage2 [9] $end
$var wire 1 '2 out_stage2 [8] $end
$var wire 1 (2 out_stage2 [7] $end
$var wire 1 )2 out_stage2 [6] $end
$var wire 1 *2 out_stage2 [5] $end
$var wire 1 +2 out_stage2 [4] $end
$var wire 1 ,2 out_stage2 [3] $end
$var wire 1 -2 out_stage2 [2] $end
$var wire 1 .2 out_stage2 [1] $end
$var wire 1 /2 out_stage2 [0] $end
$var wire 1 02 out_stage3 [15] $end
$var wire 1 12 out_stage3 [14] $end
$var wire 1 22 out_stage3 [13] $end
$var wire 1 32 out_stage3 [12] $end
$var wire 1 42 out_stage3 [11] $end
$var wire 1 52 out_stage3 [10] $end
$var wire 1 62 out_stage3 [9] $end
$var wire 1 72 out_stage3 [8] $end
$var wire 1 82 out_stage3 [7] $end
$var wire 1 92 out_stage3 [6] $end
$var wire 1 :2 out_stage3 [5] $end
$var wire 1 ;2 out_stage3 [4] $end
$var wire 1 <2 out_stage3 [3] $end
$var wire 1 =2 out_stage3 [2] $end
$var wire 1 >2 out_stage3 [1] $end
$var wire 1 ?2 out_stage3 [0] $end
$upscope $end

$scope module adder $end
$var parameter 32 @2 N $end
$var wire 1 F1 A [15] $end
$var wire 1 G1 A [14] $end
$var wire 1 H1 A [13] $end
$var wire 1 I1 A [12] $end
$var wire 1 J1 A [11] $end
$var wire 1 K1 A [10] $end
$var wire 1 L1 A [9] $end
$var wire 1 M1 A [8] $end
$var wire 1 N1 A [7] $end
$var wire 1 O1 A [6] $end
$var wire 1 P1 A [5] $end
$var wire 1 Q1 A [4] $end
$var wire 1 R1 A [3] $end
$var wire 1 S1 A [2] $end
$var wire 1 T1 A [1] $end
$var wire 1 U1 A [0] $end
$var wire 1 V1 B [15] $end
$var wire 1 W1 B [14] $end
$var wire 1 X1 B [13] $end
$var wire 1 Y1 B [12] $end
$var wire 1 Z1 B [11] $end
$var wire 1 [1 B [10] $end
$var wire 1 \1 B [9] $end
$var wire 1 ]1 B [8] $end
$var wire 1 ^1 B [7] $end
$var wire 1 _1 B [6] $end
$var wire 1 `1 B [5] $end
$var wire 1 a1 B [4] $end
$var wire 1 b1 B [3] $end
$var wire 1 c1 B [2] $end
$var wire 1 d1 B [1] $end
$var wire 1 e1 B [0] $end
$var wire 1 #0 C_in $end
$var wire 1 t0 S [15] $end
$var wire 1 u0 S [14] $end
$var wire 1 v0 S [13] $end
$var wire 1 w0 S [12] $end
$var wire 1 x0 S [11] $end
$var wire 1 y0 S [10] $end
$var wire 1 z0 S [9] $end
$var wire 1 {0 S [8] $end
$var wire 1 |0 S [7] $end
$var wire 1 }0 S [6] $end
$var wire 1 ~0 S [5] $end
$var wire 1 !1 S [4] $end
$var wire 1 "1 S [3] $end
$var wire 1 #1 S [2] $end
$var wire 1 $1 S [1] $end
$var wire 1 %1 S [0] $end
$var wire 1 f1 C_out $end
$var wire 1 A2 C0 $end
$var wire 1 B2 C1 $end
$var wire 1 C2 C2 $end
$var wire 1 D2 P0 $end
$var wire 1 E2 P0_bar $end
$var wire 1 F2 P1 $end
$var wire 1 G2 P1_bar $end
$var wire 1 H2 P2 $end
$var wire 1 I2 P2_bar $end
$var wire 1 J2 P3 $end
$var wire 1 K2 P3_bar $end
$var wire 1 L2 G0 $end
$var wire 1 M2 G0_bar $end
$var wire 1 N2 G1 $end
$var wire 1 O2 G1_bar $end
$var wire 1 P2 G2 $end
$var wire 1 Q2 G2_bar $end
$var wire 1 R2 G3 $end
$var wire 1 S2 G3_bar $end
$var wire 1 T2 nand2_c0_0_out $end
$var wire 1 U2 nand2_c1_0_out $end
$var wire 1 V2 nand2_c2_0_out $end
$var wire 1 W2 nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 X2 N $end
$var wire 1 R1 A [3] $end
$var wire 1 S1 A [2] $end
$var wire 1 T1 A [1] $end
$var wire 1 U1 A [0] $end
$var wire 1 b1 B [3] $end
$var wire 1 c1 B [2] $end
$var wire 1 d1 B [1] $end
$var wire 1 e1 B [0] $end
$var wire 1 #0 C_in $end
$var wire 1 "1 S [3] $end
$var wire 1 #1 S [2] $end
$var wire 1 $1 S [1] $end
$var wire 1 %1 S [0] $end
$var wire 1 D2 P $end
$var wire 1 L2 G $end
$var wire 1 Y2 C_out $end
$var wire 1 Z2 c0 $end
$var wire 1 [2 c1 $end
$var wire 1 \2 c2 $end
$var wire 1 ]2 p0 $end
$var wire 1 ^2 g0 $end
$var wire 1 _2 p1 $end
$var wire 1 `2 g1 $end
$var wire 1 a2 p2 $end
$var wire 1 b2 g2 $end
$var wire 1 c2 p3 $end
$var wire 1 d2 g3 $end
$var wire 1 e2 g0_bar $end
$var wire 1 f2 g1_bar $end
$var wire 1 g2 g2_bar $end
$var wire 1 h2 g3_bar $end
$var wire 1 i2 nand2_c0_0_out $end
$var wire 1 j2 nand2_c1_0_out $end
$var wire 1 k2 nand2_c2_0_out $end
$var wire 1 l2 nand2_c3_0_out $end
$var wire 1 m2 nand2_p3_p2 $end
$var wire 1 n2 nand2_p1_p0 $end
$var wire 1 o2 nand2_p3g2_out $end
$var wire 1 p2 nand2_p3p2g1_out $end
$var wire 1 q2 nand3_G_0_out $end
$var wire 1 r2 nand2_p1g0_out $end
$var wire 1 s2 nor2_G_0_out $end
$var wire 1 t2 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ^2 in1 $end
$var wire 1 e2 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ]2 in1 $end
$var wire 1 #0 in2 $end
$var wire 1 i2 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 e2 in1 $end
$var wire 1 i2 in2 $end
$var wire 1 Z2 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 `2 in1 $end
$var wire 1 f2 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 _2 in1 $end
$var wire 1 Z2 in2 $end
$var wire 1 j2 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 f2 in1 $end
$var wire 1 j2 in2 $end
$var wire 1 [2 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 b2 in1 $end
$var wire 1 g2 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 a2 in1 $end
$var wire 1 [2 in2 $end
$var wire 1 k2 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 g2 in1 $end
$var wire 1 k2 in2 $end
$var wire 1 \2 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 d2 in1 $end
$var wire 1 h2 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 c2 in1 $end
$var wire 1 \2 in2 $end
$var wire 1 l2 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 h2 in1 $end
$var wire 1 l2 in2 $end
$var wire 1 Y2 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 c2 in1 $end
$var wire 1 a2 in2 $end
$var wire 1 m2 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 _2 in1 $end
$var wire 1 ]2 in2 $end
$var wire 1 n2 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 m2 in1 $end
$var wire 1 n2 in2 $end
$var wire 1 D2 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 c2 in1 $end
$var wire 1 b2 in2 $end
$var wire 1 o2 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 c2 in1 $end
$var wire 1 a2 in2 $end
$var wire 1 `2 in3 $end
$var wire 1 p2 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 h2 in1 $end
$var wire 1 o2 in2 $end
$var wire 1 p2 in3 $end
$var wire 1 q2 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 _2 in1 $end
$var wire 1 ^2 in2 $end
$var wire 1 r2 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 m2 in1 $end
$var wire 1 r2 in2 $end
$var wire 1 s2 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 q2 in1 $end
$var wire 1 s2 in2 $end
$var wire 1 t2 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 t2 in1 $end
$var wire 1 L2 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 U1 A $end
$var wire 1 e1 B $end
$var wire 1 #0 C_in $end
$var wire 1 ]2 p $end
$var wire 1 ^2 g $end
$var wire 1 %1 S $end
$var wire 1 u2 C_out $end
$var wire 1 v2 g_bar $end
$var wire 1 w2 p_bar $end
$var wire 1 x2 nand2_1_out $end
$var wire 1 y2 nand2_2_out $end
$var wire 1 z2 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 U1 in1 $end
$var wire 1 e1 in2 $end
$var wire 1 v2 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 v2 in1 $end
$var wire 1 ^2 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 U1 in1 $end
$var wire 1 e1 in2 $end
$var wire 1 w2 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 w2 in1 $end
$var wire 1 ]2 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 U1 in1 $end
$var wire 1 e1 in2 $end
$var wire 1 x2 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 U1 in1 $end
$var wire 1 #0 in2 $end
$var wire 1 y2 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 e1 in1 $end
$var wire 1 #0 in2 $end
$var wire 1 z2 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 x2 in1 $end
$var wire 1 y2 in2 $end
$var wire 1 z2 in3 $end
$var wire 1 u2 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 U1 in1 $end
$var wire 1 e1 in2 $end
$var wire 1 #0 in3 $end
$var wire 1 %1 out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 T1 A $end
$var wire 1 d1 B $end
$var wire 1 Z2 C_in $end
$var wire 1 _2 p $end
$var wire 1 `2 g $end
$var wire 1 $1 S $end
$var wire 1 {2 C_out $end
$var wire 1 |2 g_bar $end
$var wire 1 }2 p_bar $end
$var wire 1 ~2 nand2_1_out $end
$var wire 1 !3 nand2_2_out $end
$var wire 1 "3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 T1 in1 $end
$var wire 1 d1 in2 $end
$var wire 1 |2 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 |2 in1 $end
$var wire 1 `2 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 T1 in1 $end
$var wire 1 d1 in2 $end
$var wire 1 }2 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 }2 in1 $end
$var wire 1 _2 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 T1 in1 $end
$var wire 1 d1 in2 $end
$var wire 1 ~2 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 T1 in1 $end
$var wire 1 Z2 in2 $end
$var wire 1 !3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 d1 in1 $end
$var wire 1 Z2 in2 $end
$var wire 1 "3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ~2 in1 $end
$var wire 1 !3 in2 $end
$var wire 1 "3 in3 $end
$var wire 1 {2 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 T1 in1 $end
$var wire 1 d1 in2 $end
$var wire 1 Z2 in3 $end
$var wire 1 $1 out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 S1 A $end
$var wire 1 c1 B $end
$var wire 1 [2 C_in $end
$var wire 1 a2 p $end
$var wire 1 b2 g $end
$var wire 1 #1 S $end
$var wire 1 #3 C_out $end
$var wire 1 $3 g_bar $end
$var wire 1 %3 p_bar $end
$var wire 1 &3 nand2_1_out $end
$var wire 1 '3 nand2_2_out $end
$var wire 1 (3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 S1 in1 $end
$var wire 1 c1 in2 $end
$var wire 1 $3 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 $3 in1 $end
$var wire 1 b2 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 S1 in1 $end
$var wire 1 c1 in2 $end
$var wire 1 %3 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 %3 in1 $end
$var wire 1 a2 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 S1 in1 $end
$var wire 1 c1 in2 $end
$var wire 1 &3 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 S1 in1 $end
$var wire 1 [2 in2 $end
$var wire 1 '3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 c1 in1 $end
$var wire 1 [2 in2 $end
$var wire 1 (3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 &3 in1 $end
$var wire 1 '3 in2 $end
$var wire 1 (3 in3 $end
$var wire 1 #3 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 S1 in1 $end
$var wire 1 c1 in2 $end
$var wire 1 [2 in3 $end
$var wire 1 #1 out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 R1 A $end
$var wire 1 b1 B $end
$var wire 1 \2 C_in $end
$var wire 1 c2 p $end
$var wire 1 d2 g $end
$var wire 1 "1 S $end
$var wire 1 )3 C_out $end
$var wire 1 *3 g_bar $end
$var wire 1 +3 p_bar $end
$var wire 1 ,3 nand2_1_out $end
$var wire 1 -3 nand2_2_out $end
$var wire 1 .3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 R1 in1 $end
$var wire 1 b1 in2 $end
$var wire 1 *3 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 *3 in1 $end
$var wire 1 d2 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 R1 in1 $end
$var wire 1 b1 in2 $end
$var wire 1 +3 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +3 in1 $end
$var wire 1 c2 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 R1 in1 $end
$var wire 1 b1 in2 $end
$var wire 1 ,3 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 R1 in1 $end
$var wire 1 \2 in2 $end
$var wire 1 -3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 b1 in1 $end
$var wire 1 \2 in2 $end
$var wire 1 .3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,3 in1 $end
$var wire 1 -3 in2 $end
$var wire 1 .3 in3 $end
$var wire 1 )3 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 R1 in1 $end
$var wire 1 b1 in2 $end
$var wire 1 \2 in3 $end
$var wire 1 "1 out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 /3 N $end
$var wire 1 N1 A [3] $end
$var wire 1 O1 A [2] $end
$var wire 1 P1 A [1] $end
$var wire 1 Q1 A [0] $end
$var wire 1 ^1 B [3] $end
$var wire 1 _1 B [2] $end
$var wire 1 `1 B [1] $end
$var wire 1 a1 B [0] $end
$var wire 1 A2 C_in $end
$var wire 1 |0 S [3] $end
$var wire 1 }0 S [2] $end
$var wire 1 ~0 S [1] $end
$var wire 1 !1 S [0] $end
$var wire 1 F2 P $end
$var wire 1 N2 G $end
$var wire 1 03 C_out $end
$var wire 1 13 c0 $end
$var wire 1 23 c1 $end
$var wire 1 33 c2 $end
$var wire 1 43 p0 $end
$var wire 1 53 g0 $end
$var wire 1 63 p1 $end
$var wire 1 73 g1 $end
$var wire 1 83 p2 $end
$var wire 1 93 g2 $end
$var wire 1 :3 p3 $end
$var wire 1 ;3 g3 $end
$var wire 1 <3 g0_bar $end
$var wire 1 =3 g1_bar $end
$var wire 1 >3 g2_bar $end
$var wire 1 ?3 g3_bar $end
$var wire 1 @3 nand2_c0_0_out $end
$var wire 1 A3 nand2_c1_0_out $end
$var wire 1 B3 nand2_c2_0_out $end
$var wire 1 C3 nand2_c3_0_out $end
$var wire 1 D3 nand2_p3_p2 $end
$var wire 1 E3 nand2_p1_p0 $end
$var wire 1 F3 nand2_p3g2_out $end
$var wire 1 G3 nand2_p3p2g1_out $end
$var wire 1 H3 nand3_G_0_out $end
$var wire 1 I3 nand2_p1g0_out $end
$var wire 1 J3 nor2_G_0_out $end
$var wire 1 K3 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 53 in1 $end
$var wire 1 <3 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 43 in1 $end
$var wire 1 A2 in2 $end
$var wire 1 @3 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 <3 in1 $end
$var wire 1 @3 in2 $end
$var wire 1 13 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 73 in1 $end
$var wire 1 =3 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 63 in1 $end
$var wire 1 13 in2 $end
$var wire 1 A3 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 =3 in1 $end
$var wire 1 A3 in2 $end
$var wire 1 23 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 93 in1 $end
$var wire 1 >3 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 83 in1 $end
$var wire 1 23 in2 $end
$var wire 1 B3 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 >3 in1 $end
$var wire 1 B3 in2 $end
$var wire 1 33 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 ;3 in1 $end
$var wire 1 ?3 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 :3 in1 $end
$var wire 1 33 in2 $end
$var wire 1 C3 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ?3 in1 $end
$var wire 1 C3 in2 $end
$var wire 1 03 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 :3 in1 $end
$var wire 1 83 in2 $end
$var wire 1 D3 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 63 in1 $end
$var wire 1 43 in2 $end
$var wire 1 E3 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 D3 in1 $end
$var wire 1 E3 in2 $end
$var wire 1 F2 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 :3 in1 $end
$var wire 1 93 in2 $end
$var wire 1 F3 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 :3 in1 $end
$var wire 1 83 in2 $end
$var wire 1 73 in3 $end
$var wire 1 G3 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ?3 in1 $end
$var wire 1 F3 in2 $end
$var wire 1 G3 in3 $end
$var wire 1 H3 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 63 in1 $end
$var wire 1 53 in2 $end
$var wire 1 I3 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 D3 in1 $end
$var wire 1 I3 in2 $end
$var wire 1 J3 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 H3 in1 $end
$var wire 1 J3 in2 $end
$var wire 1 K3 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 K3 in1 $end
$var wire 1 N2 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 Q1 A $end
$var wire 1 a1 B $end
$var wire 1 A2 C_in $end
$var wire 1 43 p $end
$var wire 1 53 g $end
$var wire 1 !1 S $end
$var wire 1 L3 C_out $end
$var wire 1 M3 g_bar $end
$var wire 1 N3 p_bar $end
$var wire 1 O3 nand2_1_out $end
$var wire 1 P3 nand2_2_out $end
$var wire 1 Q3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 Q1 in1 $end
$var wire 1 a1 in2 $end
$var wire 1 M3 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 M3 in1 $end
$var wire 1 53 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 Q1 in1 $end
$var wire 1 a1 in2 $end
$var wire 1 N3 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 N3 in1 $end
$var wire 1 43 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 Q1 in1 $end
$var wire 1 a1 in2 $end
$var wire 1 O3 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 Q1 in1 $end
$var wire 1 A2 in2 $end
$var wire 1 P3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 a1 in1 $end
$var wire 1 A2 in2 $end
$var wire 1 Q3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 O3 in1 $end
$var wire 1 P3 in2 $end
$var wire 1 Q3 in3 $end
$var wire 1 L3 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 Q1 in1 $end
$var wire 1 a1 in2 $end
$var wire 1 A2 in3 $end
$var wire 1 !1 out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 P1 A $end
$var wire 1 `1 B $end
$var wire 1 13 C_in $end
$var wire 1 63 p $end
$var wire 1 73 g $end
$var wire 1 ~0 S $end
$var wire 1 R3 C_out $end
$var wire 1 S3 g_bar $end
$var wire 1 T3 p_bar $end
$var wire 1 U3 nand2_1_out $end
$var wire 1 V3 nand2_2_out $end
$var wire 1 W3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 P1 in1 $end
$var wire 1 `1 in2 $end
$var wire 1 S3 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 S3 in1 $end
$var wire 1 73 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 P1 in1 $end
$var wire 1 `1 in2 $end
$var wire 1 T3 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 T3 in1 $end
$var wire 1 63 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 P1 in1 $end
$var wire 1 `1 in2 $end
$var wire 1 U3 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 P1 in1 $end
$var wire 1 13 in2 $end
$var wire 1 V3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 `1 in1 $end
$var wire 1 13 in2 $end
$var wire 1 W3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 U3 in1 $end
$var wire 1 V3 in2 $end
$var wire 1 W3 in3 $end
$var wire 1 R3 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 P1 in1 $end
$var wire 1 `1 in2 $end
$var wire 1 13 in3 $end
$var wire 1 ~0 out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 O1 A $end
$var wire 1 _1 B $end
$var wire 1 23 C_in $end
$var wire 1 83 p $end
$var wire 1 93 g $end
$var wire 1 }0 S $end
$var wire 1 X3 C_out $end
$var wire 1 Y3 g_bar $end
$var wire 1 Z3 p_bar $end
$var wire 1 [3 nand2_1_out $end
$var wire 1 \3 nand2_2_out $end
$var wire 1 ]3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 O1 in1 $end
$var wire 1 _1 in2 $end
$var wire 1 Y3 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 Y3 in1 $end
$var wire 1 93 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 O1 in1 $end
$var wire 1 _1 in2 $end
$var wire 1 Z3 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Z3 in1 $end
$var wire 1 83 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 O1 in1 $end
$var wire 1 _1 in2 $end
$var wire 1 [3 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 O1 in1 $end
$var wire 1 23 in2 $end
$var wire 1 \3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 _1 in1 $end
$var wire 1 23 in2 $end
$var wire 1 ]3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 [3 in1 $end
$var wire 1 \3 in2 $end
$var wire 1 ]3 in3 $end
$var wire 1 X3 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 O1 in1 $end
$var wire 1 _1 in2 $end
$var wire 1 23 in3 $end
$var wire 1 }0 out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 N1 A $end
$var wire 1 ^1 B $end
$var wire 1 33 C_in $end
$var wire 1 :3 p $end
$var wire 1 ;3 g $end
$var wire 1 |0 S $end
$var wire 1 ^3 C_out $end
$var wire 1 _3 g_bar $end
$var wire 1 `3 p_bar $end
$var wire 1 a3 nand2_1_out $end
$var wire 1 b3 nand2_2_out $end
$var wire 1 c3 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 N1 in1 $end
$var wire 1 ^1 in2 $end
$var wire 1 _3 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _3 in1 $end
$var wire 1 ;3 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 N1 in1 $end
$var wire 1 ^1 in2 $end
$var wire 1 `3 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `3 in1 $end
$var wire 1 :3 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 N1 in1 $end
$var wire 1 ^1 in2 $end
$var wire 1 a3 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 N1 in1 $end
$var wire 1 33 in2 $end
$var wire 1 b3 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ^1 in1 $end
$var wire 1 33 in2 $end
$var wire 1 c3 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 a3 in1 $end
$var wire 1 b3 in2 $end
$var wire 1 c3 in3 $end
$var wire 1 ^3 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 N1 in1 $end
$var wire 1 ^1 in2 $end
$var wire 1 33 in3 $end
$var wire 1 |0 out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 d3 N $end
$var wire 1 J1 A [3] $end
$var wire 1 K1 A [2] $end
$var wire 1 L1 A [1] $end
$var wire 1 M1 A [0] $end
$var wire 1 Z1 B [3] $end
$var wire 1 [1 B [2] $end
$var wire 1 \1 B [1] $end
$var wire 1 ]1 B [0] $end
$var wire 1 B2 C_in $end
$var wire 1 x0 S [3] $end
$var wire 1 y0 S [2] $end
$var wire 1 z0 S [1] $end
$var wire 1 {0 S [0] $end
$var wire 1 H2 P $end
$var wire 1 P2 G $end
$var wire 1 e3 C_out $end
$var wire 1 f3 c0 $end
$var wire 1 g3 c1 $end
$var wire 1 h3 c2 $end
$var wire 1 i3 p0 $end
$var wire 1 j3 g0 $end
$var wire 1 k3 p1 $end
$var wire 1 l3 g1 $end
$var wire 1 m3 p2 $end
$var wire 1 n3 g2 $end
$var wire 1 o3 p3 $end
$var wire 1 p3 g3 $end
$var wire 1 q3 g0_bar $end
$var wire 1 r3 g1_bar $end
$var wire 1 s3 g2_bar $end
$var wire 1 t3 g3_bar $end
$var wire 1 u3 nand2_c0_0_out $end
$var wire 1 v3 nand2_c1_0_out $end
$var wire 1 w3 nand2_c2_0_out $end
$var wire 1 x3 nand2_c3_0_out $end
$var wire 1 y3 nand2_p3_p2 $end
$var wire 1 z3 nand2_p1_p0 $end
$var wire 1 {3 nand2_p3g2_out $end
$var wire 1 |3 nand2_p3p2g1_out $end
$var wire 1 }3 nand3_G_0_out $end
$var wire 1 ~3 nand2_p1g0_out $end
$var wire 1 !4 nor2_G_0_out $end
$var wire 1 "4 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 j3 in1 $end
$var wire 1 q3 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 i3 in1 $end
$var wire 1 B2 in2 $end
$var wire 1 u3 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 q3 in1 $end
$var wire 1 u3 in2 $end
$var wire 1 f3 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 l3 in1 $end
$var wire 1 r3 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 k3 in1 $end
$var wire 1 f3 in2 $end
$var wire 1 v3 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 r3 in1 $end
$var wire 1 v3 in2 $end
$var wire 1 g3 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 n3 in1 $end
$var wire 1 s3 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 m3 in1 $end
$var wire 1 g3 in2 $end
$var wire 1 w3 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 s3 in1 $end
$var wire 1 w3 in2 $end
$var wire 1 h3 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 p3 in1 $end
$var wire 1 t3 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 o3 in1 $end
$var wire 1 h3 in2 $end
$var wire 1 x3 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 t3 in1 $end
$var wire 1 x3 in2 $end
$var wire 1 e3 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 o3 in1 $end
$var wire 1 m3 in2 $end
$var wire 1 y3 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 k3 in1 $end
$var wire 1 i3 in2 $end
$var wire 1 z3 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 y3 in1 $end
$var wire 1 z3 in2 $end
$var wire 1 H2 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 o3 in1 $end
$var wire 1 n3 in2 $end
$var wire 1 {3 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 o3 in1 $end
$var wire 1 m3 in2 $end
$var wire 1 l3 in3 $end
$var wire 1 |3 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 t3 in1 $end
$var wire 1 {3 in2 $end
$var wire 1 |3 in3 $end
$var wire 1 }3 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 k3 in1 $end
$var wire 1 j3 in2 $end
$var wire 1 ~3 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 y3 in1 $end
$var wire 1 ~3 in2 $end
$var wire 1 !4 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 }3 in1 $end
$var wire 1 !4 in2 $end
$var wire 1 "4 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 "4 in1 $end
$var wire 1 P2 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 M1 A $end
$var wire 1 ]1 B $end
$var wire 1 B2 C_in $end
$var wire 1 i3 p $end
$var wire 1 j3 g $end
$var wire 1 {0 S $end
$var wire 1 #4 C_out $end
$var wire 1 $4 g_bar $end
$var wire 1 %4 p_bar $end
$var wire 1 &4 nand2_1_out $end
$var wire 1 '4 nand2_2_out $end
$var wire 1 (4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 M1 in1 $end
$var wire 1 ]1 in2 $end
$var wire 1 $4 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 $4 in1 $end
$var wire 1 j3 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 M1 in1 $end
$var wire 1 ]1 in2 $end
$var wire 1 %4 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 %4 in1 $end
$var wire 1 i3 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 M1 in1 $end
$var wire 1 ]1 in2 $end
$var wire 1 &4 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 M1 in1 $end
$var wire 1 B2 in2 $end
$var wire 1 '4 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ]1 in1 $end
$var wire 1 B2 in2 $end
$var wire 1 (4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 &4 in1 $end
$var wire 1 '4 in2 $end
$var wire 1 (4 in3 $end
$var wire 1 #4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 M1 in1 $end
$var wire 1 ]1 in2 $end
$var wire 1 B2 in3 $end
$var wire 1 {0 out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 L1 A $end
$var wire 1 \1 B $end
$var wire 1 f3 C_in $end
$var wire 1 k3 p $end
$var wire 1 l3 g $end
$var wire 1 z0 S $end
$var wire 1 )4 C_out $end
$var wire 1 *4 g_bar $end
$var wire 1 +4 p_bar $end
$var wire 1 ,4 nand2_1_out $end
$var wire 1 -4 nand2_2_out $end
$var wire 1 .4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 L1 in1 $end
$var wire 1 \1 in2 $end
$var wire 1 *4 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 *4 in1 $end
$var wire 1 l3 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 L1 in1 $end
$var wire 1 \1 in2 $end
$var wire 1 +4 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +4 in1 $end
$var wire 1 k3 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 L1 in1 $end
$var wire 1 \1 in2 $end
$var wire 1 ,4 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 L1 in1 $end
$var wire 1 f3 in2 $end
$var wire 1 -4 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 \1 in1 $end
$var wire 1 f3 in2 $end
$var wire 1 .4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,4 in1 $end
$var wire 1 -4 in2 $end
$var wire 1 .4 in3 $end
$var wire 1 )4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 L1 in1 $end
$var wire 1 \1 in2 $end
$var wire 1 f3 in3 $end
$var wire 1 z0 out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 K1 A $end
$var wire 1 [1 B $end
$var wire 1 g3 C_in $end
$var wire 1 m3 p $end
$var wire 1 n3 g $end
$var wire 1 y0 S $end
$var wire 1 /4 C_out $end
$var wire 1 04 g_bar $end
$var wire 1 14 p_bar $end
$var wire 1 24 nand2_1_out $end
$var wire 1 34 nand2_2_out $end
$var wire 1 44 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 K1 in1 $end
$var wire 1 [1 in2 $end
$var wire 1 04 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 04 in1 $end
$var wire 1 n3 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 K1 in1 $end
$var wire 1 [1 in2 $end
$var wire 1 14 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 14 in1 $end
$var wire 1 m3 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 K1 in1 $end
$var wire 1 [1 in2 $end
$var wire 1 24 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 K1 in1 $end
$var wire 1 g3 in2 $end
$var wire 1 34 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 [1 in1 $end
$var wire 1 g3 in2 $end
$var wire 1 44 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 24 in1 $end
$var wire 1 34 in2 $end
$var wire 1 44 in3 $end
$var wire 1 /4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 K1 in1 $end
$var wire 1 [1 in2 $end
$var wire 1 g3 in3 $end
$var wire 1 y0 out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 J1 A $end
$var wire 1 Z1 B $end
$var wire 1 h3 C_in $end
$var wire 1 o3 p $end
$var wire 1 p3 g $end
$var wire 1 x0 S $end
$var wire 1 54 C_out $end
$var wire 1 64 g_bar $end
$var wire 1 74 p_bar $end
$var wire 1 84 nand2_1_out $end
$var wire 1 94 nand2_2_out $end
$var wire 1 :4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 J1 in1 $end
$var wire 1 Z1 in2 $end
$var wire 1 64 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 64 in1 $end
$var wire 1 p3 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 J1 in1 $end
$var wire 1 Z1 in2 $end
$var wire 1 74 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 74 in1 $end
$var wire 1 o3 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 J1 in1 $end
$var wire 1 Z1 in2 $end
$var wire 1 84 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 J1 in1 $end
$var wire 1 h3 in2 $end
$var wire 1 94 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 Z1 in1 $end
$var wire 1 h3 in2 $end
$var wire 1 :4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 84 in1 $end
$var wire 1 94 in2 $end
$var wire 1 :4 in3 $end
$var wire 1 54 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 J1 in1 $end
$var wire 1 Z1 in2 $end
$var wire 1 h3 in3 $end
$var wire 1 x0 out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 ;4 N $end
$var wire 1 F1 A [3] $end
$var wire 1 G1 A [2] $end
$var wire 1 H1 A [1] $end
$var wire 1 I1 A [0] $end
$var wire 1 V1 B [3] $end
$var wire 1 W1 B [2] $end
$var wire 1 X1 B [1] $end
$var wire 1 Y1 B [0] $end
$var wire 1 C2 C_in $end
$var wire 1 t0 S [3] $end
$var wire 1 u0 S [2] $end
$var wire 1 v0 S [1] $end
$var wire 1 w0 S [0] $end
$var wire 1 J2 P $end
$var wire 1 R2 G $end
$var wire 1 <4 C_out $end
$var wire 1 =4 c0 $end
$var wire 1 >4 c1 $end
$var wire 1 ?4 c2 $end
$var wire 1 @4 p0 $end
$var wire 1 A4 g0 $end
$var wire 1 B4 p1 $end
$var wire 1 C4 g1 $end
$var wire 1 D4 p2 $end
$var wire 1 E4 g2 $end
$var wire 1 F4 p3 $end
$var wire 1 G4 g3 $end
$var wire 1 H4 g0_bar $end
$var wire 1 I4 g1_bar $end
$var wire 1 J4 g2_bar $end
$var wire 1 K4 g3_bar $end
$var wire 1 L4 nand2_c0_0_out $end
$var wire 1 M4 nand2_c1_0_out $end
$var wire 1 N4 nand2_c2_0_out $end
$var wire 1 O4 nand2_c3_0_out $end
$var wire 1 P4 nand2_p3_p2 $end
$var wire 1 Q4 nand2_p1_p0 $end
$var wire 1 R4 nand2_p3g2_out $end
$var wire 1 S4 nand2_p3p2g1_out $end
$var wire 1 T4 nand3_G_0_out $end
$var wire 1 U4 nand2_p1g0_out $end
$var wire 1 V4 nor2_G_0_out $end
$var wire 1 W4 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 A4 in1 $end
$var wire 1 H4 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 @4 in1 $end
$var wire 1 C2 in2 $end
$var wire 1 L4 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 H4 in1 $end
$var wire 1 L4 in2 $end
$var wire 1 =4 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 C4 in1 $end
$var wire 1 I4 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 B4 in1 $end
$var wire 1 =4 in2 $end
$var wire 1 M4 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 I4 in1 $end
$var wire 1 M4 in2 $end
$var wire 1 >4 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 E4 in1 $end
$var wire 1 J4 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 D4 in1 $end
$var wire 1 >4 in2 $end
$var wire 1 N4 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 J4 in1 $end
$var wire 1 N4 in2 $end
$var wire 1 ?4 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 G4 in1 $end
$var wire 1 K4 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 F4 in1 $end
$var wire 1 ?4 in2 $end
$var wire 1 O4 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 K4 in1 $end
$var wire 1 O4 in2 $end
$var wire 1 <4 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 F4 in1 $end
$var wire 1 D4 in2 $end
$var wire 1 P4 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 B4 in1 $end
$var wire 1 @4 in2 $end
$var wire 1 Q4 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 P4 in1 $end
$var wire 1 Q4 in2 $end
$var wire 1 J2 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 F4 in1 $end
$var wire 1 E4 in2 $end
$var wire 1 R4 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 F4 in1 $end
$var wire 1 D4 in2 $end
$var wire 1 C4 in3 $end
$var wire 1 S4 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 K4 in1 $end
$var wire 1 R4 in2 $end
$var wire 1 S4 in3 $end
$var wire 1 T4 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 B4 in1 $end
$var wire 1 A4 in2 $end
$var wire 1 U4 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 P4 in1 $end
$var wire 1 U4 in2 $end
$var wire 1 V4 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 T4 in1 $end
$var wire 1 V4 in2 $end
$var wire 1 W4 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 W4 in1 $end
$var wire 1 R2 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 I1 A $end
$var wire 1 Y1 B $end
$var wire 1 C2 C_in $end
$var wire 1 @4 p $end
$var wire 1 A4 g $end
$var wire 1 w0 S $end
$var wire 1 X4 C_out $end
$var wire 1 Y4 g_bar $end
$var wire 1 Z4 p_bar $end
$var wire 1 [4 nand2_1_out $end
$var wire 1 \4 nand2_2_out $end
$var wire 1 ]4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 I1 in1 $end
$var wire 1 Y1 in2 $end
$var wire 1 Y4 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 Y4 in1 $end
$var wire 1 A4 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 I1 in1 $end
$var wire 1 Y1 in2 $end
$var wire 1 Z4 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Z4 in1 $end
$var wire 1 @4 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 I1 in1 $end
$var wire 1 Y1 in2 $end
$var wire 1 [4 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 I1 in1 $end
$var wire 1 C2 in2 $end
$var wire 1 \4 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 Y1 in1 $end
$var wire 1 C2 in2 $end
$var wire 1 ]4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 [4 in1 $end
$var wire 1 \4 in2 $end
$var wire 1 ]4 in3 $end
$var wire 1 X4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 I1 in1 $end
$var wire 1 Y1 in2 $end
$var wire 1 C2 in3 $end
$var wire 1 w0 out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 H1 A $end
$var wire 1 X1 B $end
$var wire 1 =4 C_in $end
$var wire 1 B4 p $end
$var wire 1 C4 g $end
$var wire 1 v0 S $end
$var wire 1 ^4 C_out $end
$var wire 1 _4 g_bar $end
$var wire 1 `4 p_bar $end
$var wire 1 a4 nand2_1_out $end
$var wire 1 b4 nand2_2_out $end
$var wire 1 c4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 H1 in1 $end
$var wire 1 X1 in2 $end
$var wire 1 _4 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _4 in1 $end
$var wire 1 C4 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 H1 in1 $end
$var wire 1 X1 in2 $end
$var wire 1 `4 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `4 in1 $end
$var wire 1 B4 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 H1 in1 $end
$var wire 1 X1 in2 $end
$var wire 1 a4 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 H1 in1 $end
$var wire 1 =4 in2 $end
$var wire 1 b4 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 X1 in1 $end
$var wire 1 =4 in2 $end
$var wire 1 c4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 a4 in1 $end
$var wire 1 b4 in2 $end
$var wire 1 c4 in3 $end
$var wire 1 ^4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 H1 in1 $end
$var wire 1 X1 in2 $end
$var wire 1 =4 in3 $end
$var wire 1 v0 out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 G1 A $end
$var wire 1 W1 B $end
$var wire 1 >4 C_in $end
$var wire 1 D4 p $end
$var wire 1 E4 g $end
$var wire 1 u0 S $end
$var wire 1 d4 C_out $end
$var wire 1 e4 g_bar $end
$var wire 1 f4 p_bar $end
$var wire 1 g4 nand2_1_out $end
$var wire 1 h4 nand2_2_out $end
$var wire 1 i4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 G1 in1 $end
$var wire 1 W1 in2 $end
$var wire 1 e4 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 e4 in1 $end
$var wire 1 E4 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 G1 in1 $end
$var wire 1 W1 in2 $end
$var wire 1 f4 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 f4 in1 $end
$var wire 1 D4 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 G1 in1 $end
$var wire 1 W1 in2 $end
$var wire 1 g4 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 G1 in1 $end
$var wire 1 >4 in2 $end
$var wire 1 h4 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 W1 in1 $end
$var wire 1 >4 in2 $end
$var wire 1 i4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 g4 in1 $end
$var wire 1 h4 in2 $end
$var wire 1 i4 in3 $end
$var wire 1 d4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 G1 in1 $end
$var wire 1 W1 in2 $end
$var wire 1 >4 in3 $end
$var wire 1 u0 out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 F1 A $end
$var wire 1 V1 B $end
$var wire 1 ?4 C_in $end
$var wire 1 F4 p $end
$var wire 1 G4 g $end
$var wire 1 t0 S $end
$var wire 1 j4 C_out $end
$var wire 1 k4 g_bar $end
$var wire 1 l4 p_bar $end
$var wire 1 m4 nand2_1_out $end
$var wire 1 n4 nand2_2_out $end
$var wire 1 o4 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 F1 in1 $end
$var wire 1 V1 in2 $end
$var wire 1 k4 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 k4 in1 $end
$var wire 1 G4 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 F1 in1 $end
$var wire 1 V1 in2 $end
$var wire 1 l4 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 l4 in1 $end
$var wire 1 F4 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 F1 in1 $end
$var wire 1 V1 in2 $end
$var wire 1 m4 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 F1 in1 $end
$var wire 1 ?4 in2 $end
$var wire 1 n4 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 V1 in1 $end
$var wire 1 ?4 in2 $end
$var wire 1 o4 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 m4 in1 $end
$var wire 1 n4 in2 $end
$var wire 1 o4 in3 $end
$var wire 1 j4 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 F1 in1 $end
$var wire 1 V1 in2 $end
$var wire 1 ?4 in3 $end
$var wire 1 t0 out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 L2 in1 $end
$var wire 1 M2 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 D2 in1 $end
$var wire 1 #0 in2 $end
$var wire 1 T2 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 M2 in1 $end
$var wire 1 T2 in2 $end
$var wire 1 A2 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 N2 in1 $end
$var wire 1 O2 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 F2 in1 $end
$var wire 1 A2 in2 $end
$var wire 1 U2 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 O2 in1 $end
$var wire 1 U2 in2 $end
$var wire 1 B2 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 P2 in1 $end
$var wire 1 Q2 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 H2 in1 $end
$var wire 1 B2 in2 $end
$var wire 1 V2 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 Q2 in1 $end
$var wire 1 V2 in2 $end
$var wire 1 C2 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 R2 in1 $end
$var wire 1 S2 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 J2 in1 $end
$var wire 1 C2 in2 $end
$var wire 1 W2 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 S2 in1 $end
$var wire 1 W2 in2 $end
$var wire 1 f1 out $end
$upscope $end
$upscope $end
$upscope $end

$scope module jb_pc_add $end
$var parameter 32 p4 N $end
$var wire 1 /$ A [15] $end
$var wire 1 0$ A [14] $end
$var wire 1 1$ A [13] $end
$var wire 1 2$ A [12] $end
$var wire 1 3$ A [11] $end
$var wire 1 4$ A [10] $end
$var wire 1 5$ A [9] $end
$var wire 1 6$ A [8] $end
$var wire 1 7$ A [7] $end
$var wire 1 8$ A [6] $end
$var wire 1 9$ A [5] $end
$var wire 1 :$ A [4] $end
$var wire 1 ;$ A [3] $end
$var wire 1 <$ A [2] $end
$var wire 1 =$ A [1] $end
$var wire 1 >$ A [0] $end
$var wire 1 q4 B [15] $end
$var wire 1 r4 B [14] $end
$var wire 1 s4 B [13] $end
$var wire 1 t4 B [12] $end
$var wire 1 u4 B [11] $end
$var wire 1 v4 B [10] $end
$var wire 1 w4 B [9] $end
$var wire 1 x4 B [8] $end
$var wire 1 y4 B [7] $end
$var wire 1 z4 B [6] $end
$var wire 1 {4 B [5] $end
$var wire 1 |4 B [4] $end
$var wire 1 }4 B [3] $end
$var wire 1 ~4 B [2] $end
$var wire 1 !5 B [1] $end
$var wire 1 "5 B [0] $end
$var wire 1 #5 C_in $end
$var wire 1 W. S [15] $end
$var wire 1 X. S [14] $end
$var wire 1 Y. S [13] $end
$var wire 1 Z. S [12] $end
$var wire 1 [. S [11] $end
$var wire 1 \. S [10] $end
$var wire 1 ]. S [9] $end
$var wire 1 ^. S [8] $end
$var wire 1 _. S [7] $end
$var wire 1 `. S [6] $end
$var wire 1 a. S [5] $end
$var wire 1 b. S [4] $end
$var wire 1 c. S [3] $end
$var wire 1 d. S [2] $end
$var wire 1 e. S [1] $end
$var wire 1 f. S [0] $end
$var wire 1 $5 C_out $end
$var wire 1 %5 C0 $end
$var wire 1 &5 C1 $end
$var wire 1 '5 C2 $end
$var wire 1 (5 P0 $end
$var wire 1 )5 P0_bar $end
$var wire 1 *5 P1 $end
$var wire 1 +5 P1_bar $end
$var wire 1 ,5 P2 $end
$var wire 1 -5 P2_bar $end
$var wire 1 .5 P3 $end
$var wire 1 /5 P3_bar $end
$var wire 1 05 G0 $end
$var wire 1 15 G0_bar $end
$var wire 1 25 G1 $end
$var wire 1 35 G1_bar $end
$var wire 1 45 G2 $end
$var wire 1 55 G2_bar $end
$var wire 1 65 G3 $end
$var wire 1 75 G3_bar $end
$var wire 1 85 nand2_c0_0_out $end
$var wire 1 95 nand2_c1_0_out $end
$var wire 1 :5 nand2_c2_0_out $end
$var wire 1 ;5 nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 <5 N $end
$var wire 1 ;$ A [3] $end
$var wire 1 <$ A [2] $end
$var wire 1 =$ A [1] $end
$var wire 1 >$ A [0] $end
$var wire 1 }4 B [3] $end
$var wire 1 ~4 B [2] $end
$var wire 1 !5 B [1] $end
$var wire 1 "5 B [0] $end
$var wire 1 #5 C_in $end
$var wire 1 c. S [3] $end
$var wire 1 d. S [2] $end
$var wire 1 e. S [1] $end
$var wire 1 f. S [0] $end
$var wire 1 (5 P $end
$var wire 1 05 G $end
$var wire 1 =5 C_out $end
$var wire 1 >5 c0 $end
$var wire 1 ?5 c1 $end
$var wire 1 @5 c2 $end
$var wire 1 A5 p0 $end
$var wire 1 B5 g0 $end
$var wire 1 C5 p1 $end
$var wire 1 D5 g1 $end
$var wire 1 E5 p2 $end
$var wire 1 F5 g2 $end
$var wire 1 G5 p3 $end
$var wire 1 H5 g3 $end
$var wire 1 I5 g0_bar $end
$var wire 1 J5 g1_bar $end
$var wire 1 K5 g2_bar $end
$var wire 1 L5 g3_bar $end
$var wire 1 M5 nand2_c0_0_out $end
$var wire 1 N5 nand2_c1_0_out $end
$var wire 1 O5 nand2_c2_0_out $end
$var wire 1 P5 nand2_c3_0_out $end
$var wire 1 Q5 nand2_p3_p2 $end
$var wire 1 R5 nand2_p1_p0 $end
$var wire 1 S5 nand2_p3g2_out $end
$var wire 1 T5 nand2_p3p2g1_out $end
$var wire 1 U5 nand3_G_0_out $end
$var wire 1 V5 nand2_p1g0_out $end
$var wire 1 W5 nor2_G_0_out $end
$var wire 1 X5 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 B5 in1 $end
$var wire 1 I5 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 A5 in1 $end
$var wire 1 #5 in2 $end
$var wire 1 M5 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 I5 in1 $end
$var wire 1 M5 in2 $end
$var wire 1 >5 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 D5 in1 $end
$var wire 1 J5 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 C5 in1 $end
$var wire 1 >5 in2 $end
$var wire 1 N5 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 J5 in1 $end
$var wire 1 N5 in2 $end
$var wire 1 ?5 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 F5 in1 $end
$var wire 1 K5 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 E5 in1 $end
$var wire 1 ?5 in2 $end
$var wire 1 O5 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 K5 in1 $end
$var wire 1 O5 in2 $end
$var wire 1 @5 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 H5 in1 $end
$var wire 1 L5 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 G5 in1 $end
$var wire 1 @5 in2 $end
$var wire 1 P5 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 L5 in1 $end
$var wire 1 P5 in2 $end
$var wire 1 =5 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 G5 in1 $end
$var wire 1 E5 in2 $end
$var wire 1 Q5 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 C5 in1 $end
$var wire 1 A5 in2 $end
$var wire 1 R5 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 Q5 in1 $end
$var wire 1 R5 in2 $end
$var wire 1 (5 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 G5 in1 $end
$var wire 1 F5 in2 $end
$var wire 1 S5 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 G5 in1 $end
$var wire 1 E5 in2 $end
$var wire 1 D5 in3 $end
$var wire 1 T5 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 L5 in1 $end
$var wire 1 S5 in2 $end
$var wire 1 T5 in3 $end
$var wire 1 U5 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 C5 in1 $end
$var wire 1 B5 in2 $end
$var wire 1 V5 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 Q5 in1 $end
$var wire 1 V5 in2 $end
$var wire 1 W5 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 U5 in1 $end
$var wire 1 W5 in2 $end
$var wire 1 X5 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 X5 in1 $end
$var wire 1 05 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 >$ A $end
$var wire 1 "5 B $end
$var wire 1 #5 C_in $end
$var wire 1 A5 p $end
$var wire 1 B5 g $end
$var wire 1 f. S $end
$var wire 1 Y5 C_out $end
$var wire 1 Z5 g_bar $end
$var wire 1 [5 p_bar $end
$var wire 1 \5 nand2_1_out $end
$var wire 1 ]5 nand2_2_out $end
$var wire 1 ^5 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 >$ in1 $end
$var wire 1 "5 in2 $end
$var wire 1 Z5 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 Z5 in1 $end
$var wire 1 B5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 >$ in1 $end
$var wire 1 "5 in2 $end
$var wire 1 [5 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 [5 in1 $end
$var wire 1 A5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 >$ in1 $end
$var wire 1 "5 in2 $end
$var wire 1 \5 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 >$ in1 $end
$var wire 1 #5 in2 $end
$var wire 1 ]5 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 "5 in1 $end
$var wire 1 #5 in2 $end
$var wire 1 ^5 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 \5 in1 $end
$var wire 1 ]5 in2 $end
$var wire 1 ^5 in3 $end
$var wire 1 Y5 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 >$ in1 $end
$var wire 1 "5 in2 $end
$var wire 1 #5 in3 $end
$var wire 1 f. out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 =$ A $end
$var wire 1 !5 B $end
$var wire 1 >5 C_in $end
$var wire 1 C5 p $end
$var wire 1 D5 g $end
$var wire 1 e. S $end
$var wire 1 _5 C_out $end
$var wire 1 `5 g_bar $end
$var wire 1 a5 p_bar $end
$var wire 1 b5 nand2_1_out $end
$var wire 1 c5 nand2_2_out $end
$var wire 1 d5 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =$ in1 $end
$var wire 1 !5 in2 $end
$var wire 1 `5 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 `5 in1 $end
$var wire 1 D5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =$ in1 $end
$var wire 1 !5 in2 $end
$var wire 1 a5 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 a5 in1 $end
$var wire 1 C5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =$ in1 $end
$var wire 1 !5 in2 $end
$var wire 1 b5 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =$ in1 $end
$var wire 1 >5 in2 $end
$var wire 1 c5 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 !5 in1 $end
$var wire 1 >5 in2 $end
$var wire 1 d5 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 b5 in1 $end
$var wire 1 c5 in2 $end
$var wire 1 d5 in3 $end
$var wire 1 _5 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =$ in1 $end
$var wire 1 !5 in2 $end
$var wire 1 >5 in3 $end
$var wire 1 e. out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 <$ A $end
$var wire 1 ~4 B $end
$var wire 1 ?5 C_in $end
$var wire 1 E5 p $end
$var wire 1 F5 g $end
$var wire 1 d. S $end
$var wire 1 e5 C_out $end
$var wire 1 f5 g_bar $end
$var wire 1 g5 p_bar $end
$var wire 1 h5 nand2_1_out $end
$var wire 1 i5 nand2_2_out $end
$var wire 1 j5 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <$ in1 $end
$var wire 1 ~4 in2 $end
$var wire 1 f5 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 f5 in1 $end
$var wire 1 F5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <$ in1 $end
$var wire 1 ~4 in2 $end
$var wire 1 g5 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 g5 in1 $end
$var wire 1 E5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <$ in1 $end
$var wire 1 ~4 in2 $end
$var wire 1 h5 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <$ in1 $end
$var wire 1 ?5 in2 $end
$var wire 1 i5 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ~4 in1 $end
$var wire 1 ?5 in2 $end
$var wire 1 j5 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 h5 in1 $end
$var wire 1 i5 in2 $end
$var wire 1 j5 in3 $end
$var wire 1 e5 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <$ in1 $end
$var wire 1 ~4 in2 $end
$var wire 1 ?5 in3 $end
$var wire 1 d. out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 ;$ A $end
$var wire 1 }4 B $end
$var wire 1 @5 C_in $end
$var wire 1 G5 p $end
$var wire 1 H5 g $end
$var wire 1 c. S $end
$var wire 1 k5 C_out $end
$var wire 1 l5 g_bar $end
$var wire 1 m5 p_bar $end
$var wire 1 n5 nand2_1_out $end
$var wire 1 o5 nand2_2_out $end
$var wire 1 p5 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;$ in1 $end
$var wire 1 }4 in2 $end
$var wire 1 l5 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 l5 in1 $end
$var wire 1 H5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;$ in1 $end
$var wire 1 }4 in2 $end
$var wire 1 m5 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 m5 in1 $end
$var wire 1 G5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;$ in1 $end
$var wire 1 }4 in2 $end
$var wire 1 n5 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;$ in1 $end
$var wire 1 @5 in2 $end
$var wire 1 o5 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 }4 in1 $end
$var wire 1 @5 in2 $end
$var wire 1 p5 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 n5 in1 $end
$var wire 1 o5 in2 $end
$var wire 1 p5 in3 $end
$var wire 1 k5 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;$ in1 $end
$var wire 1 }4 in2 $end
$var wire 1 @5 in3 $end
$var wire 1 c. out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 q5 N $end
$var wire 1 7$ A [3] $end
$var wire 1 8$ A [2] $end
$var wire 1 9$ A [1] $end
$var wire 1 :$ A [0] $end
$var wire 1 y4 B [3] $end
$var wire 1 z4 B [2] $end
$var wire 1 {4 B [1] $end
$var wire 1 |4 B [0] $end
$var wire 1 %5 C_in $end
$var wire 1 _. S [3] $end
$var wire 1 `. S [2] $end
$var wire 1 a. S [1] $end
$var wire 1 b. S [0] $end
$var wire 1 *5 P $end
$var wire 1 25 G $end
$var wire 1 r5 C_out $end
$var wire 1 s5 c0 $end
$var wire 1 t5 c1 $end
$var wire 1 u5 c2 $end
$var wire 1 v5 p0 $end
$var wire 1 w5 g0 $end
$var wire 1 x5 p1 $end
$var wire 1 y5 g1 $end
$var wire 1 z5 p2 $end
$var wire 1 {5 g2 $end
$var wire 1 |5 p3 $end
$var wire 1 }5 g3 $end
$var wire 1 ~5 g0_bar $end
$var wire 1 !6 g1_bar $end
$var wire 1 "6 g2_bar $end
$var wire 1 #6 g3_bar $end
$var wire 1 $6 nand2_c0_0_out $end
$var wire 1 %6 nand2_c1_0_out $end
$var wire 1 &6 nand2_c2_0_out $end
$var wire 1 '6 nand2_c3_0_out $end
$var wire 1 (6 nand2_p3_p2 $end
$var wire 1 )6 nand2_p1_p0 $end
$var wire 1 *6 nand2_p3g2_out $end
$var wire 1 +6 nand2_p3p2g1_out $end
$var wire 1 ,6 nand3_G_0_out $end
$var wire 1 -6 nand2_p1g0_out $end
$var wire 1 .6 nor2_G_0_out $end
$var wire 1 /6 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 w5 in1 $end
$var wire 1 ~5 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 v5 in1 $end
$var wire 1 %5 in2 $end
$var wire 1 $6 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ~5 in1 $end
$var wire 1 $6 in2 $end
$var wire 1 s5 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 y5 in1 $end
$var wire 1 !6 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 x5 in1 $end
$var wire 1 s5 in2 $end
$var wire 1 %6 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 !6 in1 $end
$var wire 1 %6 in2 $end
$var wire 1 t5 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 {5 in1 $end
$var wire 1 "6 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 z5 in1 $end
$var wire 1 t5 in2 $end
$var wire 1 &6 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 "6 in1 $end
$var wire 1 &6 in2 $end
$var wire 1 u5 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 }5 in1 $end
$var wire 1 #6 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 |5 in1 $end
$var wire 1 u5 in2 $end
$var wire 1 '6 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 #6 in1 $end
$var wire 1 '6 in2 $end
$var wire 1 r5 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 |5 in1 $end
$var wire 1 z5 in2 $end
$var wire 1 (6 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 x5 in1 $end
$var wire 1 v5 in2 $end
$var wire 1 )6 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 (6 in1 $end
$var wire 1 )6 in2 $end
$var wire 1 *5 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 |5 in1 $end
$var wire 1 {5 in2 $end
$var wire 1 *6 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 |5 in1 $end
$var wire 1 z5 in2 $end
$var wire 1 y5 in3 $end
$var wire 1 +6 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 #6 in1 $end
$var wire 1 *6 in2 $end
$var wire 1 +6 in3 $end
$var wire 1 ,6 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 x5 in1 $end
$var wire 1 w5 in2 $end
$var wire 1 -6 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 (6 in1 $end
$var wire 1 -6 in2 $end
$var wire 1 .6 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 ,6 in1 $end
$var wire 1 .6 in2 $end
$var wire 1 /6 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 /6 in1 $end
$var wire 1 25 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 :$ A $end
$var wire 1 |4 B $end
$var wire 1 %5 C_in $end
$var wire 1 v5 p $end
$var wire 1 w5 g $end
$var wire 1 b. S $end
$var wire 1 06 C_out $end
$var wire 1 16 g_bar $end
$var wire 1 26 p_bar $end
$var wire 1 36 nand2_1_out $end
$var wire 1 46 nand2_2_out $end
$var wire 1 56 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :$ in1 $end
$var wire 1 |4 in2 $end
$var wire 1 16 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 16 in1 $end
$var wire 1 w5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :$ in1 $end
$var wire 1 |4 in2 $end
$var wire 1 26 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 26 in1 $end
$var wire 1 v5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :$ in1 $end
$var wire 1 |4 in2 $end
$var wire 1 36 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :$ in1 $end
$var wire 1 %5 in2 $end
$var wire 1 46 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 |4 in1 $end
$var wire 1 %5 in2 $end
$var wire 1 56 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 36 in1 $end
$var wire 1 46 in2 $end
$var wire 1 56 in3 $end
$var wire 1 06 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :$ in1 $end
$var wire 1 |4 in2 $end
$var wire 1 %5 in3 $end
$var wire 1 b. out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 9$ A $end
$var wire 1 {4 B $end
$var wire 1 s5 C_in $end
$var wire 1 x5 p $end
$var wire 1 y5 g $end
$var wire 1 a. S $end
$var wire 1 66 C_out $end
$var wire 1 76 g_bar $end
$var wire 1 86 p_bar $end
$var wire 1 96 nand2_1_out $end
$var wire 1 :6 nand2_2_out $end
$var wire 1 ;6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 9$ in1 $end
$var wire 1 {4 in2 $end
$var wire 1 76 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 76 in1 $end
$var wire 1 y5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 9$ in1 $end
$var wire 1 {4 in2 $end
$var wire 1 86 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 86 in1 $end
$var wire 1 x5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 9$ in1 $end
$var wire 1 {4 in2 $end
$var wire 1 96 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 9$ in1 $end
$var wire 1 s5 in2 $end
$var wire 1 :6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 {4 in1 $end
$var wire 1 s5 in2 $end
$var wire 1 ;6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 96 in1 $end
$var wire 1 :6 in2 $end
$var wire 1 ;6 in3 $end
$var wire 1 66 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 9$ in1 $end
$var wire 1 {4 in2 $end
$var wire 1 s5 in3 $end
$var wire 1 a. out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 8$ A $end
$var wire 1 z4 B $end
$var wire 1 t5 C_in $end
$var wire 1 z5 p $end
$var wire 1 {5 g $end
$var wire 1 `. S $end
$var wire 1 <6 C_out $end
$var wire 1 =6 g_bar $end
$var wire 1 >6 p_bar $end
$var wire 1 ?6 nand2_1_out $end
$var wire 1 @6 nand2_2_out $end
$var wire 1 A6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 8$ in1 $end
$var wire 1 z4 in2 $end
$var wire 1 =6 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 =6 in1 $end
$var wire 1 {5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 8$ in1 $end
$var wire 1 z4 in2 $end
$var wire 1 >6 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 >6 in1 $end
$var wire 1 z5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 8$ in1 $end
$var wire 1 z4 in2 $end
$var wire 1 ?6 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 8$ in1 $end
$var wire 1 t5 in2 $end
$var wire 1 @6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 z4 in1 $end
$var wire 1 t5 in2 $end
$var wire 1 A6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ?6 in1 $end
$var wire 1 @6 in2 $end
$var wire 1 A6 in3 $end
$var wire 1 <6 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 8$ in1 $end
$var wire 1 z4 in2 $end
$var wire 1 t5 in3 $end
$var wire 1 `. out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 7$ A $end
$var wire 1 y4 B $end
$var wire 1 u5 C_in $end
$var wire 1 |5 p $end
$var wire 1 }5 g $end
$var wire 1 _. S $end
$var wire 1 B6 C_out $end
$var wire 1 C6 g_bar $end
$var wire 1 D6 p_bar $end
$var wire 1 E6 nand2_1_out $end
$var wire 1 F6 nand2_2_out $end
$var wire 1 G6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 7$ in1 $end
$var wire 1 y4 in2 $end
$var wire 1 C6 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 C6 in1 $end
$var wire 1 }5 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 7$ in1 $end
$var wire 1 y4 in2 $end
$var wire 1 D6 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 D6 in1 $end
$var wire 1 |5 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 7$ in1 $end
$var wire 1 y4 in2 $end
$var wire 1 E6 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 7$ in1 $end
$var wire 1 u5 in2 $end
$var wire 1 F6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 y4 in1 $end
$var wire 1 u5 in2 $end
$var wire 1 G6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 E6 in1 $end
$var wire 1 F6 in2 $end
$var wire 1 G6 in3 $end
$var wire 1 B6 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 7$ in1 $end
$var wire 1 y4 in2 $end
$var wire 1 u5 in3 $end
$var wire 1 _. out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 H6 N $end
$var wire 1 3$ A [3] $end
$var wire 1 4$ A [2] $end
$var wire 1 5$ A [1] $end
$var wire 1 6$ A [0] $end
$var wire 1 u4 B [3] $end
$var wire 1 v4 B [2] $end
$var wire 1 w4 B [1] $end
$var wire 1 x4 B [0] $end
$var wire 1 &5 C_in $end
$var wire 1 [. S [3] $end
$var wire 1 \. S [2] $end
$var wire 1 ]. S [1] $end
$var wire 1 ^. S [0] $end
$var wire 1 ,5 P $end
$var wire 1 45 G $end
$var wire 1 I6 C_out $end
$var wire 1 J6 c0 $end
$var wire 1 K6 c1 $end
$var wire 1 L6 c2 $end
$var wire 1 M6 p0 $end
$var wire 1 N6 g0 $end
$var wire 1 O6 p1 $end
$var wire 1 P6 g1 $end
$var wire 1 Q6 p2 $end
$var wire 1 R6 g2 $end
$var wire 1 S6 p3 $end
$var wire 1 T6 g3 $end
$var wire 1 U6 g0_bar $end
$var wire 1 V6 g1_bar $end
$var wire 1 W6 g2_bar $end
$var wire 1 X6 g3_bar $end
$var wire 1 Y6 nand2_c0_0_out $end
$var wire 1 Z6 nand2_c1_0_out $end
$var wire 1 [6 nand2_c2_0_out $end
$var wire 1 \6 nand2_c3_0_out $end
$var wire 1 ]6 nand2_p3_p2 $end
$var wire 1 ^6 nand2_p1_p0 $end
$var wire 1 _6 nand2_p3g2_out $end
$var wire 1 `6 nand2_p3p2g1_out $end
$var wire 1 a6 nand3_G_0_out $end
$var wire 1 b6 nand2_p1g0_out $end
$var wire 1 c6 nor2_G_0_out $end
$var wire 1 d6 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 N6 in1 $end
$var wire 1 U6 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 M6 in1 $end
$var wire 1 &5 in2 $end
$var wire 1 Y6 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 U6 in1 $end
$var wire 1 Y6 in2 $end
$var wire 1 J6 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 P6 in1 $end
$var wire 1 V6 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 O6 in1 $end
$var wire 1 J6 in2 $end
$var wire 1 Z6 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 V6 in1 $end
$var wire 1 Z6 in2 $end
$var wire 1 K6 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 R6 in1 $end
$var wire 1 W6 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 Q6 in1 $end
$var wire 1 K6 in2 $end
$var wire 1 [6 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 W6 in1 $end
$var wire 1 [6 in2 $end
$var wire 1 L6 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 T6 in1 $end
$var wire 1 X6 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 S6 in1 $end
$var wire 1 L6 in2 $end
$var wire 1 \6 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 X6 in1 $end
$var wire 1 \6 in2 $end
$var wire 1 I6 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 S6 in1 $end
$var wire 1 Q6 in2 $end
$var wire 1 ]6 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 O6 in1 $end
$var wire 1 M6 in2 $end
$var wire 1 ^6 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 ]6 in1 $end
$var wire 1 ^6 in2 $end
$var wire 1 ,5 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 S6 in1 $end
$var wire 1 R6 in2 $end
$var wire 1 _6 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 S6 in1 $end
$var wire 1 Q6 in2 $end
$var wire 1 P6 in3 $end
$var wire 1 `6 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 X6 in1 $end
$var wire 1 _6 in2 $end
$var wire 1 `6 in3 $end
$var wire 1 a6 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 O6 in1 $end
$var wire 1 N6 in2 $end
$var wire 1 b6 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 ]6 in1 $end
$var wire 1 b6 in2 $end
$var wire 1 c6 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 a6 in1 $end
$var wire 1 c6 in2 $end
$var wire 1 d6 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 d6 in1 $end
$var wire 1 45 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 6$ A $end
$var wire 1 x4 B $end
$var wire 1 &5 C_in $end
$var wire 1 M6 p $end
$var wire 1 N6 g $end
$var wire 1 ^. S $end
$var wire 1 e6 C_out $end
$var wire 1 f6 g_bar $end
$var wire 1 g6 p_bar $end
$var wire 1 h6 nand2_1_out $end
$var wire 1 i6 nand2_2_out $end
$var wire 1 j6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 6$ in1 $end
$var wire 1 x4 in2 $end
$var wire 1 f6 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 f6 in1 $end
$var wire 1 N6 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 6$ in1 $end
$var wire 1 x4 in2 $end
$var wire 1 g6 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 g6 in1 $end
$var wire 1 M6 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 6$ in1 $end
$var wire 1 x4 in2 $end
$var wire 1 h6 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 6$ in1 $end
$var wire 1 &5 in2 $end
$var wire 1 i6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 x4 in1 $end
$var wire 1 &5 in2 $end
$var wire 1 j6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 h6 in1 $end
$var wire 1 i6 in2 $end
$var wire 1 j6 in3 $end
$var wire 1 e6 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 6$ in1 $end
$var wire 1 x4 in2 $end
$var wire 1 &5 in3 $end
$var wire 1 ^. out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 5$ A $end
$var wire 1 w4 B $end
$var wire 1 J6 C_in $end
$var wire 1 O6 p $end
$var wire 1 P6 g $end
$var wire 1 ]. S $end
$var wire 1 k6 C_out $end
$var wire 1 l6 g_bar $end
$var wire 1 m6 p_bar $end
$var wire 1 n6 nand2_1_out $end
$var wire 1 o6 nand2_2_out $end
$var wire 1 p6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 5$ in1 $end
$var wire 1 w4 in2 $end
$var wire 1 l6 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 l6 in1 $end
$var wire 1 P6 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 5$ in1 $end
$var wire 1 w4 in2 $end
$var wire 1 m6 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 m6 in1 $end
$var wire 1 O6 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 5$ in1 $end
$var wire 1 w4 in2 $end
$var wire 1 n6 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 5$ in1 $end
$var wire 1 J6 in2 $end
$var wire 1 o6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 w4 in1 $end
$var wire 1 J6 in2 $end
$var wire 1 p6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 n6 in1 $end
$var wire 1 o6 in2 $end
$var wire 1 p6 in3 $end
$var wire 1 k6 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 5$ in1 $end
$var wire 1 w4 in2 $end
$var wire 1 J6 in3 $end
$var wire 1 ]. out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 4$ A $end
$var wire 1 v4 B $end
$var wire 1 K6 C_in $end
$var wire 1 Q6 p $end
$var wire 1 R6 g $end
$var wire 1 \. S $end
$var wire 1 q6 C_out $end
$var wire 1 r6 g_bar $end
$var wire 1 s6 p_bar $end
$var wire 1 t6 nand2_1_out $end
$var wire 1 u6 nand2_2_out $end
$var wire 1 v6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 4$ in1 $end
$var wire 1 v4 in2 $end
$var wire 1 r6 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 r6 in1 $end
$var wire 1 R6 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 4$ in1 $end
$var wire 1 v4 in2 $end
$var wire 1 s6 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 s6 in1 $end
$var wire 1 Q6 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 4$ in1 $end
$var wire 1 v4 in2 $end
$var wire 1 t6 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 4$ in1 $end
$var wire 1 K6 in2 $end
$var wire 1 u6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 v4 in1 $end
$var wire 1 K6 in2 $end
$var wire 1 v6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 t6 in1 $end
$var wire 1 u6 in2 $end
$var wire 1 v6 in3 $end
$var wire 1 q6 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 4$ in1 $end
$var wire 1 v4 in2 $end
$var wire 1 K6 in3 $end
$var wire 1 \. out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 3$ A $end
$var wire 1 u4 B $end
$var wire 1 L6 C_in $end
$var wire 1 S6 p $end
$var wire 1 T6 g $end
$var wire 1 [. S $end
$var wire 1 w6 C_out $end
$var wire 1 x6 g_bar $end
$var wire 1 y6 p_bar $end
$var wire 1 z6 nand2_1_out $end
$var wire 1 {6 nand2_2_out $end
$var wire 1 |6 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 3$ in1 $end
$var wire 1 u4 in2 $end
$var wire 1 x6 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 x6 in1 $end
$var wire 1 T6 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 3$ in1 $end
$var wire 1 u4 in2 $end
$var wire 1 y6 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 y6 in1 $end
$var wire 1 S6 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 3$ in1 $end
$var wire 1 u4 in2 $end
$var wire 1 z6 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 3$ in1 $end
$var wire 1 L6 in2 $end
$var wire 1 {6 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 u4 in1 $end
$var wire 1 L6 in2 $end
$var wire 1 |6 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 z6 in1 $end
$var wire 1 {6 in2 $end
$var wire 1 |6 in3 $end
$var wire 1 w6 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 3$ in1 $end
$var wire 1 u4 in2 $end
$var wire 1 L6 in3 $end
$var wire 1 [. out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 }6 N $end
$var wire 1 /$ A [3] $end
$var wire 1 0$ A [2] $end
$var wire 1 1$ A [1] $end
$var wire 1 2$ A [0] $end
$var wire 1 q4 B [3] $end
$var wire 1 r4 B [2] $end
$var wire 1 s4 B [1] $end
$var wire 1 t4 B [0] $end
$var wire 1 '5 C_in $end
$var wire 1 W. S [3] $end
$var wire 1 X. S [2] $end
$var wire 1 Y. S [1] $end
$var wire 1 Z. S [0] $end
$var wire 1 .5 P $end
$var wire 1 65 G $end
$var wire 1 ~6 C_out $end
$var wire 1 !7 c0 $end
$var wire 1 "7 c1 $end
$var wire 1 #7 c2 $end
$var wire 1 $7 p0 $end
$var wire 1 %7 g0 $end
$var wire 1 &7 p1 $end
$var wire 1 '7 g1 $end
$var wire 1 (7 p2 $end
$var wire 1 )7 g2 $end
$var wire 1 *7 p3 $end
$var wire 1 +7 g3 $end
$var wire 1 ,7 g0_bar $end
$var wire 1 -7 g1_bar $end
$var wire 1 .7 g2_bar $end
$var wire 1 /7 g3_bar $end
$var wire 1 07 nand2_c0_0_out $end
$var wire 1 17 nand2_c1_0_out $end
$var wire 1 27 nand2_c2_0_out $end
$var wire 1 37 nand2_c3_0_out $end
$var wire 1 47 nand2_p3_p2 $end
$var wire 1 57 nand2_p1_p0 $end
$var wire 1 67 nand2_p3g2_out $end
$var wire 1 77 nand2_p3p2g1_out $end
$var wire 1 87 nand3_G_0_out $end
$var wire 1 97 nand2_p1g0_out $end
$var wire 1 :7 nor2_G_0_out $end
$var wire 1 ;7 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 %7 in1 $end
$var wire 1 ,7 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 $7 in1 $end
$var wire 1 '5 in2 $end
$var wire 1 07 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ,7 in1 $end
$var wire 1 07 in2 $end
$var wire 1 !7 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 '7 in1 $end
$var wire 1 -7 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 &7 in1 $end
$var wire 1 !7 in2 $end
$var wire 1 17 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 -7 in1 $end
$var wire 1 17 in2 $end
$var wire 1 "7 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 )7 in1 $end
$var wire 1 .7 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 (7 in1 $end
$var wire 1 "7 in2 $end
$var wire 1 27 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 .7 in1 $end
$var wire 1 27 in2 $end
$var wire 1 #7 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 +7 in1 $end
$var wire 1 /7 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 *7 in1 $end
$var wire 1 #7 in2 $end
$var wire 1 37 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 /7 in1 $end
$var wire 1 37 in2 $end
$var wire 1 ~6 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 *7 in1 $end
$var wire 1 (7 in2 $end
$var wire 1 47 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 &7 in1 $end
$var wire 1 $7 in2 $end
$var wire 1 57 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 47 in1 $end
$var wire 1 57 in2 $end
$var wire 1 .5 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 *7 in1 $end
$var wire 1 )7 in2 $end
$var wire 1 67 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 *7 in1 $end
$var wire 1 (7 in2 $end
$var wire 1 '7 in3 $end
$var wire 1 77 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 /7 in1 $end
$var wire 1 67 in2 $end
$var wire 1 77 in3 $end
$var wire 1 87 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 &7 in1 $end
$var wire 1 %7 in2 $end
$var wire 1 97 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 47 in1 $end
$var wire 1 97 in2 $end
$var wire 1 :7 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 87 in1 $end
$var wire 1 :7 in2 $end
$var wire 1 ;7 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ;7 in1 $end
$var wire 1 65 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 2$ A $end
$var wire 1 t4 B $end
$var wire 1 '5 C_in $end
$var wire 1 $7 p $end
$var wire 1 %7 g $end
$var wire 1 Z. S $end
$var wire 1 <7 C_out $end
$var wire 1 =7 g_bar $end
$var wire 1 >7 p_bar $end
$var wire 1 ?7 nand2_1_out $end
$var wire 1 @7 nand2_2_out $end
$var wire 1 A7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 2$ in1 $end
$var wire 1 t4 in2 $end
$var wire 1 =7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 =7 in1 $end
$var wire 1 %7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 2$ in1 $end
$var wire 1 t4 in2 $end
$var wire 1 >7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 >7 in1 $end
$var wire 1 $7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 2$ in1 $end
$var wire 1 t4 in2 $end
$var wire 1 ?7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 2$ in1 $end
$var wire 1 '5 in2 $end
$var wire 1 @7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 t4 in1 $end
$var wire 1 '5 in2 $end
$var wire 1 A7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ?7 in1 $end
$var wire 1 @7 in2 $end
$var wire 1 A7 in3 $end
$var wire 1 <7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 2$ in1 $end
$var wire 1 t4 in2 $end
$var wire 1 '5 in3 $end
$var wire 1 Z. out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 1$ A $end
$var wire 1 s4 B $end
$var wire 1 !7 C_in $end
$var wire 1 &7 p $end
$var wire 1 '7 g $end
$var wire 1 Y. S $end
$var wire 1 B7 C_out $end
$var wire 1 C7 g_bar $end
$var wire 1 D7 p_bar $end
$var wire 1 E7 nand2_1_out $end
$var wire 1 F7 nand2_2_out $end
$var wire 1 G7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 1$ in1 $end
$var wire 1 s4 in2 $end
$var wire 1 C7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 C7 in1 $end
$var wire 1 '7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 1$ in1 $end
$var wire 1 s4 in2 $end
$var wire 1 D7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 D7 in1 $end
$var wire 1 &7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 1$ in1 $end
$var wire 1 s4 in2 $end
$var wire 1 E7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 1$ in1 $end
$var wire 1 !7 in2 $end
$var wire 1 F7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 s4 in1 $end
$var wire 1 !7 in2 $end
$var wire 1 G7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 E7 in1 $end
$var wire 1 F7 in2 $end
$var wire 1 G7 in3 $end
$var wire 1 B7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 1$ in1 $end
$var wire 1 s4 in2 $end
$var wire 1 !7 in3 $end
$var wire 1 Y. out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 0$ A $end
$var wire 1 r4 B $end
$var wire 1 "7 C_in $end
$var wire 1 (7 p $end
$var wire 1 )7 g $end
$var wire 1 X. S $end
$var wire 1 H7 C_out $end
$var wire 1 I7 g_bar $end
$var wire 1 J7 p_bar $end
$var wire 1 K7 nand2_1_out $end
$var wire 1 L7 nand2_2_out $end
$var wire 1 M7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 0$ in1 $end
$var wire 1 r4 in2 $end
$var wire 1 I7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 I7 in1 $end
$var wire 1 )7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 0$ in1 $end
$var wire 1 r4 in2 $end
$var wire 1 J7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 J7 in1 $end
$var wire 1 (7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 0$ in1 $end
$var wire 1 r4 in2 $end
$var wire 1 K7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 0$ in1 $end
$var wire 1 "7 in2 $end
$var wire 1 L7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 r4 in1 $end
$var wire 1 "7 in2 $end
$var wire 1 M7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 K7 in1 $end
$var wire 1 L7 in2 $end
$var wire 1 M7 in3 $end
$var wire 1 H7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 0$ in1 $end
$var wire 1 r4 in2 $end
$var wire 1 "7 in3 $end
$var wire 1 X. out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 /$ A $end
$var wire 1 q4 B $end
$var wire 1 #7 C_in $end
$var wire 1 *7 p $end
$var wire 1 +7 g $end
$var wire 1 W. S $end
$var wire 1 N7 C_out $end
$var wire 1 O7 g_bar $end
$var wire 1 P7 p_bar $end
$var wire 1 Q7 nand2_1_out $end
$var wire 1 R7 nand2_2_out $end
$var wire 1 S7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 /$ in1 $end
$var wire 1 q4 in2 $end
$var wire 1 O7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 O7 in1 $end
$var wire 1 +7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 /$ in1 $end
$var wire 1 q4 in2 $end
$var wire 1 P7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 P7 in1 $end
$var wire 1 *7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 /$ in1 $end
$var wire 1 q4 in2 $end
$var wire 1 Q7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 /$ in1 $end
$var wire 1 #7 in2 $end
$var wire 1 R7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 q4 in1 $end
$var wire 1 #7 in2 $end
$var wire 1 S7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 Q7 in1 $end
$var wire 1 R7 in2 $end
$var wire 1 S7 in3 $end
$var wire 1 N7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 /$ in1 $end
$var wire 1 q4 in2 $end
$var wire 1 #7 in3 $end
$var wire 1 W. out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 05 in1 $end
$var wire 1 15 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 (5 in1 $end
$var wire 1 #5 in2 $end
$var wire 1 85 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 15 in1 $end
$var wire 1 85 in2 $end
$var wire 1 %5 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 25 in1 $end
$var wire 1 35 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 *5 in1 $end
$var wire 1 %5 in2 $end
$var wire 1 95 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 35 in1 $end
$var wire 1 95 in2 $end
$var wire 1 &5 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 45 in1 $end
$var wire 1 55 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 ,5 in1 $end
$var wire 1 &5 in2 $end
$var wire 1 :5 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 55 in1 $end
$var wire 1 :5 in2 $end
$var wire 1 '5 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 65 in1 $end
$var wire 1 75 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 .5 in1 $end
$var wire 1 '5 in2 $end
$var wire 1 ;5 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 75 in1 $end
$var wire 1 ;5 in2 $end
$var wire 1 $5 out $end
$upscope $end
$upscope $end
$upscope $end

$scope module memoryStage $end
$var wire 1 7! memRead $end
$var wire 1 6! memWrite $end
$var wire 1 8! memToReg $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var wire 1 ?! halt $end
$var wire 1 M# wrData [15] $end
$var wire 1 N# wrData [14] $end
$var wire 1 O# wrData [13] $end
$var wire 1 P# wrData [12] $end
$var wire 1 Q# wrData [11] $end
$var wire 1 R# wrData [10] $end
$var wire 1 S# wrData [9] $end
$var wire 1 T# wrData [8] $end
$var wire 1 U# wrData [7] $end
$var wire 1 V# wrData [6] $end
$var wire 1 W# wrData [5] $end
$var wire 1 X# wrData [4] $end
$var wire 1 Y# wrData [3] $end
$var wire 1 Z# wrData [2] $end
$var wire 1 [# wrData [1] $end
$var wire 1 \# wrData [0] $end
$var wire 1 [" aluOut [15] $end
$var wire 1 \" aluOut [14] $end
$var wire 1 ]" aluOut [13] $end
$var wire 1 ^" aluOut [12] $end
$var wire 1 _" aluOut [11] $end
$var wire 1 `" aluOut [10] $end
$var wire 1 a" aluOut [9] $end
$var wire 1 b" aluOut [8] $end
$var wire 1 c" aluOut [7] $end
$var wire 1 d" aluOut [6] $end
$var wire 1 e" aluOut [5] $end
$var wire 1 f" aluOut [4] $end
$var wire 1 g" aluOut [3] $end
$var wire 1 h" aluOut [2] $end
$var wire 1 i" aluOut [1] $end
$var wire 1 j" aluOut [0] $end
$var wire 1 }# memoryOut [15] $end
$var wire 1 ~# memoryOut [14] $end
$var wire 1 !$ memoryOut [13] $end
$var wire 1 "$ memoryOut [12] $end
$var wire 1 #$ memoryOut [11] $end
$var wire 1 $$ memoryOut [10] $end
$var wire 1 %$ memoryOut [9] $end
$var wire 1 &$ memoryOut [8] $end
$var wire 1 '$ memoryOut [7] $end
$var wire 1 ($ memoryOut [6] $end
$var wire 1 )$ memoryOut [5] $end
$var wire 1 *$ memoryOut [4] $end
$var wire 1 +$ memoryOut [3] $end
$var wire 1 ,$ memoryOut [2] $end
$var wire 1 -$ memoryOut [1] $end
$var wire 1 .$ memoryOut [0] $end

$scope module data_mem $end
$var wire 1 }# data_out [15] $end
$var wire 1 ~# data_out [14] $end
$var wire 1 !$ data_out [13] $end
$var wire 1 "$ data_out [12] $end
$var wire 1 #$ data_out [11] $end
$var wire 1 $$ data_out [10] $end
$var wire 1 %$ data_out [9] $end
$var wire 1 &$ data_out [8] $end
$var wire 1 '$ data_out [7] $end
$var wire 1 ($ data_out [6] $end
$var wire 1 )$ data_out [5] $end
$var wire 1 *$ data_out [4] $end
$var wire 1 +$ data_out [3] $end
$var wire 1 ,$ data_out [2] $end
$var wire 1 -$ data_out [1] $end
$var wire 1 .$ data_out [0] $end
$var wire 1 M# data_in [15] $end
$var wire 1 N# data_in [14] $end
$var wire 1 O# data_in [13] $end
$var wire 1 P# data_in [12] $end
$var wire 1 Q# data_in [11] $end
$var wire 1 R# data_in [10] $end
$var wire 1 S# data_in [9] $end
$var wire 1 T# data_in [8] $end
$var wire 1 U# data_in [7] $end
$var wire 1 V# data_in [6] $end
$var wire 1 W# data_in [5] $end
$var wire 1 X# data_in [4] $end
$var wire 1 Y# data_in [3] $end
$var wire 1 Z# data_in [2] $end
$var wire 1 [# data_in [1] $end
$var wire 1 \# data_in [0] $end
$var wire 1 [" addr [15] $end
$var wire 1 \" addr [14] $end
$var wire 1 ]" addr [13] $end
$var wire 1 ^" addr [12] $end
$var wire 1 _" addr [11] $end
$var wire 1 `" addr [10] $end
$var wire 1 a" addr [9] $end
$var wire 1 b" addr [8] $end
$var wire 1 c" addr [7] $end
$var wire 1 d" addr [6] $end
$var wire 1 e" addr [5] $end
$var wire 1 f" addr [4] $end
$var wire 1 g" addr [3] $end
$var wire 1 h" addr [2] $end
$var wire 1 i" addr [1] $end
$var wire 1 j" addr [0] $end
$var wire 1 7! enable $end
$var wire 1 6! wr $end
$var wire 1 -! createdump $end
$var wire 1 -! clk $end
$var wire 1 /! rst $end
$var reg 1 T7 loaded $end
$var reg 17 U7 largest [16:0] $end
$var integer 32 V7 mcd $end
$var integer 32 W7 i $end
$upscope $end
$upscope $end

$scope module wbStage $end
$var wire 1 8! memToReg $end
$var wire 1 F! lbi $end
$var wire 1 :! jumpCtl $end
$var wire 1 }# memData [15] $end
$var wire 1 ~# memData [14] $end
$var wire 1 !$ memData [13] $end
$var wire 1 "$ memData [12] $end
$var wire 1 #$ memData [11] $end
$var wire 1 $$ memData [10] $end
$var wire 1 %$ memData [9] $end
$var wire 1 &$ memData [8] $end
$var wire 1 '$ memData [7] $end
$var wire 1 ($ memData [6] $end
$var wire 1 )$ memData [5] $end
$var wire 1 *$ memData [4] $end
$var wire 1 +$ memData [3] $end
$var wire 1 ,$ memData [2] $end
$var wire 1 -$ memData [1] $end
$var wire 1 .$ memData [0] $end
$var wire 1 [" aluOut [15] $end
$var wire 1 \" aluOut [14] $end
$var wire 1 ]" aluOut [13] $end
$var wire 1 ^" aluOut [12] $end
$var wire 1 _" aluOut [11] $end
$var wire 1 `" aluOut [10] $end
$var wire 1 a" aluOut [9] $end
$var wire 1 b" aluOut [8] $end
$var wire 1 c" aluOut [7] $end
$var wire 1 d" aluOut [6] $end
$var wire 1 e" aluOut [5] $end
$var wire 1 f" aluOut [4] $end
$var wire 1 g" aluOut [3] $end
$var wire 1 h" aluOut [2] $end
$var wire 1 i" aluOut [1] $end
$var wire 1 j" aluOut [0] $end
$var wire 1 +" immVal [15] $end
$var wire 1 ," immVal [14] $end
$var wire 1 -" immVal [13] $end
$var wire 1 ." immVal [12] $end
$var wire 1 /" immVal [11] $end
$var wire 1 0" immVal [10] $end
$var wire 1 1" immVal [9] $end
$var wire 1 2" immVal [8] $end
$var wire 1 3" immVal [7] $end
$var wire 1 4" immVal [6] $end
$var wire 1 5" immVal [5] $end
$var wire 1 6" immVal [4] $end
$var wire 1 7" immVal [3] $end
$var wire 1 8" immVal [2] $end
$var wire 1 9" immVal [1] $end
$var wire 1 :" immVal [0] $end
$var wire 1 X7 pc [15] $end
$var wire 1 Y7 pc [14] $end
$var wire 1 Z7 pc [13] $end
$var wire 1 [7 pc [12] $end
$var wire 1 \7 pc [11] $end
$var wire 1 ]7 pc [10] $end
$var wire 1 ^7 pc [9] $end
$var wire 1 _7 pc [8] $end
$var wire 1 `7 pc [7] $end
$var wire 1 a7 pc [6] $end
$var wire 1 b7 pc [5] $end
$var wire 1 c7 pc [4] $end
$var wire 1 d7 pc [3] $end
$var wire 1 e7 pc [2] $end
$var wire 1 f7 pc [1] $end
$var wire 1 g7 pc [0] $end
$var wire 1 m# writeData [15] $end
$var wire 1 n# writeData [14] $end
$var wire 1 o# writeData [13] $end
$var wire 1 p# writeData [12] $end
$var wire 1 q# writeData [11] $end
$var wire 1 r# writeData [10] $end
$var wire 1 s# writeData [9] $end
$var wire 1 t# writeData [8] $end
$var wire 1 u# writeData [7] $end
$var wire 1 v# writeData [6] $end
$var wire 1 w# writeData [5] $end
$var wire 1 x# writeData [4] $end
$var wire 1 y# writeData [3] $end
$var wire 1 z# writeData [2] $end
$var wire 1 {# writeData [1] $end
$var wire 1 |# writeData [0] $end
$var wire 1 h7 inter_writeData [15] $end
$var wire 1 i7 inter_writeData [14] $end
$var wire 1 j7 inter_writeData [13] $end
$var wire 1 k7 inter_writeData [12] $end
$var wire 1 l7 inter_writeData [11] $end
$var wire 1 m7 inter_writeData [10] $end
$var wire 1 n7 inter_writeData [9] $end
$var wire 1 o7 inter_writeData [8] $end
$var wire 1 p7 inter_writeData [7] $end
$var wire 1 q7 inter_writeData [6] $end
$var wire 1 r7 inter_writeData [5] $end
$var wire 1 s7 inter_writeData [4] $end
$var wire 1 t7 inter_writeData [3] $end
$var wire 1 u7 inter_writeData [2] $end
$var wire 1 v7 inter_writeData [1] $end
$var wire 1 w7 inter_writeData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10!
11!
b0 ?$
1B$
1C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
1Q$
0R$
0S$
1T$
1U$
0V$
0W$
0X$
b0 Y$
1|$
b0 }$
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
bx R-
bx S-
b1100100 V.
bx g1
bx h1
bx i1
bx j1
1T7
b0 U7
b10000 "%
b100 L%
b100 #&
b100 X&
b100 /'
b10000 m'
b10000 !0
b11 "0
b10000 k1
b100 l1
b10 m1
b10000 @2
b100 X2
b100 /3
b100 d3
b100 ;4
b10000 p4
b100 <5
b100 q5
b100 H6
b100 }6
b0 *!
b10 +!
b100 ,!
b1 2!
bx ~$
b10000000000000000 !%
bx V7
b10000000000000000 W7
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
0P
0O
1N
0M
0L
1K
1J
0I
1H
0G
0F
0E
0D
0C
1B
1A
1Q
1T
0S
0R
0d
0c
1b
0a
0`
1_
1^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0e
0f
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
0)!
1-!
0.!
1/!
13!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
0C!
0D!
1E!
1F!
zG!
0H!
0I!
0J!
0L!
0K!
zO!
zN!
zM!
zR!
zQ!
zP!
zU!
zT!
zS!
zX!
zW!
zV!
zh!
zg!
zf!
ze!
zd!
zc!
zb!
za!
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
0x!
0w!
1v!
0u!
0t!
1s!
1r!
0q!
1p!
0o!
0n!
0m!
0l!
0k!
1j!
1i!
0*"
1)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0:"
09"
18"
07"
06"
15"
14"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
zJ"
zI"
zH"
zG"
zF"
zE"
zD"
zC"
zB"
zA"
z@"
z?"
z>"
z="
z<"
z;"
zZ"
zY"
zX"
zW"
zV"
zU"
zT"
zS"
zR"
zQ"
zP"
zO"
zN"
zM"
zL"
zK"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
zz"
zy"
zx"
zw"
zv"
zu"
zt"
zs"
zr"
zq"
zp"
zo"
zn"
zm"
zl"
zk"
z,#
z+#
z*#
z)#
z(#
z'#
z&#
z%#
z$#
z##
z"#
z!#
z~"
z}"
z|"
z{"
z<#
z;#
z:#
z9#
z8#
z7#
z6#
z5#
z4#
z3#
z2#
z1#
z0#
z/#
z.#
z-#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
zl#
zk#
zj#
zi#
zh#
zg#
zf#
ze#
zd#
zc#
zb#
za#
z`#
z_#
z^#
z]#
0|#
0{#
1z#
0y#
0x#
1w#
1v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0>$
1=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0y$
1x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
05%
06%
07%
08%
z9%
0:%
z;%
0<%
z=%
0>%
z?%
0@%
1A%
0B%
1C%
0D%
1E%
0F%
1G%
1H%
1I%
1J%
1K%
0N%
0O%
0P%
0Q%
0R%
1S%
0T%
0U%
0V%
0W%
0X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
0e%
1f%
0g%
1h%
1j%
1k%
1l%
1m%
1n%
1p%
0q%
1r%
1s%
1t%
1v%
1w%
1x%
1y%
1z%
1|%
1}%
1~%
1!&
1"&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
0<&
1=&
0>&
1?&
1A&
1B&
1C&
1D&
1E&
1G&
1H&
1I&
1J&
1K&
1M&
1N&
1O&
1P&
1Q&
1S&
1T&
1U&
1V&
1W&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
0q&
1r&
0s&
1t&
1v&
1w&
1x&
1y&
1z&
1|&
1}&
1~&
1!'
1"'
1$'
1%'
1&'
1''
1('
1*'
1+'
1,'
1-'
1.'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
0H'
1I'
0J'
1K'
1M'
1N'
1O'
1P'
1Q'
1S'
1T'
1U'
1V'
1W'
1Y'
1Z'
1['
1\'
1]'
1_'
1`'
1a'
1b'
1c'
1f'
0e'
0d'
1i'
1h'
0g'
1l'
0k'
0j'
zu'
zt'
zs'
zr'
zq'
zp'
zo'
zn'
0}'
1|'
0{'
0z'
0y'
0x'
0w'
0v'
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x?(
x>(
x=(
x<(
x;(
x:(
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
xO(
xN(
xM(
xL(
xK(
xJ(
xI(
xH(
xG(
xF(
xE(
xD(
xC(
xB(
xA(
x@(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xV(
xU(
xT(
xS(
xR(
xQ(
xP(
xo(
xn(
xm(
xl(
xk(
xj(
xi(
xh(
xg(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x!)
x~(
x}(
x|(
x{(
xz(
xy(
xx(
xw(
xv(
xu(
xt(
xs(
xr(
xq(
xp(
x1)
x0)
x/)
x.)
x-)
x,)
x+)
x*)
x))
x()
x')
x&)
x%)
x$)
x#)
x")
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
x3)
x2)
0B)
1C)
0D)
0E)
0F)
0G)
0H)
0I)
xY)
xX)
xW)
xV)
xU)
xT)
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xi)
xh)
xg)
xf)
xe)
xd)
xc)
xb)
xa)
x`)
x_)
x^)
x])
x\)
x[)
xZ)
0+*
0**
1)*
0(*
0'*
1&*
1%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
x;*
x:*
x9*
x8*
x7*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
x[*
xZ*
xY*
xX*
xW*
xV*
xU*
xT*
xS*
xR*
xQ*
xP*
xO*
xN*
xM*
xL*
xk*
xj*
xi*
xh*
xg*
xf*
xe*
xd*
xc*
xb*
xa*
x`*
x_*
x^*
x]*
x\*
x-+
x,+
x++
x*+
x)+
x(+
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x=+
x<+
x;+
x:+
x9+
x8+
x7+
x6+
x5+
x4+
x3+
x2+
x1+
x0+
x/+
x.+
x]+
x\+
x[+
xZ+
xY+
xX+
xW+
xV+
xU+
xT+
xS+
xR+
xQ+
xP+
xO+
xN+
xm+
xl+
xk+
xj+
xi+
xh+
xg+
xf+
xe+
xd+
xc+
xb+
xa+
x`+
x_+
x^+
x/,
x.,
x-,
x,,
x+,
x*,
x),
x(,
x',
x&,
x%,
x$,
x#,
x",
x!,
x~+
x?,
x>,
x=,
x<,
x;,
x:,
x9,
x8,
x7,
x6,
x5,
x4,
x3,
x2,
x1,
x0,
x_,
x^,
x],
x\,
x[,
xZ,
xY,
xX,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xo,
xn,
xm,
xl,
xk,
xj,
xi,
xh,
xg,
xf,
xe,
xd,
xc,
xb,
xa,
x`,
x1-
x0-
x/-
x.-
x--
x,-
x+-
x*-
x)-
x(-
x'-
x&-
x%-
x$-
x#-
x"-
xA-
x@-
x?-
x>-
x=-
x<-
x;-
x:-
x9-
x8-
x7-
x6-
x5-
x4-
x3-
x2-
0c-
0b-
1a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0s-
0r-
1q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0%.
0$.
1#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
05.
04.
13.
02.
01.
10.
1/.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0E.
0D.
1C.
0B.
0A.
1@.
1?.
0>.
0=.
0<.
0;.
0:.
09.
08.
07.
06.
0U.
0T.
1S.
0R.
0Q.
1P.
1O.
0N.
1M.
0L.
0K.
0J.
0I.
0H.
0G.
0F.
x@$
xA$
0f.
1e.
0d.
1c.
0b.
0a.
1`.
1_.
0^.
0].
0\.
0[.
0Z.
0Y.
0X.
0W.
xv.
xu.
xt.
xs.
xr.
xq.
xp.
xo.
xn.
xm.
xl.
xk.
xj.
xi.
xh.
xg.
0(/
0'/
1&/
0%/
0$/
1#/
1"/
0!/
0~.
0}.
0|.
0{.
0z.
0y.
0x.
0w.
z8/
z7/
z6/
z5/
z4/
z3/
z2/
z1/
z0/
z//
z./
z-/
z,/
z+/
z*/
z)/
zH/
zG/
zF/
zE/
zD/
zC/
zB/
zA/
z@/
z?/
z>/
z=/
z</
z;/
z:/
z9/
zX/
zW/
zV/
zU/
zT/
zS/
zR/
zQ/
zP/
zO/
zN/
zM/
zL/
zK/
zJ/
zI/
zh/
zg/
zf/
ze/
zd/
zc/
zb/
za/
z`/
z_/
z^/
z]/
z\/
z[/
zZ/
zY/
xx/
xw/
xv/
xu/
xt/
xs/
xr/
xq/
xp/
xo/
xn/
xm/
xl/
xk/
xj/
xi/
0{/
0z/
1y/
x|/
x}/
x~/
x30
x20
x10
x00
x/0
x.0
x-0
x,0
x+0
x*0
x)0
x(0
x'0
x&0
x%0
x$0
xC0
xB0
xA0
x@0
x?0
x>0
x=0
x<0
x;0
x:0
x90
x80
x70
x60
x50
x40
xS0
xR0
0Q0
xP0
xO0
0N0
0M0
xL0
xK0
xJ0
xI0
xH0
xG0
xF0
xE0
xD0
xc0
xb0
1a0
x`0
x_0
1^0
1]0
x\0
x[0
xZ0
xY0
xX0
xW0
xV0
xU0
xT0
xs0
xr0
xq0
xp0
xo0
xn0
xm0
xl0
xk0
xj0
xi0
xh0
xg0
xf0
xe0
xd0
x%1
x$1
x#1
x"1
x!1
x~0
x}0
x|0
x{0
xz0
xy0
xx0
xw0
xv0
xu0
xt0
x51
x41
x31
x21
x11
x01
x/1
x.1
x-1
x,1
x+1
x*1
x)1
x(1
x'1
x&1
xE1
xD1
xC1
xB1
xA1
x@1
x?1
x>1
x=1
x<1
x;1
x:1
x91
x81
x71
x61
xU1
xT1
xS1
xR1
xQ1
xP1
xO1
xN1
xM1
xL1
xK1
xJ1
xI1
xH1
xG1
xF1
0e1
0d1
1c1
0b1
0a1
1`1
1_1
0^1
0]1
0\1
0[1
0Z1
0Y1
0X1
0W1
0V1
xf1
x}1
x|1
x{1
xz1
xy1
xx1
xw1
xv1
xu1
xt1
xs1
xr1
xq1
xp1
xo1
xn1
x/2
x.2
x-2
x,2
x+2
x*2
x)2
x(2
x'2
x&2
x%2
x$2
x#2
x"2
x!2
x~1
x?2
x>2
x=2
x<2
x;2
x:2
x92
x82
x72
x62
x52
x42
x32
x22
x12
x02
xA2
xB2
xC2
xD2
zE2
xF2
zG2
xH2
zI2
xJ2
zK2
xL2
xM2
xN2
xO2
0P2
1Q2
0R2
1S2
1T2
xU2
xV2
xW2
0Z2
0[2
x\2
x]2
0^2
x_2
0`2
1a2
xb2
xc2
0d2
1e2
1f2
xg2
1h2
1i2
1j2
1k2
xl2
xm2
xn2
xo2
1p2
xq2
1r2
0s2
xt2
1v2
xw2
1x2
1y2
1z2
1|2
x}2
1~2
1!3
1"3
x$3
0%3
x&3
1'3
1(3
1*3
x+3
1,3
x-3
1.3
x13
x23
x33
x43
053
163
x73
183
x93
x:3
0;3
1<3
x=3
x>3
1?3
x@3
xA3
xB3
xC3
xD3
xE3
xF3
xG3
xH3
1I3
0J3
xK3
1M3
xN3
1O3
xP3
1Q3
xS3
0T3
xU3
xV3
xW3
xY3
0Z3
x[3
x\3
x]3
1_3
x`3
1a3
xb3
1c3
xf3
xg3
xh3
xi3
0j3
xk3
0l3
xm3
0n3
xo3
0p3
1q3
1r3
1s3
1t3
xu3
xv3
xw3
xx3
xy3
xz3
1{3
1|3
0}3
1~3
0!4
1"4
1$4
x%4
1&4
x'4
1(4
1*4
x+4
1,4
x-4
1.4
104
x14
124
x34
144
164
x74
184
x94
1:4
x=4
x>4
x?4
x@4
0A4
xB4
0C4
xD4
0E4
xF4
0G4
1H4
1I4
1J4
1K4
xL4
xM4
xN4
xO4
xP4
xQ4
1R4
1S4
0T4
1U4
0V4
1W4
1Y4
xZ4
1[4
x\4
1]4
1_4
x`4
1a4
xb4
1c4
1e4
xf4
1g4
xh4
1i4
1k4
xl4
1m4
xn4
1o4
0%5
0&5
0'5
0(5
z)5
0*5
z+5
0,5
z-5
0.5
z/5
005
115
025
135
045
155
065
175
185
195
1:5
1;5
0>5
0?5
0@5
0A5
0B5
1C5
0D5
0E5
0F5
1G5
0H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
0U5
1V5
0W5
1X5
1Z5
1[5
1\5
1]5
1^5
1`5
0a5
1b5
1c5
1d5
1f5
1g5
1h5
1i5
1j5
1l5
0m5
1n5
1o5
1p5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
1z5
0{5
1|5
0}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
0(6
1)6
1*6
1+6
0,6
1-6
0.6
1/6
116
126
136
146
156
176
186
196
1:6
1;6
1=6
0>6
1?6
1@6
1A6
1C6
0D6
1E6
1F6
1G6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
0a6
1b6
0c6
1d6
1f6
1g6
1h6
1i6
1j6
1l6
1m6
1n6
1o6
1p6
1r6
1s6
1t6
1u6
1v6
1x6
1y6
1z6
1{6
1|6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
087
197
0:7
1;7
1=7
1>7
1?7
1@7
1A7
1C7
1D7
1E7
1F7
1G7
1I7
1J7
1K7
1L7
1M7
1O7
1P7
1Q7
1R7
1S7
xw7
xv7
xu7
xt7
xs7
xr7
xq7
xp7
xo7
xn7
xm7
xl7
xk7
xj7
xi7
xh7
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0g7
0f7
0e7
0d7
0c7
0b7
0a7
0`7
0_7
0^7
0]7
0\7
0[7
0Z7
0Y7
0X7
03%
02%
11%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0{$
1z$
04%
0M%
0i%
0o%
0u%
0{%
0$&
0@&
0F&
0L&
0R&
0Y&
0u&
0{&
0#'
0)'
00'
0L'
0R'
0X'
0^'
0#5
0"5
0!5
0~4
1}4
0|4
0{4
1z4
1y4
0x4
0w4
0v4
0u4
0t4
0s4
0r4
0q4
0#0
xY2
0u2
0{2
x#3
x)3
x03
xL3
xR3
xX3
x^3
xe3
x#4
x)4
x/4
x54
x<4
xX4
x^4
xd4
xj4
0$5
0=5
0Y5
0_5
0e5
0k5
0r5
006
066
0<6
0B6
0I6
0e6
0k6
0q6
0w6
0~6
0<7
0B7
0H7
0N7
$end
#1
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0Y)
0X)
0W)
0V)
0U)
0T)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0-+
0,+
0++
0*+
0)+
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
0',
0&,
0%,
0$,
0#,
0",
0!,
0~+
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
01-
00-
0/-
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
0%-
0$-
0#-
0"-
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
0A(
0@(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
b0 R-
b0 S-
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0|/
0v.
0u.
0t.
0s.
0r.
0q.
0p.
0o.
0n.
0m.
0l.
0k.
0j.
0i.
0h.
0g.
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0U1
0T1
0S1
0R1
0Q1
0P1
0O1
0N1
0M1
0L1
0K1
0J1
0I1
0H1
0G1
0F1
1}/
1l4
1n4
1f4
1h4
1`4
1b4
1Z4
1\4
174
194
114
134
1+4
1-4
1%4
1'4
1`3
1b3
1Y3
1[3
1\3
1S3
1U3
1V3
1N3
1P3
1+3
1-3
1$3
1&3
1#1
1}2
0$1
1w2
0%1
0]2
0_2
0#3
0b2
0)3
0c2
0L3
043
073
093
0^3
0:3
0#4
0i3
0)4
0k3
0/4
0m3
054
0o3
0X4
0@4
0^4
0B4
0d4
0D4
0j4
0F4
1O4
1N4
1P4
1M4
1L4
1Q4
1x3
1w3
1y3
1v3
1u3
1z3
1C3
1D3
1>3
1F3
1=3
1G3
1@3
1E3
1l2
1m2
1g2
1o2
1n2
0q2
0\2
0D2
0Y2
013
0H3
0F2
003
0f3
0g3
0H2
0h3
0e3
0=4
0>4
0J2
0?4
0<4
0t0
1W2
0u0
0v0
0x0
1V2
0y0
0z0
1U2
1K3
1A3
1W3
1~0
0"1
1t2
0L2
0R3
023
0N2
0C2
0f1
0~/
0A$
0w0
1O2
1B3
1]3
1}0
1M2
0A2
0X3
033
0B2
0{0
0|0
0!1
051
041
131
021
011
101
1/1
0.1
0-1
0,1
0+1
0*1
0)1
0(1
0'1
0&1
0}1
0|1
0{1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0o1
0n1
0S0
0R0
0P0
0O0
0L0
0K0
0J0
0I0
0H0
0G0
0F0
0E0
0D0
0c0
0b0
0`0
0_0
0\0
0[0
0Z0
0Y0
0X0
0W0
0V0
0U0
0T0
0s0
0r0
1q0
0p0
0o0
1n0
1m0
0l0
0k0
0j0
0i0
0h0
0g0
0f0
0e0
0d0
0E1
0D1
1C1
0B1
0A1
1@1
1?1
0>1
0=1
0<1
0;1
0:1
091
081
071
061
0/2
0.2
0-2
0,2
0+2
0*2
0)2
0(2
0'2
0&2
0%2
0$2
0#2
0"2
0!2
0~1
0x/
0w/
1v/
0u/
0t/
1s/
1r/
0q/
0p/
0o/
0n/
0m/
0l/
0k/
0j/
0i/
0j"
0i"
1h"
0g"
0f"
1e"
1d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0?2
0>2
0=2
0<2
0;2
0:2
092
082
072
062
052
042
032
022
012
002
030
020
010
000
0/0
0.0
0-0
0,0
0+0
0*0
0)0
0(0
0'0
0&0
0%0
0$0
0w7
0v7
1u7
0t7
0s7
1r7
1q7
0p7
0o7
0n7
0m7
0l7
0k7
0j7
0i7
0h7
0v
0u
1t
0s
0r
1q
1p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0C0
0B0
0A0
0@0
0?0
0>0
0=0
0<0
0;0
0:0
090
080
070
060
050
040
1@$
#50
00!
0-!
#100
10!
1-!
b10 2!
#150
00!
0-!
#200
10!
1-!
b11 2!
#201
01!
0/!
#250
00!
0-!
#300
10!
1-!
b10000000000000000000000000000011 ~$
b0 !%
b1 !%
b10 !%
1>*
1A*
1B*
b10000000000000000000000000000011 V7
b0 W7
b1 W7
b10 W7
b100 2!
b1 *!
b10 ?$
1f7
1h$
0p%
0r%
0x$
1o%
1T%
0Z%
1O%
1w$
0=$
1<$
1/
0g5
1d.
1a5
0e.
0C5
1E5
0Q5
0)"
1("
0?
1>
1x!
1w!
0v!
0p!
1o!
0l'
1k'
1%.
1$.
0#.
1U.
1T.
0S.
0M.
1L.
1P
1O
0N
0H
1G
1{'
0|'
0C)
1D)
1Y*
1V*
1U*
0)*
0&*
0%*
0T
1S
1c-
1b-
0a-
0f'
1e'
1s-
1r-
0q-
15.
14.
03.
1E.
1D.
0C.
b1100011 V.
1:"
19"
08"
1!5
1~4
0}4
1(/
1'/
0&/
1|#
1{#
0z#
1m5
0c.
0f5
0h5
0d.
0a5
1e.
1C5
1e5
1F5
0G5
1Q5
0K5
1@5
1c.
1[*
1Z*
0Y*
1d
1c
0b
1e1
1d1
0c1
1%3
0#1
0}2
1$1
0w2
1%1
1]2
1_2
0a2
0n2
151
141
031
1c0
1b0
0a0
1s0
1r0
0q0
1E1
1D1
0C1
1x/
1w/
0v/
1j"
1i"
0h"
1w7
1v7
0u7
1v
1u
0t
#301
15*
16*
19*
1)*
1&*
1%*
1=(
1:(
19(
#350
00!
0-!
#400
10!
1-!
b0 !%
b1 !%
b10 !%
1l*
1m*
1q*
1r*
b0 W7
b1 W7
b10 W7
b101 2!
b10 *!
b100 ?$
0f7
1e7
0h$
1g$
0w%
0y%
0w$
1p%
1r%
1x$
0o%
0T%
1u%
1U%
0_%
1Z%
0O%
1P%
1v$
1_%
1y%
1w$
0u%
0P%
0v$
1=$
0/
1.
0`5
0b5
0e.
1_5
1D5
0J5
1?5
0O5
0i5
0j5
1d.
1)"
1?
0x!
0w!
1v!
1u!
0s!
1p!
0o!
1m!
1l!
1l'
0k'
0%.
0$.
1#.
1".
0U.
0T.
1S.
1R.
0P.
1M.
0L.
1{/
1z/
0P
0O
1N
1M
0K
1H
0G
1E
1D
1|'
0{'
0D)
1C)
1+*
1**
0)*
0[*
0Z*
0V*
0U*
051
041
001
0/1
1T
0S
0x/
0w/
0s/
0r/
0j"
0i"
0e"
0d"
0w7
0v7
0r7
0q7
0v
0u
0q
0p
0c-
0b-
1a-
1`-
1f'
0e'
0i'
0s-
0r-
1q-
1p-
05.
04.
13.
12.
00.
0E.
0D.
1C.
1B.
0@.
b1100100 R-
b1001100 V.
0C$
0P$
0T$
0U$
0:"
09"
18"
17"
05"
1J#
1G#
1F#
05!
0E!
0F!
1k'
0{/
0z/
1t.
1q.
1p.
0!5
0~4
1}4
1|4
0z4
0(/
0'/
0#/
0"/
0|#
0{#
0w#
0v#
1>6
0`.
026
1b.
0m5
0p5
0c.
1f5
1h5
1j5
0d.
1`5
1b5
1e.
0|'
1z'
1E)
0C)
0_5
0D5
0F5
1k5
1G5
1v5
0z5
1(6
0P5
0Q5
1K5
1J5
0?5
1=5
1O5
1i5
1d.
0e5
0@5
1P5
1p5
1c.
0k5
0=5
0}/
0+*
0**
1)*
0d
0c
0_
0^
0e1
0d1
0`1
0_1
1S1
1P1
1O1
151
141
101
1/1
1S
0%3
1#1
1}2
0$1
1w2
0%1
0]2
0_2
1a2
1n2
051
041
131
1x/
1w/
1s/
1r/
1{1
1x1
1w1
1Q0
1N0
1M0
0c0
0b0
1a0
0s0
0r0
1q0
0E1
0D1
1C1
1B1
1A1
0@1
0?1
1>1
1=1
1<1
1;1
1:1
191
181
171
161
1-2
1*2
1)2
1j"
1i"
1e"
1d"
0x/
0w/
1v/
0j"
0i"
1h"
1w7
1v7
1r7
1q7
1v
1u
1q
1p
1=2
1:2
192
110
1.0
1-0
1|#
1{#
1w#
1v#
0w7
0v7
1u7
0v
0u
1t
0@$
0|#
0{#
1z#
1-+
1,+
1(+
1'+
1d
1c
1_
1^
1A0
1>0
1=0
0-+
0,+
1++
0d
0c
1b
0A!
b1100 V.
04"
0y4
1D6
0_.
0|5
#401
1e*
1f*
1j*
1k*
1[*
1Z*
1V*
1U*
1O(
1N(
1J(
1I(
b1100011 S-
1\#
1[#
1W#
1V#
1(/
1'/
1#/
1"/
1(!
1'!
1#!
1"!
1e1
1d1
1`1
1_1
0Y3
0[3
0}0
0S3
0U3
0~0
0}2
1$1
0w2
1%1
1]2
1_2
1R3
173
1X3
193
0>3
0=3
0n2
123
133
1|0
0B3
0\3
0]3
1}0
151
141
001
1.1
0-2
1+2
0*2
0)2
1(2
1'2
0{1
1z1
0x1
1v1
0N0
0M0
1c0
1b0
1s0
1r0
0n0
0m0
1E1
1D1
1@1
1?1
0+2
1*2
0(2
1&2
0=2
1;2
0:2
092
182
172
1x/
1w/
0s/
1q/
1j"
1i"
0e"
1c"
010
1/0
0.0
0-0
1,0
1+0
0;2
1:2
082
162
0/0
1.0
0,0
1*0
0A0
1?0
0>0
0=0
1<0
1;0
1w7
1v7
0r7
1p7
1v
1u
0q
1o
1|#
1{#
0w#
1u#
0?0
1>0
0<0
1:0
1-+
1,+
0(+
1&+
1d
1c
0_
1]
#450
00!
0-!
#500
10!
1-!
b0 !%
b1 !%
b10 !%
1>+
1?+
1@+
1D+
1E+
b0 W7
b1 W7
b10 W7
b110 2!
b11 *!
b110 ?$
1f7
1h$
0p%
0r%
0x$
1o%
1T%
0Z%
1O%
0_%
0y%
0w$
1u%
1P%
1v$
0=$
0<$
1;$
1/
0l5
0n5
0c.
1g5
0d.
1a5
0e.
0C5
0E5
1k5
1H5
0L5
1Q5
1=5
1U5
0X5
105
015
1%5
0$6
056
0b.
106
1s5
1a.
0)"
0("
1'"
0?
0>
1=
0v!
1s!
0r!
1o!
0l'
0#.
0S.
1P.
0O.
1L.
0N
1K
0J
1G
1{'
0z'
0E)
1D)
1Y*
0V*
1T*
0-+
0,+
0++
0'+
0&+
0T
0a-
1e'
1i'
0h'
0q-
03.
10.
0/.
0C.
1@.
0?.
b1100100 S-
b0 R-
b1000 V.
08"
0J#
0G#
0F#
0\#
0[#
1Z#
0(!
0'!
1&!
0t.
0q.
0p.
0}4
0(/
0'/
1&/
1l5
1n5
1c.
0k5
0H5
1L5
0=5
0U5
1X5
005
115
0%5
1$6
156
1b.
006
0s5
0a.
1}/
0e1
0d1
1c1
0S1
0P1
0O1
1Y3
1[3
1\3
0}0
1S3
1U3
1~0
1}2
0$1
1w2
0%1
0]2
0_2
0R3
073
093
1>3
1=3
1n2
023
1B3
1]3
1}0
0X3
033
0|0
051
041
101
0.1
0:2
072
132
122
1,2
0*2
1)2
1(2
0'2
0&2
0z1
0w1
0v1
0Q0
0c0
0b0
0s0
0r0
1n0
1m0
0E1
0D1
0B1
0A1
0>1
0=1
0<1
0;1
0:1
091
081
071
061
0,2
0)2
0(2
182
062
152
142
032
022
0.0
0+0
1'0
1&0
0x/
0w/
1s/
0q/
0j"
0i"
1e"
0c"
0>0
0;0
170
160
1,0
0*0
1)0
1(0
0'0
0&0
082
052
042
0,0
0)0
0(0
1<0
0:0
190
180
070
060
0w7
0v7
1r7
0p7
0v
0u
1q
0o
1@$
0|#
0{#
1w#
0u#
0<0
090
080
0[*
0Z*
1V*
0T*
0d
0c
1_
0]
#501
16+
17+
1;+
1<+
1=+
1-+
1,+
1++
1'+
1&+
1_(
1^(
1](
1Y(
1X(
b11000111 R-
1L#
1K#
1J#
1F#
1E#
1v.
1u.
1t.
1p.
1o.
1U1
1T1
1S1
1O1
1N1
0}/
0`3
1|0
0Y3
0[3
0}0
0$3
0&3
0#1
0}2
1$1
0w2
1%1
1]2
1_2
1#3
1b2
1X3
193
1:3
0D3
0F3
0>3
0g2
0n2
1\2
133
1H3
0K3
0C3
0b3
0|0
1"1
1^3
103
1N2
0O2
1B2
1{0
151
141
031
121
0/1
1-1
1}1
1|1
1{1
1w1
1v1
1S0
1R0
1L0
1c0
1b0
1\0
1s0
1r0
0q0
0m0
1l0
1E1
1B1
1A1
0@1
0?1
1>1
1=1
1<1
1;1
1:1
191
181
171
161
1/2
1.2
1-2
1)2
1(2
1x/
1w/
0v/
1u/
0r/
1p/
1j"
1i"
0h"
1g"
0d"
1b"
1;2
1:2
192
152
142
1/0
1.0
1-0
1)0
1(0
1w7
1v7
0u7
1t7
0q7
1o7
1v
1u
0t
1s
0p
1n
0@$
1|#
1{#
0z#
1y#
0v#
1t#
1?0
1>0
1=0
190
180
1[*
1Z*
0Y*
1X*
0U*
1S*
1d
1c
0b
1a
0^
1\
#550
00!
0-!
#600
10!
1-!
b0 !%
b1 !%
b10 !%
1o*
0r*
1t*
b0 W7
b1 W7
b10 W7
b111 2!
b100 *!
b1000 ?$
0f7
0e7
1d7
0h$
0g$
1f$
0}%
0!&
0v$
1w%
1y%
1w$
1p%
1r%
1x$
0o%
0T%
0u%
0U%
1{%
1W%
0`%
1_%
1Z%
0O%
0P%
1M%
1`%
1!&
1v$
0w$
0{%
0M%
1=$
0/
0.
1-
0a5
1e.
1C5
1)"
1?
0u!
1t!
0s!
1r!
0o!
0k'
1j'
0".
1!.
0R.
1Q.
0P.
1O.
0L.
0M
1L
0K
1J
0G
1y'
0{'
0D)
1F)
1]+
1\+
1Z+
1X+
1U+
0X*
1U*
0S*
0S
1R
0`-
1_-
0e'
0i'
1h'
0p-
1o-
1n-
1m-
1l-
1k-
1j-
1i-
1h-
1g-
1f-
1e-
1d-
02.
11.
00.
1/.
0B.
1A.
0@.
1?.
b1100011 S-
b1100100 R-
b1111111111110000 V.
07"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1,"
1+"
0L#
0K#
1G#
0E#
1\#
1[#
0Z#
1(!
1'!
0&!
0v.
0u.
1q.
0o.
0|4
1{4
1z4
1y4
1x4
1w4
1v4
1u4
1t4
1s4
1r4
1q4
1(/
1'/
0&/
0P7
1W.
0J7
1X.
0D7
1Y.
0>7
1Z.
0y6
1[.
0s6
1\.
0m6
1].
0g6
1^.
0D6
1_.
0>6
1`.
086
1a.
126
0b.
0v5
1x5
1z5
1|5
1M6
1O6
1Q6
1S6
1$7
1&7
1(7
1*7
047
057
0]6
0^6
0(6
1,5
1.5
1e1
1d1
0c1
0U1
0T1
1P1
0N1
1`3
1b3
1|0
0S3
0U3
0~0
1$3
1&3
1#1
0#3
0b2
1R3
173
0^3
0:3
1C3
1D3
1F3
0=3
1g2
0\2
123
0H3
003
1K3
0B3
0\3
0]3
1}0
0"1
0N2
1O2
0B2
0{0
131
021
001
1/1
1.1
0-1
1?2
1>2
1=2
0;2
0:2
182
052
042
0/2
0.2
1,2
1+2
0)2
0(2
1'2
1&2
0}1
0|1
0{1
1z1
0S0
0R0
1Q0
0L0
0\0
1q0
0n0
0l0
1D1
1@1
1?1
0-2
0,2
0+2
1*2
0?2
0>2
1<2
1;2
092
082
172
162
130
120
110
0/0
0.0
1,0
0)0
0(0
1v/
0u/
0s/
1r/
1q/
0p/
1h"
0g"
0e"
1d"
1c"
0b"
1C0
1B0
1A0
0?0
0>0
1<0
090
080
030
020
100
1/0
0-0
0,0
1+0
1*0
0=2
0<2
0;2
1:2
010
000
0/0
1.0
0C0
0B0
1@0
1?0
0=0
0<0
1;0
1:0
1u7
0t7
0r7
1q7
1p7
0o7
1t
0s
0q
1p
1o
0n
1z#
0y#
0w#
1v#
1u#
0t#
0A0
0@0
0?0
1>0
1[+
0Z+
0X+
1W+
1V+
0U+
1b
0a
0_
1^
1]
0\
#601
1c*
0e*
1h*
1X*
0U*
1S*
1L(
0I(
1G(
b100101011 S-
1Y#
0V#
1T#
1%/
0"/
1~.
1%!
0"!
1~
1b1
0_1
1]1
1}/
0%4
1{0
1Y3
1[3
1]3
0}0
0+3
1"1
1c2
093
1i3
1>3
0m2
1D2
121
0/1
1-1
130
120
0.0
0+0
0*0
1&0
1M0
1`0
1[0
1p0
1m0
1k0
0B1
0A1
0@1
0=1
0<1
0;1
0:1
091
081
071
061
1C0
1B0
0>0
0;0
0:0
160
1u/
0r/
1p/
1g"
0d"
1b"
1t7
0q7
1o7
1s
0p
1n
1y#
0v#
1t#
1Z+
0W+
1U+
1a
0^
1\
#650
00!
0-!
#700
10!
1-!
b0 !%
b1 !%
b10 !%
1n+
1o+
1p+
1q+
1u+
1v+
b0 W7
b1 W7
b10 W7
b1000 2!
b101 *!
b1010 ?$
1f7
1h$
0p%
0r%
0x$
1o%
1T%
0Z%
1O%
1w$
0=$
1<$
1/
0g5
1d.
1a5
0e.
0C5
1E5
0Q5
0)"
1("
0?
1>
1u!
1s!
0r!
0p!
1o!
1k'
1".
1R.
1P.
0O.
0M.
1L.
1M
1K
0J
0H
1G
0y'
1w'
1H)
0F)
0]+
0\+
0[+
0Z+
0V+
0U+
1_,
1^,
1],
1\,
1X,
1W,
1S
1`-
0f'
1e'
1i'
0h'
1p-
12.
10.
0/.
1B.
1@.
0?.
b1100100 S-
b100101011 R-
b1111111111111000 V.
17"
1L#
1K#
0J#
1I#
0F#
1D#
0\#
0[#
1Z#
0Y#
1V#
0T#
0(!
0'!
1&!
0%!
1"!
0~
1v.
1u.
0t.
1s.
0p.
1n.
1|4
0(/
0'/
1&/
0%/
1"/
0~.
026
1b.
1v5
0)6
1*5
0}/
0e1
0d1
1c1
0b1
1_1
0]1
1U1
1T1
0S1
1R1
0O1
1M1
1\3
0]3
030
020
1.0
1+0
1*0
0&0
0:2
072
132
122
1,2
0*2
1)2
1(2
0'2
0&2
1}1
1|1
1x1
0w1
0v1
1u1
1S0
1R0
0Q0
1P0
0M0
1K0
0D1
0C1
1B1
1A1
1@1
0?1
0>1
1=1
1<1
1;1
1:1
191
181
171
161
1/2
1.2
1*2
0)2
0(2
1'2
182
062
152
142
032
022
0.0
0+0
1'0
1&0
0C0
0B0
1>0
1;0
1:0
060
0>0
0;0
170
160
1,0
0*0
1)0
1(0
0'0
0&0
1;2
1:2
162
052
042
132
1/0
1.0
1*0
0)0
0(0
1'0
1<0
0:0
190
180
070
060
1?0
1>0
1:0
090
080
170
#701
1e+
1f+
1j+
1k+
1l+
1m+
1]+
1\+
1[+
1Z+
1V+
1U+
1o(
1n(
1m(
1l(
1h(
1g(
#750
00!
0-!
#800
10!
1-!
b0 !%
b1 !%
b10 !%
1p,
1q,
1r,
1s,
1w,
1x,
b0 W7
b1 W7
b10 W7
b1001 2!
b110 *!
b1100 ?$
0f7
1e7
0h$
1g$
0w%
0y%
0w$
1p%
1r%
1x$
0o%
0T%
1u%
1U%
0_%
0a%
1Z%
0O%
1P%
0`%
0!&
0v$
1_%
1y%
1w$
0u%
0P%
1{%
1M%
1`%
1!&
1v$
0{%
0M%
1=$
0/
1.
0a5
1e.
1C5
1)"
1?
1v!
0u!
0s!
1q!
1p!
0o!
1l'
0k'
1#.
0".
1S.
0R.
0P.
1N.
1M.
0L.
1N
0M
0K
1I
1H
0G
1x'
0w'
0H)
1G)
1/,
1.,
1-,
1,,
1(,
1',
0_,
0^,
0],
0\,
0X,
0W,
1T
0S
1a-
0`-
1f'
0e'
0i'
1g'
1q-
0p-
13.
02.
00.
1..
1-.
1,.
1+.
1*.
1).
1(.
1'.
1&.
1C.
0B.
0@.
1>.
b110001111 S-
b1100100 R-
b1111111111110100 V.
18"
07"
0L#
0K#
1J#
0I#
1F#
0D#
1\#
1[#
1Y#
0W#
0V#
1U#
1T#
1(!
1'!
1%!
0#!
0"!
1!!
1~
0v.
0u.
1t.
0s.
1p.
0n.
1}4
0|4
1(/
1'/
1%/
0#/
0"/
1!/
1~.
126
0b.
0l5
0n5
0c.
1k5
1H5
0v5
1)6
0L5
1=5
1U5
0*5
0X5
105
015
1%5
1b.
1}/
1e1
1d1
1b1
0`1
0_1
1^1
1]1
0U1
0T1
1S1
0R1
1O1
0M1
0\3
0$3
0&3
0#1
0`3
0c3
0|0
1]3
1S3
1U3
1~0
0R3
073
1^3
1:3
1#3
1b2
0g2
0o2
0C3
0D3
1=3
023
103
1q2
1\2
0l2
0.3
0"1
0t2
1B3
1\3
1}0
0X3
033
1L2
1)3
1Y2
0M2
1C3
1c3
1|0
0^3
003
1A2
1!1
031
021
111
101
1/1
120
0.0
0,0
0*0
1&0
1$0
0/2
0.2
1-2
1(2
0'2
1%2
0}1
0|1
0x1
1w1
1v1
0u1
0S0
0R0
0P0
1N0
1M0
0K0
1\0
0q0
1n0
1l0
1D1
0A1
0<1
0;1
0:1
091
081
071
061
0-2
0,2
0(2
1'2
1&2
0%2
0;2
0:2
192
142
032
112
1B0
0>0
0<0
0:0
160
140
0v/
0u/
1t/
1s/
1r/
0h"
0g"
1f"
1e"
1d"
100
0/0
1-0
0'0
0&0
1%0
092
082
042
132
122
012
000
1/0
1.0
0-0
0%0
0$0
1@0
0?0
1=0
070
060
150
0u7
0t7
1s7
1r7
1q7
0t
0s
1r
1q
1p
0z#
0y#
1x#
1w#
1v#
0@0
1?0
1>0
0=0
050
040
0-,
0,,
1+,
1*,
1),
0b
0a
1`
1_
1^
#801
1g,
1h,
1l,
1m,
1n,
1o,
1_,
1^,
1],
1\,
1X,
1W,
11)
10)
1/)
1.)
1*)
1))
#850
00!
0-!
#900
10!
1-!
b0 !%
b1 !%
b10 !%
1@,
1A,
1D,
1E,
1F,
1G,
1H,
b0 W7
b1 W7
b10 W7
b1010 2!
b111 *!
b1110 ?$
1f7
1h$
0p%
0r%
0x$
1o%
1T%
0Z%
0d%
1e%
1O%
0_%
0y%
0w$
0h%
1@%
1u%
1P%
0`%
0!&
0v$
0A%
15%
1{%
1M%
1u$
0=$
0<$
0;$
1:$
1/
026
046
0b.
1l5
1n5
1c.
1g5
0d.
1a5
0e.
0C5
0E5
0k5
0H5
106
1v5
0$6
0)6
1L5
1Q5
0=5
0U5
1*5
1s5
0%6
0;6
0a.
095
1X5
005
1&5
166
1t5
0&6
0A6
0`.
0Y6
0j6
0^.
0:5
115
0%5
1'5
1e6
1J6
1<6
1u5
0'6
0G6
0_.
0Z6
0p6
0].
007
0A7
0Z.
0;5
1$6
146
1b.
195
0&5
006
0s5
1$5
1<7
1!7
1k6
1K6
1B6
1r5
0[6
0v6
0\.
017
0G7
0Y.
1%6
1;6
1a.
1Y6
1j6
1^.
1:5
0'5
0e6
0J6
066
0t5
1B7
1"7
1q6
1L6
0\6
0|6
0[.
027
0M7
0X.
1&6
1A6
1`.
1Z6
1p6
1].
107
1A7
1Z.
1;5
0$5
0<7
0!7
0k6
0K6
0<6
0u5
1H7
1#7
1w6
1I6
037
0S7
0W.
1'6
1G6
1_.
1[6
1v6
1\.
117
1G7
1Y.
0B7
0"7
0q6
0L6
0B6
0r5
1N7
1~6
1\6
1|6
1[.
127
1M7
1X.
0H7
0#7
0w6
0I6
137
1S7
1W.
0N7
0~6
0)"
0("
0'"
1&"
0?
0>
0=
1<
0v!
1s!
0q!
1n!
0l'
0#.
0S.
1P.
0N.
1K.
1J.
1I.
1H.
1G.
1F.
0N
1K
0I
1F
1y'
0x'
0G)
1F)
0[+
0Z+
1Y+
1X+
1W+
0/,
0.,
0+,
0*,
0),
0(,
0',
0T
0a-
1d'
1i'
0g'
0q-
03.
10.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0C.
1@.
0>.
b1100100 S-
b0 R-
b1111111111110000 V.
08"
0J#
0G#
0F#
0\#
0[#
0Y#
1W#
1V#
0U#
0T#
0(!
0'!
0%!
1#!
1"!
0!!
0~
0t.
0q.
0p.
0}4
0(/
0'/
0%/
1#/
1"/
0!/
0~.
1m5
0c.
0G5
0e1
0d1
0b1
1`1
1_1
0^1
0]1
0S1
0P1
0O1
1$3
1&3
1#1
1%4
0{0
1`3
0|0
1+3
1.3
1"1
1}2
0$1
1w2
0%1
0]2
0_2
0)3
0c2
0:3
0i3
0#3
0b2
1g2
1D3
1l2
1m2
1o2
1n2
0q2
0D2
0Y2
0\2
0"1
1t2
0L2
1M2
0A2
0!1
051
041
131
011
0.1
0-1
020
0/0
0.0
1*0
1'0
1&0
1,2
0*2
1)2
1(2
0'2
0&2
0z1
0w1
0v1
0N0
0M0
0c0
0b0
0`0
0\0
0[0
0s0
0r0
1q0
0p0
0l0
0k0
0E1
0D1
1C1
0B1
1?1
0=1
0,2
0)2
0(2
182
062
152
142
032
022
0B0
0?0
0>0
1:0
170
160
0x/
0w/
1v/
0t/
0q/
0p/
0j"
0i"
1h"
0f"
0c"
0b"
1,0
0*0
1)0
1(0
0'0
0&0
082
052
042
0,0
0)0
0(0
1<0
0:0
190
180
070
060
0w7
0v7
1u7
0s7
0p7
0o7
0v
0u
1t
0r
0o
0n
1@$
0|#
0{#
1z#
0x#
0u#
0t#
0<0
090
080
0]+
0\+
1[+
0Y+
0V+
0U+
0d
0c
1b
0`
0]
0\
#901
17,
18,
19,
1:,
1;,
1>,
1?,
1/,
1.,
1+,
1*,
1),
1(,
1',
1!)
1~(
1{(
1z(
1y(
1x(
1w(
b111110011 R-
1L#
1K#
1H#
1G#
1F#
1E#
1D#
1v.
1u.
1r.
1q.
1p.
1o.
1n.
1U1
1T1
1Q1
1P1
1O1
1N1
1M1
0}/
0%4
1{0
0`3
1|0
0Y3
0[3
0}0
0S3
0U3
0~0
0N3
1!1
0}2
1$1
0w2
1%1
1]2
1_2
143
1R3
173
1X3
193
1:3
1i3
0D3
0F3
0G3
0>3
0=3
0E3
0n2
1F2
123
133
1H3
0K3
0C3
0b3
0|0
0B3
0\3
0]3
1}0
1^3
103
1N2
0O2
1B2
0u3
0'4
0{0
1#4
1f3
1z0
151
141
111
001
1,1
1}1
1|1
1y1
1x1
1w1
1v1
1u1
1S0
1R0
1O0
1L0
1K0
1c0
1b0
1_0
1\0
1[0
1s0
1r0
1o0
0n0
0m0
1l0
1k0
1E1
0C1
1A1
1<1
1;1
1:1
191
181
171
161
1/2
1.2
1+2
1*2
1)2
1(2
1'2
1x/
1w/
1t/
0s/
1o/
1j"
1i"
1f"
0e"
1a"
1;2
1:2
172
162
152
142
132
1/0
1.0
1+0
1*0
1)0
1(0
1'0
1w7
1v7
1s7
0r7
1n7
1v
1u
1r
0q
1m
0@$
1|#
1{#
1x#
0w#
1s#
1?0
1>0
1;0
1:0
190
180
170
1]+
1\+
1Y+
0X+
1T+
1d
1c
1`
0_
1[
#950
00!
0-!
#1000
10!
1-!
b0 !%
b1 !%
b10 !%
0q+
1r+
1t+
0u+
0v+
1w+
b0 W7
b1 W7
b10 W7
b1011 2!
b1000 *!
b10000 ?$
0f7
0e7
0d7
1c7
0h$
0g$
0f$
1e$
0B&
0D&
0u$
1}%
1!&
1v$
1w%
1y%
1w$
1p%
1r%
1x$
0o%
0T%
0u%
0U%
0{%
0W%
1@&
1(&
04&
1`%
1_%
1a%
1Z%
1d%
0e%
0O%
0P%
0M%
1%&
1t$
0v$
0w$
1h%
0@%
1A%
05%
14&
1D&
1u$
0@&
0%&
0t$
1=$
0/
0.
0-
1,
0a5
1e.
1C5
1)"
1?
0t!
0s!
0p!
0n!
0m!
0l!
0j!
0i!
0y/
0j'
0!.
0Q.
0P.
0M.
0K.
0J.
0I.
0H.
0G.
0F.
0L
0K
0H
0F
0E
0D
0B
0A
1}'
0y'
0F)
1B)
1Y)
1X)
1W)
1U)
1S)
1P)
1Z+
0Y+
0W+
1V+
1U+
0T+
0R
031
0/1
1.1
1-1
0,1
0x/
0w/
0v/
1s/
0r/
1p/
1n/
1m/
1l/
0j"
0i"
0h"
1e"
0d"
1b"
1`"
1_"
1^"
0w7
0v7
0u7
1r7
0q7
1o7
1m7
1l7
1k7
0v
0u
0t
1q
0p
1n
1l
1k
1j
0|#
0{#
0z#
1w#
0v#
1t#
1r#
1q#
1p#
0Y)
0X)
0W)
1T)
0S)
1Q)
1O)
1N)
1M)
0d
0c
0b
1_
0^
1\
1Z
1Y
1X
0_-
0f'
0d'
0i'
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
01.
00.
0A.
0@.
b0 S-
b0 R-
b0 V.
0B$
1N$
0Q$
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0L#
0K#
0H#
0G#
0F#
0E#
0D#
0Z#
0W#
0V#
03!
1?!
0B)
0Q
1)!
0U)
0T)
0Q)
0P)
0O)
0N)
0M)
0=$
0&!
0#!
0"!
0v.
0u.
0r.
0q.
0p.
0o.
0n.
0{4
0z4
0y4
0x4
0w4
0v4
0u4
0t4
0s4
0r4
0q4
0&/
0#/
0"/
1P7
0W.
1J7
0X.
1D7
0Y.
1>7
0Z.
1y6
0[.
1s6
0\.
1m6
0].
1g6
0^.
1D6
0_.
1>6
0`.
186
0a.
1a5
0e.
0C5
0x5
0z5
0|5
0M6
0O6
0Q6
0S6
0$7
0&7
0(7
0*7
147
157
1]6
1^6
1(6
1)6
0*5
0,5
0.5
1}/
0c1
0`1
0_1
0U1
0T1
0Q1
0P1
0O1
0N1
0M1
0)"
1%4
1'4
1{0
1`3
1b3
1|0
1Z3
1\3
1T3
1N3
0!1
1}2
0$1
1w2
0%1
1Y3
1[3
1]3
1S3
1U3
1%3
0#1
0a2
0R3
073
0X3
093
0]2
0_2
043
063
083
0^3
0:3
0#4
0i3
1u3
1C3
1B3
1D3
1E3
1n2
1>3
1F3
1=3
1G3
0H3
023
033
0F2
003
0f3
0z0
0|0
0}0
1K3
0N2
1O2
0B2
0{0
0?
0}1
0|1
0y1
0x1
0w1
0v1
0u1
1?2
1>2
192
182
062
052
042
032
0S0
0R0
0O0
0L0
0K0
0c0
0b0
0a0
0_0
0^0
0]0
0\0
0[0
0s0
0r0
0q0
0o0
0l0
0k0
0E1
0A1
0@1
0?1
0<1
0;1
0:1
091
081
071
061
051
041
011
0.1
0-1
130
120
1-0
1,0
0*0
0)0
0(0
0'0
0/2
0.2
0+2
0*2
0)2
0(2
0'2
1@$
0?2
0>2
0;2
0:2
092
082
072
1C0
1B0
1=0
1<0
0:0
090
080
070
1x/
1w/
1r/
1q/
0o/
0n/
0m/
0l/
030
020
0/0
0.0
0-0
0,0
0+0
0C0
0B0
0?0
0>0
0=0
0<0
0;0
1j"
1i"
1d"
1c"
0a"
0`"
0_"
0^"
1w7
1v7
1q7
1p7
0n7
0m7
0l7
0k7
1v
1u
1p
1o
0m
0l
0k
0j
0x/
0w/
0t/
0s/
0r/
0q/
0p/
0j"
0i"
0f"
0e"
0d"
0c"
0b"
1|#
1{#
1v#
1u#
0s#
0r#
0q#
0p#
1d
1c
1^
1]
0[
0Z
0Y
0X
0w7
0v7
0s7
0r7
0q7
0p7
0o7
0v
0u
0r
0q
0p
0o
0n
0|#
0{#
0x#
0w#
0v#
0u#
0t#
0d
0c
0`
0_
0^
0]
0\
0B!
#1001
1d+
0e+
0f+
1g+
1i+
0j+
0Z+
1Y+
1W+
0V+
0U+
1T+
0l(
1k(
1i(
0h(
0g(
1f(
#1050
00!
0-!
#1100
10!
1-!
b0 !%
b1 !%
b10 !%
b0 W7
b1 W7
b10 W7
b1100 2!
b1001 *!
