{"vcs1":{"timestamp_begin":1731986071.747093075, "rt":2.03, "ut":1.02, "st":0.32}}
{"vcselab":{"timestamp_begin":1731986073.855824275, "rt":1.52, "ut":0.34, "st":0.19}}
{"link":{"timestamp_begin":1731986075.464399771, "rt":0.41, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731986071.046709208}
{"VCS_COMP_START_TIME": 1731986071.046709208}
{"VCS_COMP_END_TIME": 1731986122.006311608}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 335400}}
{"stitch_vcselab": {"peak_mem": 231596}}
