// Seed: 1320607181
module module_0 #(
    parameter id_1 = 32'd68,
    parameter id_2 = 32'd49,
    parameter id_6 = 32'd39,
    parameter id_8 = 32'd28
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  input wire _id_1;
  wire [id_2  -  1  |  -1 : -1] id_4, id_5, _id_6, id_7, _id_8[id_6 : id_1], id_9[id_8 : id_1];
  assign id_7 = id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    _id_1,
    id_2,
    id_3,
    id_4[(1) : 1],
    id_5
);
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input supply0 id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
  wire id_6, id_7, id_8['b0 : id_1], id_9;
endmodule
