# -digital-clock-verilog

# Digital Clock with Multiple Modes

This is a Verilog-based digital clock system that supports:
- üïí Clock Mode
- ‚è±Ô∏è Stopwatch Mode (counts up from 0 and stops at 5s)
- ‚è≥ Timer Mode (counts down from 10 to 0)
- ‚è∞ Alarm Mode (logic prepared)

## Tools Used
- Vivado
- Verilog HDL

## Author
Shubham [LinkedIn](www.linkedin.com/in/shubham-tayade-112189280)


## Simulation
![Waveform](images/waveforms.jpg)


## üß† RTL Schematic
![RTL Schematic](images/RTL design.jpg)
