{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539219280087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539219280091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 18:54:39 2018 " "Processing started: Wed Oct 10 18:54:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539219280091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219280091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off student_circuit -c student_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off student_circuit -c student_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219280091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539219280380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539219280380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit " "Found entity 1: student_circuit" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539219289371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219289371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q2.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q2.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q2 " "Found entity 1: student_circuit_Q2" {  } { { "student_circuit_Q2.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit_Q2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539219289378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219289378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q4.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q4.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q4 " "Found entity 1: student_circuit_Q4" {  } { { "student_circuit_Q4.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit_Q4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539219289385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219289385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q3.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q3.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q3 " "Found entity 1: student_circuit_Q3" {  } { { "student_circuit_Q3.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit_Q3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539219289391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219289391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q5.v 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q5.v" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q5 " "Found entity 1: student_circuit_Q5" {  } { { "student_circuit_Q5.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit_Q5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539219289397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219289397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "student_circuit " "Elaborating entity \"student_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539219289457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "student_circuit_Q5 student_circuit_Q5:the_cct " "Elaborating entity \"student_circuit_Q5\" for hierarchy \"student_circuit_Q5:the_cct\"" {  } { { "student_circuit.v" "the_cct" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539219289461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539219289998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539219289998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539219290090 "|student_circuit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539219290090 "|student_circuit|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[0\] " "No output dependent on input pin \"cct_input\[0\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539219290090 "|student_circuit|cct_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cct_input\[1\] " "No output dependent on input pin \"cct_input\[1\]\"" {  } { { "student_circuit.v" "" { Text "/home/tck290/engr-ece/CME341/first_midterm_CME341/student_circuit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539219290090 "|student_circuit|cct_input[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1539219290090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539219290090 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539219290090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539219290090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539219290123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 18:54:50 2018 " "Processing ended: Wed Oct 10 18:54:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539219290123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539219290123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539219290123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539219290123 ""}
