Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun  8 02:05:54 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/kanai/reserch/pycmpgen/comp2_1project/54_12_6timing_add_constraints.txt
| Design       : compressor2_1_54_12_shiftregister
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (55)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (55)
-------------------------------
 There are 55 input ports with no input delay specified. (HIGH)

in_data0
in_data1
in_data10
in_data11
in_data12
in_data13
in_data14
in_data15
in_data16
in_data17
in_data18
in_data19
in_data2
in_data20
in_data21
in_data22
in_data23
in_data24
in_data25
in_data26
in_data27
in_data28
in_data29
in_data3
in_data30
in_data31
in_data32
in_data33
in_data34
in_data35
in_data36
in_data37
in_data38
in_data39
in_data4
in_data40
in_data41
in_data42
in_data43
in_data44
in_data45
in_data46
in_data47
in_data48
in_data49
in_data5
in_data50
in_data51
in_data52
in_data53
in_data6
in_data7
in_data8
in_data9
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst[0]
dst[10]
dst[11]
dst[12]
dst[13]
dst[14]
dst[15]
dst[16]
dst[17]
dst[1]
dst[2]
dst[3]
dst[4]
dst[5]
dst[6]
dst[7]
dst[8]
dst[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.534        0.000                      0                  594        0.068        0.000                      0                  594        4.500        0.000                       0                   649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.534        0.000                      0                  594        0.068        0.000                      0                  594        4.500        0.000                       0                   649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 src44_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src44_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.361ns (29.093%)  route 0.880ns (70.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 13.391 - 10.000 ) 
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.320     3.709    clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  src44_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.361     4.070 r  src44_reg[1]/Q
                         net (fo=5, routed)           0.880     4.950    src44[1]
    SLICE_X3Y94          FDCE                                         r  src44_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.218    13.391    clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  src44_reg[2]/C
                         clock pessimism              0.297    13.687    
                         clock uncertainty           -0.035    13.652    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)       -0.168    13.484    src44_reg[2]
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 src38_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src38_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.393ns (30.427%)  route 0.899ns (69.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.320     3.709    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  src38_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.393     4.102 r  src38_reg[7]/Q
                         net (fo=5, routed)           0.899     5.001    src38[7]
    SLICE_X2Y101         FDCE                                         r  src38_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.201    13.374    clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  src38_reg[8]/C
                         clock pessimism              0.217    13.591    
                         clock uncertainty           -0.035    13.556    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)       -0.010    13.546    src38_reg[8]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 src51_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src51_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.313ns (29.220%)  route 0.758ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 13.311 - 10.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.319     3.708    clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  src51_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.313     4.021 r  src51_reg[8]/Q
                         net (fo=2, routed)           0.758     4.780    src51[8]
    SLICE_X9Y100         FDCE                                         r  src51_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.138    13.311    clk_IBUF_BUFG
    SLICE_X9Y100         FDCE                                         r  src51_reg[9]/C
                         clock pessimism              0.217    13.528    
                         clock uncertainty           -0.035    13.493    
    SLICE_X9Y100         FDCE (Setup_fdce_C_D)       -0.146    13.347    src51_reg[9]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 src46_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src46_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.313ns (27.538%)  route 0.824ns (72.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 13.371 - 10.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.319     3.708    clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  src46_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.313     4.021 r  src46_reg[5]/Q
                         net (fo=5, routed)           0.824     4.845    src46[5]
    SLICE_X6Y100         FDCE                                         r  src46_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.198    13.371    clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  src46_reg[6]/C
                         clock pessimism              0.217    13.588    
                         clock uncertainty           -0.035    13.553    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)       -0.128    13.425    src46_reg[6]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 src41_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src41_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.341ns (28.559%)  route 0.853ns (71.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 13.391 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  src41_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src41_reg[0]/Q
                         net (fo=5, routed)           0.853     4.887    src41[0]
    SLICE_X0Y94          FDCE                                         r  src41_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.218    13.391    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src41_reg[1]/C
                         clock pessimism              0.217    13.608    
                         clock uncertainty           -0.035    13.572    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)       -0.065    13.507    src41_reg[1]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 src39_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src39_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.341ns (29.303%)  route 0.823ns (70.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 13.371 - 10.000 ) 
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.320     3.709    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  src39_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.341     4.050 r  src39_reg[7]/Q
                         net (fo=5, routed)           0.823     4.873    src39[7]
    SLICE_X4Y100         FDCE                                         r  src39_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.198    13.371    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  src39_reg[8]/C
                         clock pessimism              0.217    13.588    
                         clock uncertainty           -0.035    13.553    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)       -0.039    13.514    src39_reg[8]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 src32_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src32_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.361ns (33.227%)  route 0.725ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.317     3.706    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  src32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.361     4.067 r  src32_reg[3]/Q
                         net (fo=5, routed)           0.725     4.793    src32[3]
    SLICE_X10Y91         FDCE                                         r  src32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155    13.328    clk_IBUF_BUFG
    SLICE_X10Y91         FDCE                                         r  src32_reg[4]/C
                         clock pessimism              0.277    13.604    
                         clock uncertainty           -0.035    13.569    
    SLICE_X10Y91         FDCE (Setup_fdce_C_D)       -0.126    13.443    src32_reg[4]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 src30_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src30_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.313ns (30.900%)  route 0.700ns (69.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 13.311 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.259     3.648    clk_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  src30_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDCE (Prop_fdce_C_Q)         0.313     3.961 r  src30_reg[9]/Q
                         net (fo=2, routed)           0.700     4.661    src30[9]
    SLICE_X13Y101        FDCE                                         r  src30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.138    13.311    clk_IBUF_BUFG
    SLICE_X13Y101        FDCE                                         r  src30_reg[10]/C
                         clock pessimism              0.217    13.528    
                         clock uncertainty           -0.035    13.493    
    SLICE_X13Y101        FDCE (Setup_fdce_C_D)       -0.181    13.312    src30_reg[10]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 src45_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src45_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.341ns (29.581%)  route 0.812ns (70.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 13.371 - 10.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.319     3.708    clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  src45_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.341     4.049 r  src45_reg[5]/Q
                         net (fo=5, routed)           0.812     4.861    src45[5]
    SLICE_X5Y101         FDCE                                         r  src45_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.198    13.371    clk_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  src45_reg[6]/C
                         clock pessimism              0.217    13.588    
                         clock uncertainty           -0.035    13.553    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)       -0.034    13.519    src45_reg[6]
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 src29_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src29_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.341ns (30.733%)  route 0.769ns (69.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 13.311 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.259     3.648    clk_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  src29_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.341     3.989 r  src29_reg[9]/Q
                         net (fo=5, routed)           0.769     4.758    src29[9]
    SLICE_X13Y100        FDCE                                         r  src29_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.138    13.311    clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  src29_reg[10]/C
                         clock pessimism              0.217    13.528    
                         clock uncertainty           -0.035    13.493    
    SLICE_X13Y100        FDCE (Setup_fdce_C_D)       -0.067    13.426    src29_reg[10]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  8.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 src48_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src48_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.921%)  route 0.263ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  src48_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  src48_reg[4]/Q
                         net (fo=5, routed)           0.263     1.847    src48[4]
    SLICE_X4Y101         FDCE                                         r  src48_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.870     1.960    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  src48_reg[5]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.066     1.779    src48_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 src49_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src49_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.972%)  route 0.228ns (64.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  src49_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src49_reg[8]/Q
                         net (fo=5, routed)           0.228     1.800    src49[8]
    SLICE_X9Y100         FDCE                                         r  src49_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.843     1.932    clk_IBUF_BUFG
    SLICE_X9Y100         FDCE                                         r  src49_reg[9]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)        -0.006     1.679    src49_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 src50_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src50_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.019%)  route 0.238ns (64.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  src50_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src50_reg[8]/Q
                         net (fo=5, routed)           0.238     1.810    src50[8]
    SLICE_X9Y100         FDCE                                         r  src50_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.843     1.932    clk_IBUF_BUFG
    SLICE_X9Y100         FDCE                                         r  src50_reg[9]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)        -0.006     1.679    src50_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 src44_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src44_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.154%)  route 0.316ns (65.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X2Y103         FDCE                                         r  src44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  src44_reg[0]/Q
                         net (fo=3, routed)           0.316     1.923    src44[0]
    SLICE_X2Y94          FDCE                                         r  src44_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.875     1.964    clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  src44_reg[1]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.064     1.781    src44_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 src16_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src16_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.786%)  route 0.064ns (31.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.597     1.439    clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  src16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  src16_reg[1]/Q
                         net (fo=2, routed)           0.064     1.644    src16[1]
    SLICE_X5Y86          FDCE                                         r  src16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.867     1.956    clk_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  src16_reg[2]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.046     1.498    src16_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 src36_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src36_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  src36_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  src36_reg[4]/Q
                         net (fo=5, routed)           0.105     1.690    src36[4]
    SLICE_X3Y95          FDCE                                         r  src36_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.875     1.964    clk_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  src36_reg[5]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X3Y95          FDCE (Hold_fdce_C_D)         0.078     1.538    src36_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 src17_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src17_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.573     1.415    clk_IBUF_BUFG
    SLICE_X13Y94         FDCE                                         r  src17_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.141     1.556 r  src17_reg[10]/Q
                         net (fo=2, routed)           0.105     1.661    src17[10]
    SLICE_X15Y95         FDCE                                         r  src17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.844     1.933    clk_IBUF_BUFG
    SLICE_X15Y95         FDCE                                         r  src17_reg[11]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X15Y95         FDCE (Hold_fdce_C_D)         0.075     1.506    src17_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 src32_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src32_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.677%)  route 0.318ns (71.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.574     1.416    clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  src32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.128     1.544 r  src32_reg[8]/Q
                         net (fo=5, routed)           0.318     1.863    src32[8]
    SLICE_X13Y100        FDCE                                         r  src32_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.843     1.932    clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  src32_reg[9]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.017     1.702    src32_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 src39_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src39_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.748%)  route 0.107ns (43.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.603     1.445    clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  src39_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  src39_reg[6]/Q
                         net (fo=5, routed)           0.107     1.694    src39[6]
    SLICE_X3Y97          FDCE                                         r  src39_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.876     1.965    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  src39_reg[7]/C
                         clock pessimism             -0.503     1.461    
    SLICE_X3Y97          FDCE (Hold_fdce_C_D)         0.070     1.531    src39_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 src16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src16_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.825%)  route 0.126ns (47.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.599     1.441    clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  src16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  src16_reg[0]/Q
                         net (fo=5, routed)           0.126     1.708    src16[0]
    SLICE_X4Y86          FDCE                                         r  src16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.867     1.956    clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  src16_reg[1]/C
                         clock pessimism             -0.480     1.475    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.070     1.545    src16_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84    src0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99    src0_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y96   src0_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87    src0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87    src0_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87    src0_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93    src0_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94    src0_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94    src0_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    src0_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    src0_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99    src0_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99    src0_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96   src0_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96   src0_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    src0_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    src0_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99    src0_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99    src0_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96   src0_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96   src0_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    src0_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.673ns  (logic 5.486ns (43.289%)  route 7.187ns (56.711%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.551 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    11.551    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.643 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000    11.643    compressor2_1_54_12/rowadder2_1inst/carryout[15]
    SLICE_X6Y96                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/CI
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    11.827 r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/CO[0]
                         net (fo=1, routed)           2.110    13.937    dst_OBUF[17]
    V16                                                               r  dst_OBUF[17]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.429    16.366 r  dst_OBUF[17]_inst/O
                         net (fo=0)                   0.000    16.366    dst[17]
    V16                                                               r  dst[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.611ns  (logic 5.391ns (42.749%)  route 7.220ns (57.251%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.551 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    11.551    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.774 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/O[1]
                         net (fo=1, routed)           2.143    13.917    dst_OBUF[13]
    V17                                                               r  dst_OBUF[13]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.387    16.304 r  dst_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.304    dst[13]
    V17                                                               r  dst[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.594ns  (logic 5.408ns (42.945%)  route 7.185ns (57.055%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.551 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    11.551    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.788 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/O[3]
                         net (fo=1, routed)           2.108    13.896    dst_OBUF[15]
    U18                                                               r  dst_OBUF[15]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.390    16.286 r  dst_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.286    dst[15]
    U18                                                               r  dst[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.584ns  (logic 5.226ns (41.525%)  route 7.358ns (58.475%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    11.581 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/O[2]
                         net (fo=1, routed)           2.281    13.862    dst_OBUF[10]
    U12                                                               r  dst_OBUF[10]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415    16.277 r  dst_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.277    dst[10]
    U12                                                               r  dst[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 5.327ns (42.425%)  route 7.229ns (57.575%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.551 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    11.551    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.708 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/O[0]
                         net (fo=1, routed)           2.152    13.860    dst_OBUF[12]
    T11                                                               r  dst_OBUF[12]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.389    16.249 r  dst_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.249    dst[12]
    T11                                                               r  dst[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.542ns  (logic 5.445ns (43.414%)  route 7.097ns (56.586%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.253 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/O[2]
                         net (fo=2, routed)           0.567    10.820    compressor2_1_54_12/rowadder2_1inst/src0[7]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_7_prop/I0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.230    11.050 r  compressor2_1_54_12/rowadder2_1inst/lut_7_prop/O
                         net (fo=1, routed)           0.000    11.050    compressor2_1_54_12/rowadder2_1inst/prop[7]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/S[3]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.334 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000    11.334    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.557 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/O[1]
                         net (fo=1, routed)           2.272    13.829    dst_OBUF[9]
    V12                                                               r  dst_OBUF[9]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    16.234 r  dst_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.234    dst[9]
    V12                                                               r  dst[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.402ns  (logic 5.413ns (43.650%)  route 6.988ns (56.350%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.551 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    11.551    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.643 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000    11.643    compressor2_1_54_12/rowadder2_1inst/carryout[15]
    SLICE_X6Y96                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/CI
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.800 r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/O[0]
                         net (fo=1, routed)           1.911    13.711    dst_OBUF[16]
    U17                                                               r  dst_OBUF[16]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.383    16.094 r  dst_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.094    dst[16]
    U17                                                               r  dst[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.393ns  (logic 5.266ns (42.492%)  route 7.127ns (57.508%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    11.630 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/O[3]
                         net (fo=1, routed)           2.050    13.680    dst_OBUF[11]
    U11                                                               r  dst_OBUF[11]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.406    16.086 r  dst_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.086    dst[11]
    U11                                                               r  dst[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.385ns  (logic 5.380ns (43.444%)  route 7.004ns (56.556%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.253 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/O[2]
                         net (fo=2, routed)           0.567    10.820    compressor2_1_54_12/rowadder2_1inst/src0[7]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_7_prop/I0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.230    11.050 r  compressor2_1_54_12/rowadder2_1inst/lut_7_prop/O
                         net (fo=1, routed)           0.000    11.050    compressor2_1_54_12/rowadder2_1inst/prop[7]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/S[3]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.334 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000    11.334    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.491 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/O[0]
                         net (fo=1, routed)           2.179    13.670    dst_OBUF[8]
    V10                                                               r  dst_OBUF[8]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    16.077 r  dst_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.077    dst[8]
    V10                                                               r  dst[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.318ns  (logic 5.353ns (43.455%)  route 6.965ns (56.545%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.303     3.693    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  src46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.341     4.034 r  src46_reg[0]/Q
                         net (fo=5, routed)           1.378     5.412    compressor2_1_54_12/compressor_inst/gpc8/src46[0]
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/I1
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.097     5.509 r  compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.509    compressor2_1_54_12/compressor_inst/gpc8/lut4_prop1_n_0
    SLICE_X2Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/S[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.911 r  compressor2_1_54_12/compressor_inst/gpc8/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.181     7.091    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/I2
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/I2
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.097     7.188 r  compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     7.188    compressor2_1_54_12/compressor_inst/gpc81/lut6_2_inst2_n_1
    SLICE_X6Y88                                                       r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/S[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     7.376 r  compressor2_1_54_12/compressor_inst/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.549     7.926    compressor2_1_54_12/compressor_inst/gpc139/stage2_4[0]
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/I3
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.217     8.143 r  compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0/O
                         net (fo=1, routed)           0.000     8.143    compressor2_1_54_12/compressor_inst/gpc139/lut4_prop0_n_0
    SLICE_X5Y90                                                       r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/S[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.446 r  compressor2_1_54_12/compressor_inst/gpc139/carry4_inst0/O[1]
                         net (fo=6, routed)           1.150     9.596    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/I1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/I1
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.225     9.821 r  compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     9.821    compressor2_1_54_12/compressor_inst/gpc165/lut6_2_inst1_n_1
    SLICE_X5Y93                                                       r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/S[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.233 r  compressor2_1_54_12/compressor_inst/gpc165/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.820    11.052    compressor2_1_54_12/rowadder2_1inst/src0[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/I0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.097    11.149 r  compressor2_1_54_12/rowadder2_1inst/lut_9_prop/O
                         net (fo=1, routed)           0.000    11.149    compressor2_1_54_12/rowadder2_1inst/prop[9]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.551 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000    11.551    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.731 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/O[2]
                         net (fo=1, routed)           1.888    13.619    dst_OBUF[14]
    U16                                                               r  dst_OBUF[14]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.392    16.010 r  dst_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.010    dst[14]
    U16                                                               r  dst[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.725ns (62.723%)  route 1.025ns (37.277%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.168 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     2.168    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.208 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     2.208    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.274 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/O[2]
                         net (fo=1, routed)           0.693     2.966    dst_OBUF[14]
    U16                                                               r  dst_OBUF[14]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         1.228     4.194 r  dst_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.194    dst[14]
    U16                                                               r  dst[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.749ns (62.672%)  route 1.041ns (37.328%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.168 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     2.168    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.208 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     2.208    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.248 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     2.248    compressor2_1_54_12/rowadder2_1inst/carryout[15]
    SLICE_X6Y96                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/CI
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.301 r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/O[0]
                         net (fo=1, routed)           0.709     3.010    dst_OBUF[16]
    U17                                                               r  dst_OBUF[16]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         1.225     4.234 r  dst_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.234    dst[16]
    U17                                                               r  dst[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.521ns (54.485%)  route 1.271ns (45.515%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_prop/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.098     2.003 r  compressor2_1_54_12/rowadder2_1inst/lut_0_prop/O
                         net (fo=1, routed)           0.000     2.003    compressor2_1_54_12/rowadder2_1inst/prop[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/S[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.073 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/O[0]
                         net (fo=1, routed)           0.938     3.011    dst_OBUF[0]
    R10                                                               r  dst_OBUF[0]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         1.225     4.236 r  dst_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.236    dst[0]
    R10                                                               r  dst[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.601ns (57.259%)  route 1.195ns (42.741%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.148     2.149 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/O[3]
                         net (fo=1, routed)           0.863     3.011    dst_OBUF[3]
    U13                                                               r  dst_OBUF[3]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         1.229     4.240 r  dst_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.240    dst[3]
    U13                                                               r  dst[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.723ns (60.689%)  route 1.116ns (39.311%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.168 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     2.168    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.260 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/O[3]
                         net (fo=1, routed)           0.784     3.044    dst_OBUF[11]
    U11                                                               r  dst_OBUF[11]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         1.240     4.284 r  dst_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.284    dst[11]
    U11                                                               r  dst[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.642ns (57.102%)  route 1.234ns (42.898%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.194 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/O[2]
                         net (fo=1, routed)           0.901     3.095    dst_OBUF[6]
    U14                                                               r  dst_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         1.225     4.320 r  dst_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.320    dst[6]
    U14                                                               r  dst[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.692ns (58.805%)  route 1.186ns (41.195%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.168 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     2.168    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.221 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/O[0]
                         net (fo=1, routed)           0.853     3.074    dst_OBUF[8]
    V10                                                               r  dst_OBUF[8]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         1.248     4.322 r  dst_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.322    dst[8]
    V10                                                               r  dst[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.714ns (59.567%)  route 1.164ns (40.433%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.168 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     2.168    compressor2_1_54_12/rowadder2_1inst/carryout[7]
    SLICE_X6Y94                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CI
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.208 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     2.208    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X6Y95                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.261 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/O[0]
                         net (fo=1, routed)           0.831     3.092    dst_OBUF[12]
    T11                                                               r  dst_OBUF[12]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         1.230     4.322 r  dst_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.322    dst[12]
    T11                                                               r  dst[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.630ns (56.630%)  route 1.249ns (43.370%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.181 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/O[0]
                         net (fo=1, routed)           0.916     3.097    dst_OBUF[4]
    T13                                                               r  dst_OBUF[4]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         1.226     4.324 r  dst_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.324    dst[4]
    T13                                                               r  dst[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.687ns (58.381%)  route 1.203ns (41.619%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.602     1.444    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  src53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  src53_reg[0]/Q
                         net (fo=3, routed)           0.333     1.905    compressor2_1_54_12/rowadder2_1inst/src1[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/I1
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.096     2.001 r  compressor2_1_54_12/rowadder2_1inst/lut_0_gene/O
                         net (fo=1, routed)           0.000     2.001    compressor2_1_54_12/rowadder2_1inst/gene[0]
    SLICE_X6Y92                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.128 r  compressor2_1_54_12/rowadder2_1inst/carry4_3_0/CO[3]
                         net (fo=1, routed)           0.000     2.128    compressor2_1_54_12/rowadder2_1inst/carryout[3]
    SLICE_X6Y93                                                       r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/CI
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.220 r  compressor2_1_54_12/rowadder2_1inst/carry4_7_4/O[3]
                         net (fo=1, routed)           0.870     3.090    dst_OBUF[7]
    V11                                                               r  dst_OBUF[7]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         1.244     4.335 r  dst_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.335    dst[7]
    V11                                                               r  dst[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           702 Endpoints
Min Delay           702 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src19_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.546ns  (logic 0.809ns (12.358%)  route 5.737ns (87.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.737     6.546    rst_IBUF
    SLICE_X14Y96         FDCE                                         f  src19_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X14Y96         FDCE                                         r  src19_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src18_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.809ns (12.749%)  route 5.536ns (87.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.536     6.345    rst_IBUF
    SLICE_X13Y96         FDCE                                         f  src18_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X13Y96         FDCE                                         r  src18_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src20_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.809ns (12.749%)  route 5.536ns (87.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.536     6.345    rst_IBUF
    SLICE_X13Y96         FDCE                                         f  src20_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X13Y96         FDCE                                         r  src20_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src20_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.809ns (12.749%)  route 5.536ns (87.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.536     6.345    rst_IBUF
    SLICE_X12Y96         FDCE                                         f  src20_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X12Y96         FDCE                                         r  src20_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src20_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.809ns (12.749%)  route 5.536ns (87.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.536     6.345    rst_IBUF
    SLICE_X12Y96         FDCE                                         f  src20_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X12Y96         FDCE                                         r  src20_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src21_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.809ns (12.749%)  route 5.536ns (87.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.536     6.345    rst_IBUF
    SLICE_X12Y96         FDCE                                         f  src21_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X12Y96         FDCE                                         r  src21_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src22_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 0.809ns (12.749%)  route 5.536ns (87.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.536     6.345    rst_IBUF
    SLICE_X12Y96         FDCE                                         f  src22_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.155     3.328    clk_IBUF_BUFG
    SLICE_X12Y96         FDCE                                         r  src22_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src21_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.809ns (12.812%)  route 5.505ns (87.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.505     6.314    rst_IBUF
    SLICE_X11Y98         FDCE                                         f  src21_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.156     3.329    clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  src21_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src21_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.809ns (12.812%)  route 5.505ns (87.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.505     6.314    rst_IBUF
    SLICE_X11Y98         FDCE                                         f  src21_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.156     3.329    clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  src21_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            src22_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.809ns (12.812%)  route 5.505ns (87.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G13                                                               f  rst_IBUF_inst/I
    G13                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  rst_IBUF_inst/O
                         net (fo=648, routed)         5.505     6.314    rst_IBUF
    SLICE_X11Y98         FDCE                                         f  src22_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.101    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.156     3.329    clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  src22_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data13
                            (input port)
  Destination:            src13_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.153ns (22.814%)  route 0.516ns (77.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  in_data13 (IN)
                         net (fo=0)                   0.000     0.000    in_data13
    K16                                                               r  in_data13_IBUF_inst/I
    K16                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  in_data13_IBUF_inst/O
                         net (fo=1, routed)           0.516     0.669    in_data13_IBUF
    SLICE_X2Y88          FDCE                                         r  src13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.873     1.962    clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  src13_reg[0]/C

Slack:                    inf
  Source:                 in_data10
                            (input port)
  Destination:            src10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.196ns (26.703%)  route 0.538ns (73.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  in_data10 (IN)
                         net (fo=0)                   0.000     0.000    in_data10
    R16                                                               r  in_data10_IBUF_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  in_data10_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.734    in_data10_IBUF
    SLICE_X0Y84          FDCE                                         r  src10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  src10_reg[0]/C

Slack:                    inf
  Source:                 in_data12
                            (input port)
  Destination:            src12_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.211ns (28.680%)  route 0.524ns (71.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  in_data12 (IN)
                         net (fo=0)                   0.000     0.000    in_data12
    T14                                                               r  in_data12_IBUF_inst/I
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  in_data12_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.734    in_data12_IBUF
    SLICE_X0Y84          FDCE                                         r  src12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  src12_reg[0]/C

Slack:                    inf
  Source:                 in_data29
                            (input port)
  Destination:            src29_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.195ns (26.589%)  route 0.539ns (73.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  in_data29 (IN)
                         net (fo=0)                   0.000     0.000    in_data29
    D17                                                               r  in_data29_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  in_data29_IBUF_inst/O
                         net (fo=1, routed)           0.539     0.735    in_data29_IBUF
    SLICE_X0Y99          FDCE                                         r  src29_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.876     1.965    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  src29_reg[0]/C

Slack:                    inf
  Source:                 in_data14
                            (input port)
  Destination:            src14_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.191ns (25.258%)  route 0.567ns (74.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in_data14 (IN)
                         net (fo=0)                   0.000     0.000    in_data14
    J15                                                               r  in_data14_IBUF_inst/I
    J15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  in_data14_IBUF_inst/O
                         net (fo=1, routed)           0.567     0.758    in_data14_IBUF
    SLICE_X3Y87          FDCE                                         r  src14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.871     1.960    clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  src14_reg[0]/C

Slack:                    inf
  Source:                 in_data16
                            (input port)
  Destination:            src16_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.195ns (25.351%)  route 0.573ns (74.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  in_data16 (IN)
                         net (fo=0)                   0.000     0.000    in_data16
    J18                                                               r  in_data16_IBUF_inst/I
    J18                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  in_data16_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.768    in_data16_IBUF
    SLICE_X3Y87          FDCE                                         r  src16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.871     1.960    clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  src16_reg[0]/C

Slack:                    inf
  Source:                 in_data11
                            (input port)
  Destination:            src11_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.213ns (27.431%)  route 0.564ns (72.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  in_data11 (IN)
                         net (fo=0)                   0.000     0.000    in_data11
    T15                                                               r  in_data11_IBUF_inst/I
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  in_data11_IBUF_inst/O
                         net (fo=1, routed)           0.564     0.777    in_data11_IBUF
    SLICE_X0Y84          FDCE                                         r  src11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  src11_reg[0]/C

Slack:                    inf
  Source:                 in_data17
                            (input port)
  Destination:            src17_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.195ns (24.885%)  route 0.587ns (75.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  in_data17 (IN)
                         net (fo=0)                   0.000     0.000    in_data17
    J17                                                               r  in_data17_IBUF_inst/I
    J17                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  in_data17_IBUF_inst/O
                         net (fo=1, routed)           0.587     0.782    in_data17_IBUF
    SLICE_X1Y87          FDCE                                         r  src17_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.871     1.960    clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  src17_reg[0]/C

Slack:                    inf
  Source:                 in_data15
                            (input port)
  Destination:            src15_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.194ns (24.482%)  route 0.599ns (75.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  in_data15 (IN)
                         net (fo=0)                   0.000     0.000    in_data15
    K15                                                               r  in_data15_IBUF_inst/I
    K15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  in_data15_IBUF_inst/O
                         net (fo=1, routed)           0.599     0.794    in_data15_IBUF
    SLICE_X2Y88          FDCE                                         r  src15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.873     1.962    clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  src15_reg[0]/C

Slack:                    inf
  Source:                 in_data18
                            (input port)
  Destination:            src18_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.197ns (24.261%)  route 0.614ns (75.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  in_data18 (IN)
                         net (fo=0)                   0.000     0.000    in_data18
    F18                                                               r  in_data18_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  in_data18_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.811    in_data18_IBUF
    SLICE_X1Y86          FDCE                                         r  src18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                                                               r  clk_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  src18_reg[0]/C





