Startpoint: rf_reg_468__reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: rf_reg_468__reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.20    0.00    0.00   clock clk_sys (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.20    0.00    0.00 ^ rf_reg_468__reg/CLK (sg13g2_dfrbp_1)
   0.00    0.02    0.18    0.18 v rf_reg_468__reg/Q (sg13g2_dfrbp_1)
   0.00    0.02    0.06    0.25 v _6979_/X (sg13g2_mux2_1)
           0.02    0.00    0.25 v rf_reg_468__reg/D (sg13g2_dfrbp_1)
                           0.25   data arrival time

           0.20    0.00    0.00   clock clk_sys (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.10    0.10   clock uncertainty
                   0.00    0.10   clock reconvergence pessimism
                           0.10 ^ rf_reg_468__reg/CLK (sg13g2_dfrbp_1)
                   0.01    0.11   library hold time
                           0.11   data required time
-----------------------------------------------------------------------
                           0.11   data required time
                          -0.25   data arrival time
-----------------------------------------------------------------------
                           0.14   slack (MET)


