{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@71:81@HdlIdDef", ");\n\nwire [1:0] up_status_ctrl_state;\n\nwire up_status_ifs_ready;\nreg [13:0] up_status_latency = 'h00;\n\nwire [31:0] up_ilas_rdata;\nwire up_ilas_ready;\n\nsync_bits #(\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@68:78", "\n  input core_status_ifs_ready,\n  input [13:0] core_status_latency\n);\n\nwire [1:0] up_status_ctrl_state;\n\nwire up_status_ifs_ready;\nreg [13:0] up_status_latency = 'h00;\n\nwire [31:0] up_ilas_rdata;\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@73:83", "wire [1:0] up_status_ctrl_state;\n\nwire up_status_ifs_ready;\nreg [13:0] up_status_latency = 'h00;\n\nwire [31:0] up_ilas_rdata;\nwire up_ilas_ready;\n\nsync_bits #(\n  .NUM_OF_BITS(1)\n) i_cdc_status_ready (\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@74:84", "\nwire up_status_ifs_ready;\nreg [13:0] up_status_latency = 'h00;\n\nwire [31:0] up_ilas_rdata;\nwire up_ilas_ready;\n\nsync_bits #(\n  .NUM_OF_BITS(1)\n) i_cdc_status_ready (\n  .in_bits({\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@70:80", "  input [13:0] core_status_latency\n);\n\nwire [1:0] up_status_ctrl_state;\n\nwire up_status_ifs_ready;\nreg [13:0] up_status_latency = 'h00;\n\nwire [31:0] up_ilas_rdata;\nwire up_ilas_ready;\n\n"]], "Diff Content": {"Delete": [[76, "reg [13:0] up_status_latency = 'h00;\n"]], "Add": []}}