 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_engine
Version: U-2022.12
Date   : Mon Apr 15 01:50:03 2024
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: mode[0] (input port clocked by clk)
  Endpoint: product[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 f
  mode[0] (in)                                            0.00     200.00 f
  PFU1/mode[0] (proposed)                                 0.00     200.00 f
  PFU1/sign_ctrl/mode[0] (signbit_ctrl)                   0.00     200.00 f
  PFU1/sign_ctrl/U5/Z (SC7P5T_OR2X2_A_CSC20L)            18.82     218.82 f
  PFU1/sign_ctrl/U4/Z (SC7P5T_NR3X1_CSC20L)              17.98     236.80 r
  PFU1/sign_ctrl/U3/Z (SC7P5T_BUFX1_A_CSC20L)            78.06     314.86 r
  PFU1/sign_ctrl/hl_sy[4] (signbit_ctrl)                  0.00     314.86 r
  PFU1/bb_hl_4/sy (s_bitbrick_2)                          0.00     314.86 r
  PFU1/bb_hl_4/U10/Z (SC7P5T_AN2X2_A_CSC20L)             46.32     361.17 r
  PFU1/bb_hl_4/U9/Z (SC7P5T_ND2X1_MR_CSC20L)             15.58     376.76 f
  PFU1/bb_hl_4/FA_p2/b (full_adder_9)                     0.00     376.76 f
  PFU1/bb_hl_4/FA_p2/U3/Z (SC7P5T_XOR2X2_CSC20L)         39.36     416.12 r
  PFU1/bb_hl_4/FA_p2/U2/Z (SC7P5T_AO22X1_A_CSC20L)       34.64     450.76 r
  PFU1/bb_hl_4/FA_p2/co (full_adder_9)                    0.00     450.76 r
  PFU1/bb_hl_4/FA_p3b/ci (full_adder_8)                   0.00     450.76 r
  PFU1/bb_hl_4/FA_p3b/U1/Z (SC7P5T_XOR2X2_CSC20L)        40.78     491.54 f
  PFU1/bb_hl_4/FA_p3b/sum (full_adder_8)                  0.00     491.54 f
  PFU1/bb_hl_4/FA_p3a/a (full_adder_7)                    0.00     491.54 f
  PFU1/bb_hl_4/FA_p3a/U3/Z (SC7P5T_XOR2X2_CSC20L)        28.99     520.53 r
  PFU1/bb_hl_4/FA_p3a/U1/Z (SC7P5T_XOR2X2_CSC20L)        38.26     558.80 f
  PFU1/bb_hl_4/FA_p3a/sum (full_adder_7)                  0.00     558.80 f
  PFU1/bb_hl_4/p[3] (s_bitbrick_2)                        0.00     558.80 f
  PFU1/U69/S (SC7P5T_FAX1_A_CSC20L)                      63.48     622.27 r
  PFU1/add_383_2/B[5] (proposed_DW01_add_27)              0.00     622.27 r
  PFU1/add_383_2/U1_5/CO (SC7P5T_FAX1_A_CSC20L)          48.98     671.25 r
  PFU1/add_383_2/U1_6/CO (SC7P5T_FAX1_A_CSC20L)          39.40     710.65 r
  PFU1/add_383_2/U1_7/Z (SC7P5T_XOR3X2_CSC20L)           67.42     778.07 r
  PFU1/add_383_2/SUM[7] (proposed_DW01_add_27)            0.00     778.07 r
  PFU1/add_396_2/A[7] (proposed_DW01_add_29)              0.00     778.07 r
  PFU1/add_396_2/U1_7/CO (SC7P5T_FAX1_A_CSC20L)          46.12     824.19 r
  PFU1/add_396_2/U1_8/CO (SC7P5T_FAX1_A_CSC20L)          44.75     868.94 r
  PFU1/add_396_2/U1_9/CO (SC7P5T_FAX1_A_CSC20L)          44.75     913.69 r
  PFU1/add_396_2/U1_10/CO (SC7P5T_FAX1_A_CSC20L)         44.75     958.44 r
  PFU1/add_396_2/U1_11/CO (SC7P5T_FAX1_A_CSC20L)         44.75    1003.19 r
  PFU1/add_396_2/U1_12/CO (SC7P5T_FAX1_A_CSC20L)         44.75    1047.94 r
  PFU1/add_396_2/U1_13/CO (SC7P5T_FAX1_A_CSC20L)         44.81    1092.75 r
  PFU1/add_396_2/U1_14/CO (SC7P5T_FAX1_A_CSC20L)         39.46    1132.21 r
  PFU1/add_396_2/U1_15/Z (SC7P5T_XOR3X2_CSC20L)          62.36    1194.57 r
  PFU1/add_396_2/SUM[15] (proposed_DW01_add_29)           0.00    1194.57 r
  PFU1/U67/Z (SC7P5T_AO222X1_CSC20L)                    149.95    1344.52 r
  PFU1/product[15] (proposed)                             0.00    1344.52 r
  product[15] (out)                                       0.00    1344.52 r
  data arrival time                                               1344.52

  clock clk (rise edge)                                2000.00    2000.00
  clock network delay (ideal)                             0.00    2000.00
  clock uncertainty                                    -200.00    1800.00
  output external delay                                -400.00    1400.00
  data required time                                              1400.00
  --------------------------------------------------------------------------
  data required time                                              1400.00
  data arrival time                                              -1344.52
  --------------------------------------------------------------------------
  slack (MET)                                                       55.48


1
