#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 15:32:15 2024
# Process ID: 6252
# Current directory: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3564 H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\VHDL_INTR.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.xpr
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_ENC:1.0 AES_ENC_0
endgroup
set_property location {2.5 803 -237} [get_bd_cells AES_ENC_0]
set_property location {0.5 267 -93} [get_bd_cells processing_system7_0]
create_peripheral inpg.fr user AES_DEC 1.0 -dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core inpg.fr:user:AES_DEC:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core inpg.fr:user:AES_DEC:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core inpg.fr:user:AES_DEC:1.0]
write_peripheral [ipx::find_open_core inpg.fr:user:AES_DEC:1.0]
set_property  ip_repo_paths  {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/../ip_repo/AES_DEC_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_AES_DEC_v1_0 -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/../ip_repo h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_DEC_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ComputeColumn.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/GenerateKeys.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/round.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/subBytes.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/LastRound.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/design.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ShiftRows.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/MixColumns.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/KeySchedule.vhd}}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AES_ENC_v1_0_project -directory h:/soc_project/soc_aes_projet/soc_aes_project/vhdl_intr/ip_repo/edit_AES_DEC_v1_0.tmp/AES_ENC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name AES_ENC_v1_0_project -directory h:/soc_project/soc_aes_projet/soc_aes_project/vhdl_intr/ip_repo/edit_AES_DEC_v1_0.tmp/AES_ENC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0/component.xml
update_compile_order -fileset sources_1
current_project edit_AES_DEC_v1_0
current_project AES_ENC_v1_0_project
current_project edit_AES_DEC_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_DEC_1.0
close_project
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_DEC:1.0 AES_DEC_0
endgroup
ipx::edit_ip_in_project -upgrade true -name AES_DEC_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.tmp/AES_DEC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_DEC_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_DEC_1.0
delete_bd_objs [get_bd_cells AES_DEC_0]
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_DEC:1.0 AES_DEC_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 30 -265} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins AES_DEC_0/interrupt_DEC] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins AES_ENC_0/interrupt_ENC] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_DEC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AES_DEC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_ENC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AES_ENC_0/S00_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd] -top
add_files -norecurse H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/hdl/AES_F_wrapper.vhd
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd]
catch { config_ip_cache -export [get_ips -all AES_F_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all AES_F_AES_ENC_0_0] }
catch { config_ip_cache -export [get_ips -all AES_F_AES_DEC_0_1] }
catch { config_ip_cache -export [get_ips -all AES_F_xbar_0] }
catch { config_ip_cache -export [get_ips -all AES_F_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all AES_F_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd]
launch_runs -jobs 12 {AES_F_processing_system7_0_0_synth_1 AES_F_AES_ENC_0_0_synth_1 AES_F_AES_DEC_0_1_synth_1 AES_F_xbar_0_synth_1 AES_F_auto_pc_0_synth_1 AES_F_rst_ps7_0_50M_0_synth_1}
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd] -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper.xsa
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd}
