
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeremy/tabletop_hologram/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top top_level -part xc7a200tsbg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render.dcp' for cell 'hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo.dcp' for cell 'my_cv/my_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div.dcp' for cell 'my_cv/centroid_blue/xcenter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16.dcp' for cell 'my_cv/rgb2hsv_blue/h_div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/frame_buffer_1/frame_buffer.dcp' for cell 'my_graphics/my_manager/buffer0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider.dcp' for cell 'my_graphics/my_projection/vertex1/divider'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider.dcp' for cell 'my_graphics/my_projection/vertex1/divider2_x'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt.dcp' for cell 'my_graphics/my_projection/vertex1/my_sqrt'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/z_interp_divider/z_interp_divider.dcp' for cell 'my_graphics/my_rasterize/my_div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_rom/div_rom.dcp' for cell 'my_graphics/my_shader/my_div_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/sqrt_rom/sqrt_rom.dcp' for cell 'my_graphics/my_shader/my_sqrt_rom_bottom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation.dcp' for cell 'my_graphics/my_trans/normal1/rotation'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom3/demo_rom3.dcp' for cell 'my_graphics/my_tri_source/cube'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom1/demo_rom1.dcp' for cell 'my_graphics/my_tri_source/mobius'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom2/demo_rom2.dcp' for cell 'my_graphics/my_tri_source/suit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/banana_rom1/banana_rom1.dcp' for cell 'my_graphics/my_tri_source/thanos1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/banana_rom2/banana_rom2.dcp' for cell 'my_graphics/my_tri_source/thanos2'
INFO: [Netlist 29-17] Analyzing 3887 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/src/rgb2dvi.xdc] for cell 'hdmi/U0'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/src/rgb2dvi.xdc] for cell 'hdmi/U0'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo.xdc] for cell 'my_cv/my_fifo/U0'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo.xdc] for cell 'my_cv/my_fifo/U0'
Parsing XDC File [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/src/rgb2dvi_clocks.xdc] for cell 'hdmi/U0'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/src/rgb2dvi_clocks.xdc] for cell 'hdmi/U0'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo_clocks.xdc] for cell 'my_cv/my_fifo/U0'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo_clocks.xdc] for cell 'my_cv/my_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 972.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 972.188 ; gain = 673.945
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 15.984

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 540f47fa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1632.809 ; gain = 644.637

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 101 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1761b3e2a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.547 ; gain = 0.215
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 216 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bd60a67e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.547 ; gain = 0.215
INFO: [Opt 31-389] Phase Constant propagation created 525 cells and removed 2021 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16905eabd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1792.547 ; gain = 0.215
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6273 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16905eabd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1792.547 ; gain = 0.215
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17f17eac5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1792.547 ; gain = 0.215
INFO: [Opt 31-389] Phase Shift Register Optimization created 25 cells and removed 60 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1726cbaa8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1792.547 ; gain = 0.215
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |             216  |                                              0  |
|  Constant propagation         |             525  |            2021  |                                              0  |
|  Sweep                        |               0  |            6273  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              25  |              60  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1792.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f7e89af1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1792.547 ; gain = 0.215

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
