// Seed: 1835836603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @* id_4 -= $display(id_11);
endmodule
module module_0 (
    output supply1 id_0,
    input tri0 module_1,
    input uwire id_2,
    input tri id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    output wor id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wire id_12,
    output wor id_13,
    input wire id_14,
    input uwire id_15,
    input tri id_16,
    output tri id_17,
    input tri0 id_18,
    input tri0 id_19
);
  integer id_21;
  initial begin
    assert (1);
  end
  module_0(
      id_21, id_21, id_21, id_21, id_21, id_21, id_21, id_21, id_21, id_21, id_21
  );
endmodule
