[{"DBLP title": "Compiler-Assisted Memory Encryption for Embedded Processors.", "DBLP authors": ["Vijay Nagarajan", "Rajiv Gupta", "Arvind Krishnaswamy"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_2", "OA papers": [{"PaperId": "https://openalex.org/W4250942125", "PaperTitle": "Compiler-Assisted Memory Encryption for Embedded Processors", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Arizona": 3.0}, "Authors": ["Vijay Nagarajan", "Rajiv Gupta", "Arvind Krishnaswamy"]}]}, {"DBLP title": "Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems.", "DBLP authors": ["Major Bhadauria", "Sally A. McKee", "Karan Singh", "Gary S. Tyson"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_3", "OA papers": [{"PaperId": "https://openalex.org/W42453000", "PaperTitle": "Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cornell University": 3.0, "Florida State University": 1.0}, "Authors": ["Major Bhadauria", "Sally A. McKee", "Karan P. Singh", "Gary Tyson"]}]}, {"DBLP title": "Applying Decay to Reduce Dynamic Power in Set-Associative Caches.", "DBLP authors": ["Georgios Keramidas", "Polychronis Xekalakis", "Stefanos Kaxiras"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_4", "OA papers": [{"PaperId": "https://openalex.org/W1608423322", "PaperTitle": "Applying Decay to Reduce Dynamic Power in Set-Associative Caches", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Patras": 2.0, "University of Edinburgh": 1.0}, "Authors": ["Georgios Keramidas", "Polychronis Xekalakis", "Stefanos Kaxiras"]}]}, {"DBLP title": "Virtual Registers: Reducing Register Pressure Without Enlarging the Register File.", "DBLP authors": ["Jun Yan", "Wei Zhang"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_5", "OA papers": [{"PaperId": "https://openalex.org/W1606120427", "PaperTitle": "Virtual Registers: Reducing Register Pressure Without Enlarging the Register File", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Jun Yan", "Wei Zhang"]}]}, {"DBLP title": "Bounds Checking with Taint-Based Analysis.", "DBLP authors": ["Weihaw Chuang", "Satish Narayanasamy", "Brad Calder", "Ranjit Jhala"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_6", "OA papers": [{"PaperId": "https://openalex.org/W1569451733", "PaperTitle": "Bounds Checking with Taint-Based Analysis", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 3.5, "Microsoft (United States)": 0.5}, "Authors": ["Weihaw Chuang", "Satish Narayanasamy", "Brad Calder", "Ranjit Jhala"]}]}, {"DBLP title": "Reducing Exit Stub Memory Consumption in Code Caches.", "DBLP authors": ["Apala Guha", "Kim M. Hazelwood", "Mary Lou Soffa"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_7", "OA papers": [{"PaperId": "https://openalex.org/W1565779629", "PaperTitle": "Reducing Exit Stub Memory Consumption in Code Caches", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Apala Guha", "Kim Hazelwood", "Mary Lou Soffa"]}]}, {"DBLP title": "Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling.", "DBLP authors": ["Chang-Ching Yeh", "Kuei-Chung Chang", "Tien-Fu Chen", "Chingwei Yeh"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_8", "OA papers": [{"PaperId": "https://openalex.org/W1501484937", "PaperTitle": "Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Cheng University": 4.0}, "Authors": ["Chang-Ching Yeh", "Kuei-Chung Chang", "Tien-Fu Chen", "Chingwei Yeh"]}]}, {"DBLP title": "Fetch Gating Control Through Speculative Instruction Window Weighting.", "DBLP authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_9", "OA papers": [{"PaperId": "https://openalex.org/W4233606704", "PaperTitle": "Fetch Gating Control Through Speculative Instruction Window Weighting", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches.", "DBLP authors": ["Sonia L\u00f3pez", "Steve Dropsho", "David H. Albonesi", "Oscar Garnica", "Juan Lanchares"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_10", "OA papers": [{"PaperId": "https://openalex.org/W2139768739", "PaperTitle": "Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universidad Complutense de Madrid": 3.0, "School of Computer and Communication Science, EPFL, Switzerland.": 1.0, "Cornell University": 1.0}, "Authors": ["Sonia Mart\u00edn L\u00f3pez", "Steve Dropsho", "David H. Albonesi", "Oscar Garnica", "Juan Lanchares"]}]}, {"DBLP title": "Branch History Matching: Branch Predictor Warmup for Sampled Simulation.", "DBLP authors": ["Simon Kluyskens", "Lieven Eeckhout"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_11", "OA papers": [{"PaperId": "https://openalex.org/W1515845332", "PaperTitle": "Branch History Matching: Branch Predictor Warmup for Sampled Simulation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Simon Kluyskens", "Lieven Eeckhout"]}]}, {"DBLP title": "Sunflower :  Full-System, Embedded Microarchitecture Evaluation.", "DBLP authors": ["Phillip Stanley-Marbell", "Diana Marculescu"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_12", "OA papers": [{"PaperId": "https://openalex.org/W1525113605", "PaperTitle": "Sunflower : Full-System, Embedded Microarchitecture Evaluation", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Phillip Stanley-Marbell", "Diana Marculescu"]}]}, {"DBLP title": "Efficient Program Power Behavior Characterization.", "DBLP authors": ["Chunling Hu", "Daniel A. Jim\u00e9nez", "Ulrich Kremer"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_13", "OA papers": [{"PaperId": "https://openalex.org/W1499590209", "PaperTitle": "Efficient Program Power Behavior Characterization", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Rutgers, The State University of New Jersey": 3.0}, "Authors": ["Chunling Hu", "Daniel A. Jimenez", "Ulrich Kremer"]}]}, {"DBLP title": "Performance/Energy Optimization of DSP Transforms on the XScale Processor.", "DBLP authors": ["Paolo D'Alberto", "Markus P\u00fcschel", "Franz Franchetti"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_14", "OA papers": [{"PaperId": "https://openalex.org/W2136268965", "PaperTitle": "Performance/Energy Optimization of DSP Transforms on the XScale Processor", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Paolo D'Alberto", "Markus P\u00fcschel", "Franz Franchetti"]}]}, {"DBLP title": "Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms.", "DBLP authors": ["Klaas L. Hofstra", "Sabih H. Gerez"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_15", "OA papers": [{"PaperId": "https://openalex.org/W2104771505", "PaperTitle": "Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Klaas L. Hofstra", "Sabih H. Gerez"]}]}, {"DBLP title": "A Throughput-Driven Task Creation and Mapping for Network Processors.", "DBLP authors": ["Lixia Liu", "Xiao-Feng Li", "Michael K. Chen", "Roy Dz-Ching Ju"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_16", "OA papers": [{"PaperId": "https://openalex.org/W1528437777", "PaperTitle": "A Throughput-Driven Task Creation and Mapping for Network Processors", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel China Research Center Ltd., Beijing, China": 2.0, "Intel (United States)": 2.0}, "Authors": ["Lixia Liu", "Xiaofeng Li", "Michael Z. Q. Chen", "Roy Dz-Ching Ju"]}]}, {"DBLP title": "MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization.", "DBLP authors": ["Grigori Fursin", "John Cavazos", "Michael F. P. O'Boyle", "Olivier Temam"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_17", "OA papers": [{"PaperId": "https://openalex.org/W4235343816", "PaperTitle": "MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "University of Edinburgh": 2.0}, "Authors": ["Grigori Fursin", "John Cavazos", "Michael O\u2019Boyle", "Olivier Temam"]}]}, {"DBLP title": "Evaluation of Offset Assignment Heuristics.", "DBLP authors": ["Johnny Huynh", "Jos\u00e9 Nelson Amaral", "Paul Berube", "Sid Ahmed Ali Touati"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_18", "OA papers": [{"PaperId": "https://openalex.org/W1594807353", "PaperTitle": "Evaluation of Offset Assignment Heuristics", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Alberta": 3.0, "Universit\u00e9 de Versailles, France": 1.0}, "Authors": ["Johnny Huynh", "Jos\u00e9 Nelson Amaral", "Paul M. Berube", "Sid-Ahmed-Ali Touati"]}]}, {"DBLP title": "Customizing the Datapath and ISA of Soft VLIW Processors.", "DBLP authors": ["Mazen A. R. Saghir", "Mohamad El-Majzoub", "Patrick Akl"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_19", "OA papers": [{"PaperId": "https://openalex.org/W1898117145", "PaperTitle": "Customizing the Datapath and ISA of Soft VLIW Processors", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"American University of Beirut": 3.0}, "Authors": ["Mazen A. R. Saghir", "Mohamad El-Majzoub", "Patrick Akl"]}]}, {"DBLP title": "Instruction Set Extension Generation with Considering Physical Constraints.", "DBLP authors": ["I-Wei Wu", "Shih-Chia Huang", "Chung-Ping Chung", "Jean Jyh-Jiun Shann"], "year": 2007, "doi": "https://doi.org/10.1007/978-3-540-69338-3_20", "OA papers": [{"PaperId": "https://openalex.org/W2164684345", "PaperTitle": "Instruction Set Extension Generation with Considering Physical Constraints", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["I-Wei Wu", "Shih-Chia Huang", "Chung-Ping Chung", "Jyh-Jiun Shann"]}]}]