{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627308132276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627308132277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 26 22:02:12 2021 " "Processing started: Mon Jul 26 22:02:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627308132277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627308132277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comp2020 -c comp2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off comp2020 -c comp2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627308132277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1627308132550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2020-beh " "Found design unit 1: comp2020-beh" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133064 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2020 " "Found entity 1: comp2020" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627308133064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133068 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627308133068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp2020 " "Elaborating entity \"comp2020\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627308133135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_error comp2020.vhd(162) " "Verilog HDL or VHDL warning at comp2020.vhd(162): object \"DHT11_error\" assigned a value but never read" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133138 "|comp2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg1_dot comp2020.vhd(170) " "VHDL Signal Declaration warning at comp2020.vhd(170): used implicit default value for signal \"seg1_dot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1627308133138 "|comp2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode_motor comp2020.vhd(178) " "Verilog HDL or VHDL warning at comp2020.vhd(178): object \"mode_motor\" assigned a value but never read" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133138 "|comp2020"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset comp2020.vhd(204) " "VHDL Process Statement warning at comp2020.vhd(204): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133138 "|comp2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg comp2020.vhd(215) " "Verilog HDL or VHDL warning at comp2020.vhd(215): object \"dbg\" assigned a value but never read" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133138 "|comp2020"}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133152 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u1 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u1\"" {  } { { "comp2020.vhd" "u1" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133157 "|comp2020|TSL2561:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u1\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133172 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11_BASIC:u2 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11_BASIC:u2\"" {  } { { "comp2020.vhd" "u2" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133179 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(47) " "VHDL Process Statement warning at dht11_basic.vhd(47): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133179 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(191) " "VHDL Process Statement warning at dht11_basic.vhd(191): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133179 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(203) " "VHDL Process Statement warning at dht11_basic.vhd(203): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133179 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "fourdigits_sevensegmentdisplay.vhd 2 1 " "Using design file fourdigits_sevensegmentdisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourDigits_SevenSegmentDisplay-beh " "Found design unit 1: fourDigits_SevenSegmentDisplay-beh" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133192 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourDigits_SevenSegmentDisplay " "Found entity 1: fourDigits_SevenSegmentDisplay" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigits_SevenSegmentDisplay fourDigits_SevenSegmentDisplay:u3 " "Elaborating entity \"fourDigits_SevenSegmentDisplay\" for hierarchy \"fourDigits_SevenSegmentDisplay:u3\"" {  } { { "comp2020.vhd" "u3" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133194 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_0 fourdigits_sevensegmentdisplay.vhd(56) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(56): signal \"ch_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133195 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_1 fourdigits_sevensegmentdisplay.vhd(57) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(57): signal \"ch_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133195 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_2 fourdigits_sevensegmentdisplay.vhd(58) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(58): signal \"ch_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133195 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_3 fourdigits_sevensegmentdisplay.vhd(59) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(59): signal \"ch_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308133195 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133207 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u4 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u4\"" {  } { { "comp2020.vhd" "u4" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133225 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u5 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u5\"" {  } { { "comp2020.vhd" "u5" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133245 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u6 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u6\"" {  } { { "comp2020.vhd" "u6" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133248 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TSL2561_int lcdcontrol.vhd(113) " "VHDL Signal Declaration warning at lcdcontrol.vhd(113): used explicit default value for signal \"TSL2561_int\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1627308133383 "|comp2020|lcdControl:u6"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "font_size lcdcontrol.vhd(129) " "VHDL Variable Declaration warning at lcdcontrol.vhd(129): used initial value expression for variable \"font_size\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 129 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1627308133383 "|comp2020|lcdControl:u6"}
{ "Warning" "WSGN_SEARCH_FILE" "sd178.vhd 2 1 " "Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD178-beh " "Found design unit 1: SD178-beh" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133772 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD178 " "Found entity 1: SD178" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD178 SD178:u0 " "Elaborating entity \"SD178\" for hierarchy \"SD178:u0\"" {  } { { "comp2020.vhd" "u0" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error sd178.vhd(58) " "Verilog HDL or VHDL warning at sd178.vhd(58): object \"sd178_ack_error\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133785 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd sd178.vhd(60) " "Verilog HDL or VHDL warning at sd178.vhd(60): object \"sd178_data_rd\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133785 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol sd178.vhd(62) " "Verilog HDL or VHDL warning at sd178.vhd(62): object \"var_vol\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133785 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last sd178.vhd(62) " "Verilog HDL or VHDL warning at sd178.vhd(62): object \"var_vol_last\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133785 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 sd178.vhd(66) " "Verilog HDL or VHDL warning at sd178.vhd(66): object \"d0\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133785 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 sd178.vhd(67) " "Verilog HDL or VHDL warning at sd178.vhd(67): object \"lx1\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133786 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 sd178.vhd(72) " "Verilog HDL or VHDL warning at sd178.vhd(72): object \"d3\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133786 "|comp2020|SD178:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop sd178.vhd(83) " "Verilog HDL or VHDL warning at sd178.vhd(83): object \"vol_loop\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133786 "|comp2020|SD178:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master SD178:u0\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"SD178:u0\|i2c_master:u0\"" {  } { { "sd178.vhd" "u0" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sd178.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentcontrol.vhd 2 1 " "Using design file sevensegmentcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentControl-behavioral " "Found design unit 1: sevenSegmentControl-behavioral" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133802 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentControl " "Found entity 1: sevenSegmentControl" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentControl sevenSegmentControl:u7 " "Elaborating entity \"sevenSegmentControl\" for hierarchy \"sevenSegmentControl:u7\"" {  } { { "comp2020.vhd" "u7" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D0_BUFFER_2 sevensegmentcontrol.vhd(19) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object \"D0_BUFFER_2\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D1_BUFFER_2 sevensegmentcontrol.vhd(19) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object \"D1_BUFFER_2\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2_BUFFER_2 sevensegmentcontrol.vhd(19) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object \"D2_BUFFER_2\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D3_BUFFER_2 sevensegmentcontrol.vhd(19) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object \"D3_BUFFER_2\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg1_dot sevensegmentcontrol.vhd(20) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(20): object \"seg1_dot\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg2_dot sevensegmentcontrol.vhd(20) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(20): object \"seg2_dot\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSL2561_int sevensegmentcontrol.vhd(25) " "Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(25): object \"TSL2561_int\" assigned a value but never read" {  } { { "sevensegmentcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/sevensegmentcontrol.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133805 "|comp2020|sevenSegmentControl:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133816 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u8 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u8\"" {  } { { "comp2020.vhd" "u8" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133826 "|comp2020|LCD_DRV:u8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308133826 "|comp2020|LCD_DRV:u8"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133836 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u8\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u8\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u8\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u8\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133878 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1627308133879 "|comp2020|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1627308133879 "|comp2020|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1627308133879 "|comp2020|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133889 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308133889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308133889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u8\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u8\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308133890 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "HU_BUFF u6 " "Port \"HU_BUFF\" does not exist in macrofunction \"u6\"" {  } { { "comp2020.vhd" "u6" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 356 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308134117 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "TE_BUFF u6 " "Port \"TE_BUFF\" does not exist in macrofunction \"u6\"" {  } { { "comp2020.vhd" "u6" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 356 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308134118 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "TSL2561_data u6 " "Port \"TSL2561_data\" does not exist in macrofunction \"u6\"" {  } { { "comp2020.vhd" "u6" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 356 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308134118 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "key_pressed u6 " "Port \"key_pressed\" does not exist in macrofunction \"u6\"" {  } { { "comp2020.vhd" "u6" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 356 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308134118 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "workingMode u6 " "Port \"workingMode\" does not exist in macrofunction \"u6\"" {  } { { "comp2020.vhd" "u6" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 356 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308134118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1627308134157 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 49 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627308134356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 26 22:02:14 2021 " "Processing ended: Mon Jul 26 22:02:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627308134356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627308134356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627308134356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627308134356 ""}
