digraph "CFG for '_Z17matrixMultiKernelPfS_S_i' function" {
	label="CFG for '_Z17matrixMultiKernelPfS_S_i' function";

	Node0x5f8b240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = shl nsw i32 %3, 4\l  %10 = mul nsw i32 %9, %6\l  %11 = add nsw i32 %10, %3\l  %12 = shl nsw i32 %5, 4\l  %13 = icmp sgt i32 %3, 0\l  %14 = mul nsw i32 %8, %3\l  br i1 %13, label %15, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5f8b240:s0 -> Node0x5f8d630;
	Node0x5f8b240:s1 -> Node0x5f8d6c0;
	Node0x5f8d630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%15:\l15:                                               \l  %16 = add i32 %14, %7\l  %17 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 %7\l  %18 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 %8, i32 %7\l  %19 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 0\l  %20 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 0, i32 %7\l  %21 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 1\l  %22 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 1, i32 %7\l  %23 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 2\l  %24 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 2, i32 %7\l  %25 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 3\l  %26 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 3, i32 %7\l  %27 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 4\l  %28 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 4, i32 %7\l  %29 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 5\l  %30 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 5, i32 %7\l  %31 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 6\l  %32 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 6, i32 %7\l  %33 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 7\l  %34 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 7, i32 %7\l  %35 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 8\l  %36 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 8, i32 %7\l  %37 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 9\l  %38 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 9, i32 %7\l  %39 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 10\l  %40 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 10, i32 %7\l  %41 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 11\l  %42 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 11, i32 %7\l  %43 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 12\l  %44 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 12, i32 %7\l  %45 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 13\l  %46 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 13, i32 %7\l  %47 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 14\l  %48 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 14, i32 %7\l  %49 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_a, i32 0, i32 %8, i32 15\l  %50 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ17matrixMultiKernelPfS_S_iE5sub_b, i32 0, i32 15, i32 %7\l  br label %58\l}"];
	Node0x5f8d630 -> Node0x5f8d9a0;
	Node0x5f8d6c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%51:\l51:                                               \l  %52 = phi float [ 0.000000e+00, %4 ], [ %133, %58 ]\l  %53 = add i32 %12, %7\l  %54 = add i32 %53, %14\l  %55 = add i32 %54, %10\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %0, i64 %56\l  store float %52, float addrspace(1)* %57, align 4, !tbaa !5\l  ret void\l}"];
	Node0x5f8d9a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  %59 = phi float [ 0.000000e+00, %15 ], [ %133, %58 ]\l  %60 = phi i32 [ %12, %15 ], [ %135, %58 ]\l  %61 = phi i32 [ %10, %15 ], [ %134, %58 ]\l  %62 = add i32 %16, %61\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr inbounds float, float addrspace(1)* %1, i64 %63\l  %65 = load float, float addrspace(1)* %64, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %65, float addrspace(3)* %17, align 4, !tbaa !5\l  %66 = add i32 %16, %60\l  %67 = sext i32 %66 to i64\l  %68 = getelementptr inbounds float, float addrspace(1)* %1, i64 %67\l  %69 = load float, float addrspace(1)* %68, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %69, float addrspace(3)* %18, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %70 = load float, float addrspace(3)* %19, align 16, !tbaa !5\l  %71 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %72 = fmul contract float %70, %71\l  %73 = fadd contract float %59, %72\l  %74 = load float, float addrspace(3)* %21, align 4, !tbaa !5\l  %75 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %76 = fmul contract float %74, %75\l  %77 = fadd contract float %73, %76\l  %78 = load float, float addrspace(3)* %23, align 8, !tbaa !5\l  %79 = load float, float addrspace(3)* %24, align 4, !tbaa !5\l  %80 = fmul contract float %78, %79\l  %81 = fadd contract float %77, %80\l  %82 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %83 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %84 = fmul contract float %82, %83\l  %85 = fadd contract float %81, %84\l  %86 = load float, float addrspace(3)* %27, align 16, !tbaa !5\l  %87 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %88 = fmul contract float %86, %87\l  %89 = fadd contract float %85, %88\l  %90 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %91 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %92 = fmul contract float %90, %91\l  %93 = fadd contract float %89, %92\l  %94 = load float, float addrspace(3)* %31, align 8, !tbaa !5\l  %95 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %96 = fmul contract float %94, %95\l  %97 = fadd contract float %93, %96\l  %98 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %99 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %100 = fmul contract float %98, %99\l  %101 = fadd contract float %97, %100\l  %102 = load float, float addrspace(3)* %35, align 16, !tbaa !5\l  %103 = load float, float addrspace(3)* %36, align 4, !tbaa !5\l  %104 = fmul contract float %102, %103\l  %105 = fadd contract float %101, %104\l  %106 = load float, float addrspace(3)* %37, align 4, !tbaa !5\l  %107 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %108 = fmul contract float %106, %107\l  %109 = fadd contract float %105, %108\l  %110 = load float, float addrspace(3)* %39, align 8, !tbaa !5\l  %111 = load float, float addrspace(3)* %40, align 4, !tbaa !5\l  %112 = fmul contract float %110, %111\l  %113 = fadd contract float %109, %112\l  %114 = load float, float addrspace(3)* %41, align 4, !tbaa !5\l  %115 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %116 = fmul contract float %114, %115\l  %117 = fadd contract float %113, %116\l  %118 = load float, float addrspace(3)* %43, align 16, !tbaa !5\l  %119 = load float, float addrspace(3)* %44, align 4, !tbaa !5\l  %120 = fmul contract float %118, %119\l  %121 = fadd contract float %117, %120\l  %122 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %123 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %124 = fmul contract float %122, %123\l  %125 = fadd contract float %121, %124\l  %126 = load float, float addrspace(3)* %47, align 8, !tbaa !5\l  %127 = load float, float addrspace(3)* %48, align 4, !tbaa !5\l  %128 = fmul contract float %126, %127\l  %129 = fadd contract float %125, %128\l  %130 = load float, float addrspace(3)* %49, align 4, !tbaa !5\l  %131 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %132 = fmul contract float %130, %131\l  %133 = fadd contract float %129, %132\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %134 = add nsw i32 %61, 16\l  %135 = add nsw i32 %60, %9\l  %136 = icmp slt i32 %134, %11\l  br i1 %136, label %58, label %51, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5f8d9a0:s0 -> Node0x5f8d9a0;
	Node0x5f8d9a0:s1 -> Node0x5f8d6c0;
}
