#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 17 21:36:41 2021
# Process ID: 1826410
# Current directory: /home/li/bambuhls
# Command line: vivado -mode batch -source HLS_output/Synthesis/vivado_flow_7/vivado.tcl
# Log file: /home/li/bambuhls/vivado.log
# Journal file: /home/li/bambuhls/vivado.jou
#-----------------------------------------------------------
source HLS_output/Synthesis/vivado_flow_7/vivado.tcl
# proc dump_statistics {  } {
#   set util_rpt [report_utilization -return_string]
#   set LUTFFPairs 0
#   set SliceRegisters 0
#   set Slice 0
#   set SliceLUTs 0
#   set SliceLUTs1 0
#   set BRAMFIFO36 0
#   set BRAMFIFO18 0
#   set BRAMFIFO36_star 0
#   set BRAMFIFO18_star 0
#   set BRAM18 0
#   set BRAMFIFO 0
#   set BIOB 0
#   set DSPs 0
#   set TotPower 0
#   set design_slack 0
#   set design_req 0
#   set design_delay 0
#   regexp --  {\s*LUT Flip Flop Pairs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore LUTFFPairs
#   regexp --  {\s*Slice Registers\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceRegisters
#   regexp --  {\s*Slice\s*\|\s*([^[:blank:]]+)} $util_rpt ignore Slice
#   regexp --  {\s*Slice LUTs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs
#   regexp --  {\s*Slice LUTs\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs1
#   if { [expr {$SliceLUTs1 == 0}] } {
#     set SliceLUTs1 $SliceLUTs
#   }
#   if { [expr {$LUTFFPairs == 0}] } {
#     set LUTFFPairs $SliceLUTs1
#     puts $SliceLUTs1
#   }
#   if { [expr {$SliceLUTs == 0}] } {
#     set SliceLUTs $SliceLUTs1
#   }
#   regexp --  {\s*RAMB36/FIFO36\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36
#   regexp --  {\s*RAMB18/FIFO18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18
#   regexp --  {\s*RAMB36/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36_star
#   regexp --  {\s*RAMB18/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18_star
#   regexp --  {\s*RAMB18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAM18
#   set BRAMFIFO [expr {(2 *$BRAMFIFO36) + $BRAMFIFO18 + (2*$BRAMFIFO36_star) + $BRAMFIFO18_star + $BRAM18}]
#   regexp --  {\s*Bonded IOB\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BIOB
#   regexp --  {\s*DSPs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore DSPs
#   set power_rpt [report_power -return_string]
#   regexp --  {\s*Total On-Chip Power \(W\)\s*\|\s*([^[:blank:]]+)} $power_rpt ignore TotPower
#   set Timing_Paths [get_timing_paths -max_paths 1 -nworst 1 -setup]
#   if { [expr {$Timing_Paths == ""}] } {
#     set design_slack 0
#     set design_req 0
#   } else {
#     set design_slack [get_property SLACK $Timing_Paths]
#     set design_req [get_property REQUIREMENT  $Timing_Paths]
#   }
#   if { [expr {$design_slack == ""}] } {
#     set design_slack 0
#   }
#   if { [expr {$design_req == ""}] } {
#     set design_req 0
#   }
#   set design_delay [expr {$design_req - $design_slack}]
#   file delete -force /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/myproject_report.xml 
#   set ofile_report [open /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/myproject_report.xml w]
#   puts $ofile_report "<?xml version=\"1.0\"?>"
#   puts $ofile_report "<document>"
#   puts $ofile_report "  <application>"
#   puts $ofile_report "    <section stringID=\"XILINX_SYNTHESIS_SUMMARY\">"
#   puts $ofile_report "      <item stringID=\"XILINX_LUT_FLIP_FLOP_PAIRS_USED\" value=\"$LUTFFPairs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE\" value=\"$Slice\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_REGISTERS\" value=\"$SliceRegisters\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_LUTS\" value=\"$SliceLUTs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_BLOCK_RAMFIFO\" value=\"$BRAMFIFO\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_IOPIN\" value=\"$BIOB\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DSPS\" value=\"$DSPs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_POWER\" value=\"$TotPower\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DESIGN_DELAY\" value=\"$design_delay\"/>"
#   puts $ofile_report "    </section>"
#   puts $ofile_report "  </application>"
#   puts $ofile_report "</document>"
#   close $ofile_report
# };
# set_param general.maxThreads 1
# set outputDir /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7
# file mkdir $outputDir
# create_project myproject -part xc7z020clg484-1 -force
# read_verilog /home/li/bambuhls/myproject.v
# read_xdc /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/myproject.sdc
# synth_design -top myproject -part xc7z020clg484-1
Command: synth_design -top myproject -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1851232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1838.484 ; gain = 202.688 ; free physical = 133536 ; free virtual = 230008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/li/bambuhls/myproject.v:4159]
INFO: [Synth 8-6157] synthesizing module '_myproject' [/home/li/bambuhls/myproject.v:3808]
INFO: [Synth 8-6157] synthesizing module 'controller_myproject' [/home/li/bambuhls/myproject.v:3261]
	Parameter S_4 bound to: 11'b00000010000 
	Parameter S_10 bound to: 11'b10000000000 
	Parameter S_0 bound to: 11'b00000000001 
	Parameter S_1 bound to: 11'b00000000010 
	Parameter S_2 bound to: 11'b00000000100 
	Parameter S_3 bound to: 11'b00000001000 
	Parameter S_5 bound to: 11'b00000100000 
	Parameter S_6 bound to: 11'b00001000000 
	Parameter S_8 bound to: 11'b00100000000 
	Parameter S_9 bound to: 11'b01000000000 
INFO: [Synth 8-6155] done synthesizing module 'controller_myproject' (1#1) [/home/li/bambuhls/myproject.v:3261]
INFO: [Synth 8-6157] synthesizing module 'datapath_myproject' [/home/li/bambuhls/myproject.v:1414]
	Parameter MEM_var_422751_422558 bound to: 256 - type: integer 
	Parameter MEM_var_423023_422558 bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ASSIGN_UNSIGNED_FU' [/home/li/bambuhls/myproject.v:1336]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ASSIGN_UNSIGNED_FU' (2#1) [/home/li/bambuhls/myproject.v:1336]
INFO: [Synth 8-6157] synthesizing module 'ASSIGN_UNSIGNED_FU__parameterized0' [/home/li/bambuhls/myproject.v:1336]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ASSIGN_UNSIGNED_FU__parameterized0' (2#1) [/home/li/bambuhls/myproject.v:1336]
INFO: [Synth 8-6157] synthesizing module 'ASSIGN_VECTOR_BOOL_FU' [/home/li/bambuhls/myproject.v:1352]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ASSIGN_VECTOR_BOOL_FU' (3#1) [/home/li/bambuhls/myproject.v:1352]
INFO: [Synth 8-6157] synthesizing module 'MUX_GATE' [/home/li/bambuhls/myproject.v:1393]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_GATE' (4#1) [/home/li/bambuhls/myproject.v:1393]
INFO: [Synth 8-6157] synthesizing module 'MUX_GATE__parameterized0' [/home/li/bambuhls/myproject.v:1393]
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_GATE__parameterized0' (4#1) [/home/li/bambuhls/myproject.v:1393]
INFO: [Synth 8-6157] synthesizing module 'ARRAY_1D_STD_DISTRAM_NN_SDS' [/home/li/bambuhls/myproject.v:118]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 9 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: array_ref_422751.mem - type: string 
	Parameter n_elements bound to: 64 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 256 - type: integer 
	Parameter address_space_rangesize bound to: 256 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 1 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 9 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter nbit_addr bound to: 9 - type: integer 
	Parameter nbit_read_addr bound to: 6 - type: integer 
	Parameter nbits_byte_offset bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_rw bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'array_ref_422751.mem' is read successfully [/home/li/bambuhls/myproject.v:242]
INFO: [Synth 8-6155] done synthesizing module 'ARRAY_1D_STD_DISTRAM_NN_SDS' (5#1) [/home/li/bambuhls/myproject.v:118]
INFO: [Synth 8-6157] synthesizing module 'ARRAY_1D_STD_BRAM_NN_SDS' [/home/li/bambuhls/myproject.v:623]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 1 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 9 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: array_ref_423023.mem - type: string 
	Parameter n_elements bound to: 64 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 256 - type: integer 
	Parameter address_space_rangesize bound to: 256 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 9 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ARRAY_1D_STD_BRAM_NN_SDS_BASE' [/home/li/bambuhls/myproject.v:334]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_S_oe_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_oe_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_we_ram bound to: 1 - type: integer 
	Parameter PORTSIZE_S_we_ram bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
	Parameter BITSIZE_S_addr_ram bound to: 9 - type: integer 
	Parameter PORTSIZE_S_addr_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_Wdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_S_Wdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sin_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_Rdata_ram bound to: 32 - type: integer 
	Parameter PORTSIZE_Sout_Rdata_ram bound to: 2 - type: integer 
	Parameter BITSIZE_S_data_ram_size bound to: 6 - type: integer 
	Parameter PORTSIZE_S_data_ram_size bound to: 2 - type: integer 
	Parameter BITSIZE_Sin_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sin_DataRdy bound to: 2 - type: integer 
	Parameter BITSIZE_Sout_DataRdy bound to: 1 - type: integer 
	Parameter PORTSIZE_Sout_DataRdy bound to: 2 - type: integer 
	Parameter MEMORY_INIT_file bound to: array_ref_423023.mem - type: string 
	Parameter n_elements bound to: 64 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter address_space_begin bound to: 256 - type: integer 
	Parameter address_space_rangesize bound to: 256 - type: integer 
	Parameter BUS_PIPELINED bound to: 1 - type: integer 
	Parameter PRIVATE_MEMORY bound to: 1 - type: integer 
	Parameter READ_ONLY_MEMORY bound to: 0 - type: integer 
	Parameter USE_SPARSE_MEMORY bound to: 1 - type: integer 
	Parameter HIGH_LATENCY bound to: 0 - type: integer 
	Parameter ALIGNMENT bound to: 32 - type: integer 
	Parameter BITSIZE_proxy_in1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in2 bound to: 9 - type: integer 
	Parameter PORTSIZE_proxy_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_in3 bound to: 6 - type: integer 
	Parameter PORTSIZE_proxy_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_LOAD bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_LOAD bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_sel_STORE bound to: 1 - type: integer 
	Parameter PORTSIZE_proxy_sel_STORE bound to: 2 - type: integer 
	Parameter BITSIZE_proxy_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_proxy_out1 bound to: 2 - type: integer 
	Parameter n_byte_on_databus bound to: 4 - type: integer 
	Parameter nbit_addr bound to: 9 - type: integer 
	Parameter nbit_read_addr bound to: 6 - type: integer 
	Parameter nbits_byte_offset bound to: 2 - type: integer 
	Parameter max_n_writes bound to: 2 - type: integer 
	Parameter max_n_reads bound to: 2 - type: integer 
	Parameter max_n_rw bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'array_ref_423023.mem' is read successfully [/home/li/bambuhls/myproject.v:459]
INFO: [Synth 8-6155] done synthesizing module 'ARRAY_1D_STD_BRAM_NN_SDS_BASE' (6#1) [/home/li/bambuhls/myproject.v:334]
INFO: [Synth 8-6155] done synthesizing module 'ARRAY_1D_STD_BRAM_NN_SDS' (7#1) [/home/li/bambuhls/myproject.v:623]
INFO: [Synth 8-6157] synthesizing module 'constant_value' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter value bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'constant_value' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized0' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter value bound to: 7'b0100000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized0' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized1' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized1' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized2' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter value bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized2' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized3' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
	Parameter value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized3' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized4' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter value bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized4' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized5' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 3 - type: integer 
	Parameter value bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized5' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized6' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized6' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized7' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 5 - type: integer 
	Parameter value bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized7' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized8' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
	Parameter value bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized8' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized9' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 4 - type: integer 
	Parameter value bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized9' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'constant_value__parameterized10' [/home/li/bambuhls/myproject.v:52]
	Parameter BITSIZE_out1 bound to: 2 - type: integer 
	Parameter value bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'constant_value__parameterized10' (8#1) [/home/li/bambuhls/myproject.v:52]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU' [/home/li/bambuhls/myproject.v:1368]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU' (9#1) [/home/li/bambuhls/myproject.v:1368]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized0' [/home/li/bambuhls/myproject.v:1368]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized0' (9#1) [/home/li/bambuhls/myproject.v:1368]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized1' [/home/li/bambuhls/myproject.v:1368]
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized1' (9#1) [/home/li/bambuhls/myproject.v:1368]
INFO: [Synth 8-6157] synthesizing module 'UUdata_converter_FU__parameterized2' [/home/li/bambuhls/myproject.v:1368]
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_out1 bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UUdata_converter_FU__parameterized2' (9#1) [/home/li/bambuhls/myproject.v:1368]
INFO: [Synth 8-6157] synthesizing module 'ui_pointer_plus_expr_FU' [/home/li/bambuhls/myproject.v:949]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter LSB_PARAMETER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_pointer_plus_expr_FU' (10#1) [/home/li/bambuhls/myproject.v:949]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU' [/home/li/bambuhls/myproject.v:889]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter arg2_bitsize bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU' (11#1) [/home/li/bambuhls/myproject.v:889]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU__parameterized0' [/home/li/bambuhls/myproject.v:889]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter arg2_bitsize bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU__parameterized0' (11#1) [/home/li/bambuhls/myproject.v:889]
INFO: [Synth 8-6157] synthesizing module 'rshift_expr_FU' [/home/li/bambuhls/myproject.v:810]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter arg2_bitsize bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rshift_expr_FU' (12#1) [/home/li/bambuhls/myproject.v:810]
INFO: [Synth 8-6157] synthesizing module 'ui_pointer_plus_expr_FU__parameterized0' [/home/li/bambuhls/myproject.v:949]
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_in2 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter LSB_PARAMETER bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_pointer_plus_expr_FU__parameterized0' (12#1) [/home/li/bambuhls/myproject.v:949]
INFO: [Synth 8-6157] synthesizing module 'widen_mult_expr_FU' [/home/li/bambuhls/myproject.v:1070]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PIPE_PARAMETER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_expr_FU' [/home/li/bambuhls/myproject.v:1015]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PIPE_PARAMETER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_expr_FU' (13#1) [/home/li/bambuhls/myproject.v:1015]
INFO: [Synth 8-6155] done synthesizing module 'widen_mult_expr_FU' (14#1) [/home/li/bambuhls/myproject.v:1070]
INFO: [Synth 8-6157] synthesizing module 'ui_rshift_expr_FU' [/home/li/bambuhls/myproject.v:973]
	Parameter BITSIZE_in1 bound to: 26 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter arg2_bitsize bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_rshift_expr_FU' (15#1) [/home/li/bambuhls/myproject.v:973]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_ior_expr_FU' [/home/li/bambuhls/myproject.v:851]
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_ior_expr_FU' (16#1) [/home/li/bambuhls/myproject.v:851]
INFO: [Synth 8-6157] synthesizing module 'ui_bit_ior_expr_FU__parameterized0' [/home/li/bambuhls/myproject.v:851]
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_bit_ior_expr_FU__parameterized0' (16#1) [/home/li/bambuhls/myproject.v:851]
INFO: [Synth 8-6157] synthesizing module 'ui_plus_expr_FU' [/home/li/bambuhls/myproject.v:930]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_plus_expr_FU' (17#1) [/home/li/bambuhls/myproject.v:930]
INFO: [Synth 8-6157] synthesizing module 'read_cond_FU' [/home/li/bambuhls/myproject.v:795]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_cond_FU' (18#1) [/home/li/bambuhls/myproject.v:795]
INFO: [Synth 8-6157] synthesizing module 'addr_expr_FU' [/home/li/bambuhls/myproject.v:713]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_expr_FU' (19#1) [/home/li/bambuhls/myproject.v:713]
INFO: [Synth 8-6157] synthesizing module 'ui_plus_expr_FU__parameterized0' [/home/li/bambuhls/myproject.v:930]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_in2 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_plus_expr_FU__parameterized0' (19#1) [/home/li/bambuhls/myproject.v:930]
INFO: [Synth 8-6157] synthesizing module 'ui_pointer_plus_expr_FU__parameterized1' [/home/li/bambuhls/myproject.v:949]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter LSB_PARAMETER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_pointer_plus_expr_FU__parameterized1' (19#1) [/home/li/bambuhls/myproject.v:949]
INFO: [Synth 8-6157] synthesizing module 'ui_pointer_plus_expr_FU__parameterized2' [/home/li/bambuhls/myproject.v:949]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 4 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter LSB_PARAMETER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_pointer_plus_expr_FU__parameterized2' (19#1) [/home/li/bambuhls/myproject.v:949]
INFO: [Synth 8-6157] synthesizing module 'IUdata_converter_FU' [/home/li/bambuhls/myproject.v:770]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IUdata_converter_FU' (20#1) [/home/li/bambuhls/myproject.v:770]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU__parameterized1' [/home/li/bambuhls/myproject.v:889]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter arg2_bitsize bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU__parameterized1' (20#1) [/home/li/bambuhls/myproject.v:889]
INFO: [Synth 8-6157] synthesizing module 'UIdata_converter_FU' [/home/li/bambuhls/myproject.v:729]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UIdata_converter_FU' (21#1) [/home/li/bambuhls/myproject.v:729]
INFO: [Synth 8-6157] synthesizing module 'ui_lshift_expr_FU__parameterized2' [/home/li/bambuhls/myproject.v:889]
	Parameter BITSIZE_in1 bound to: 7 - type: integer 
	Parameter BITSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter arg2_bitsize bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_lshift_expr_FU__parameterized2' (21#1) [/home/li/bambuhls/myproject.v:889]
INFO: [Synth 8-6157] synthesizing module 'IUdata_converter_FU__parameterized0' [/home/li/bambuhls/myproject.v:770]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IUdata_converter_FU__parameterized0' (21#1) [/home/li/bambuhls/myproject.v:770]
INFO: [Synth 8-6157] synthesizing module 'ui_eq_expr_FU' [/home/li/bambuhls/myproject.v:870]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_eq_expr_FU' (22#1) [/home/li/bambuhls/myproject.v:870]
INFO: [Synth 8-6157] synthesizing module 'dense_1_input_bambu_artificial_ParmMgr_modgen' [/home/li/bambuhls/myproject.v:1168]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 32 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 32 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dense_1_input_bambu_artificial_ParmMgr_modgen' (23#1) [/home/li/bambuhls/myproject.v:1168]
INFO: [Synth 8-6157] synthesizing module 'const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen' [/home/li/bambuhls/myproject.v:1092]
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter PORTSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 5 - type: integer 
	Parameter PORTSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 32 - type: integer 
	Parameter PORTSIZE_in3 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen' (24#1) [/home/li/bambuhls/myproject.v:1092]
INFO: [Synth 8-6157] synthesizing module 'const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen' [/home/li/bambuhls/myproject.v:1130]
	Parameter BITSIZE_in1 bound to: 5 - type: integer 
	Parameter PORTSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_in2 bound to: 3 - type: integer 
	Parameter PORTSIZE_in2 bound to: 1 - type: integer 
	Parameter BITSIZE_in3 bound to: 32 - type: integer 
	Parameter PORTSIZE_in3 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen' (25#1) [/home/li/bambuhls/myproject.v:1130]
INFO: [Synth 8-6157] synthesizing module 'ASSIGN_SIGNED_FU' [/home/li/bambuhls/myproject.v:754]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ASSIGN_SIGNED_FU' (26#1) [/home/li/bambuhls/myproject.v:754]
INFO: [Synth 8-6157] synthesizing module 'layer2_out_bambu_artificial_ParmMgr_modgen' [/home/li/bambuhls/myproject.v:1250]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter PORTSIZE_in1 bound to: 2 - type: integer 
	Parameter BITSIZE_in2 bound to: 6 - type: integer 
	Parameter PORTSIZE_in2 bound to: 2 - type: integer 
	Parameter BITSIZE_in3 bound to: 32 - type: integer 
	Parameter PORTSIZE_in3 bound to: 2 - type: integer 
	Parameter BITSIZE_in4 bound to: 32 - type: integer 
	Parameter PORTSIZE_in4 bound to: 2 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
	Parameter PORTSIZE_out1 bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net out1 in module/entity layer2_out_bambu_artificial_ParmMgr_modgen does not have driver. [/home/li/bambuhls/myproject.v:1280]
INFO: [Synth 8-6155] done synthesizing module 'layer2_out_bambu_artificial_ParmMgr_modgen' (27#1) [/home/li/bambuhls/myproject.v:1250]
INFO: [Synth 8-6157] synthesizing module 'register_SE' [/home/li/bambuhls/myproject.v:65]
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_SE' (28#1) [/home/li/bambuhls/myproject.v:65]
INFO: [Synth 8-6157] synthesizing module 'register_SE__parameterized0' [/home/li/bambuhls/myproject.v:65]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_SE__parameterized0' (28#1) [/home/li/bambuhls/myproject.v:65]
INFO: [Synth 8-6157] synthesizing module 'register_SE__parameterized1' [/home/li/bambuhls/myproject.v:65]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_SE__parameterized1' (28#1) [/home/li/bambuhls/myproject.v:65]
INFO: [Synth 8-6157] synthesizing module 'register_STD' [/home/li/bambuhls/myproject.v:92]
	Parameter BITSIZE_in1 bound to: 9 - type: integer 
	Parameter BITSIZE_out1 bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_STD' (29#1) [/home/li/bambuhls/myproject.v:92]
INFO: [Synth 8-6157] synthesizing module 'register_SE__parameterized2' [/home/li/bambuhls/myproject.v:65]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_SE__parameterized2' (29#1) [/home/li/bambuhls/myproject.v:65]
INFO: [Synth 8-6157] synthesizing module 'register_STD__parameterized0' [/home/li/bambuhls/myproject.v:92]
	Parameter BITSIZE_in1 bound to: 16 - type: integer 
	Parameter BITSIZE_out1 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_STD__parameterized0' (29#1) [/home/li/bambuhls/myproject.v:92]
INFO: [Synth 8-6157] synthesizing module 'register_STD__parameterized1' [/home/li/bambuhls/myproject.v:92]
	Parameter BITSIZE_in1 bound to: 32 - type: integer 
	Parameter BITSIZE_out1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_STD__parameterized1' (29#1) [/home/li/bambuhls/myproject.v:92]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423458 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1625]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423472 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1626]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423475 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1627]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423478 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1628]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423481 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1629]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423495 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1630]
WARNING: [Synth 8-3848] Net OUT_UNBOUNDED_myproject_422558_423508 in module/entity datapath_myproject does not have driver. [/home/li/bambuhls/myproject.v:1631]
INFO: [Synth 8-6155] done synthesizing module 'datapath_myproject' (30#1) [/home/li/bambuhls/myproject.v:1414]
INFO: [Synth 8-6157] synthesizing module 'flipflop_AR' [/home/li/bambuhls/myproject.v:3781]
	Parameter BITSIZE_in1 bound to: 1 - type: integer 
	Parameter BITSIZE_out1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flipflop_AR' (31#1) [/home/li/bambuhls/myproject.v:3781]
INFO: [Synth 8-6155] done synthesizing module '_myproject' (32#1) [/home/li/bambuhls/myproject.v:3808]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (33#1) [/home/li/bambuhls/myproject.v:4159]
WARNING: [Synth 8-3331] design register_SE__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design register_SE__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design register_STD__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design register_STD__parameterized1 has unconnected port wenable
WARNING: [Synth 8-3331] design register_SE__parameterized2 has unconnected port reset
WARNING: [Synth 8-3331] design register_SE has unconnected port reset
WARNING: [Synth 8-3331] design register_STD__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design register_STD__parameterized0 has unconnected port wenable
WARNING: [Synth 8-3331] design register_STD has unconnected port reset
WARNING: [Synth 8-3331] design register_STD has unconnected port wenable
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[63]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[62]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[61]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[60]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[59]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[58]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[57]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[56]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[55]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[54]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[53]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[52]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[51]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[50]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[49]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[48]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[47]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[46]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[45]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[44]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[43]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[42]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[41]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[40]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[39]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[38]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[37]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[36]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[35]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[34]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[33]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[32]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[31]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[30]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[29]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[28]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[27]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[26]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[25]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[24]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[23]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[22]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[21]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[20]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[19]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[18]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[17]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[16]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[15]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[14]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[13]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[12]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[11]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[10]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[9]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[8]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[7]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[6]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[5]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[4]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[3]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[2]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[1]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port out1[0]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port clock
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port reset
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[63]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[62]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[61]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[60]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[59]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[58]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[57]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[56]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[55]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[54]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[53]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[52]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[51]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[50]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[49]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[48]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[31]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[30]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[29]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[28]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[27]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[26]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[25]
WARNING: [Synth 8-3331] design layer2_out_bambu_artificial_ParmMgr_modgen has unconnected port in3[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1902.203 ; gain = 266.406 ; free physical = 133577 ; free virtual = 229904
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.203 ; gain = 266.406 ; free physical = 133263 ; free virtual = 229622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.203 ; gain = 266.406 ; free physical = 133261 ; free virtual = 229619
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1902.203 ; gain = 0.000 ; free physical = 132483 ; free virtual = 228875
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/myproject.sdc]
Finished Parsing XDC File [/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/myproject.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/myproject.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myproject_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myproject_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.895 ; gain = 0.000 ; free physical = 129538 ; free virtual = 226427
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2019.895 ; gain = 0.000 ; free physical = 129557 ; free virtual = 226458
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 132930 ; free virtual = 229466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 132906 ; free virtual = 229444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 132817 ; free virtual = 229363
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register '_present_state_reg' in module 'controller_myproject'
INFO: [Synth 8-5546] ROM "wrenable_reg_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrenable_reg_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_MUX_73_reg_1_0_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_MUX_1_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_1_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_MUX_1_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_1_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_MUX_0_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_0_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_IN_UNBOUNDED_myproject_422558_423478" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_IN_UNBOUNDED_myproject_422558_423458" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fuselector_ARRAY_1D_STD_DISTRAM_NN_SDS_0_i0_LOAD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fuselector_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_STORE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fuselector_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_LOAD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_IN_UNBOUNDED_myproject_422558_423472" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     S_4 |                      00000010000 |                      00000010000
                     S_0 |                      00000000001 |                      00000000001
                     S_1 |                      00000000010 |                      00000000010
                     S_2 |                      00000000100 |                      00000000100
                     S_3 |                      00000001000 |                      00000001000
                     S_5 |                      00000100000 |                      00000100000
                     S_6 |                      00001000000 |                      00001000000
                     S_8 |                      00100000000 |                      00100000000
                     S_9 |                      01000000000 |                      01000000000
                    S_10 |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register '_present_state_reg' in module 'controller_myproject'
INFO: [Synth 8-3971] The signal "ARRAY_1D_STD_BRAM_NN_SDS_BASE:/multiple_elements.memory_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 133216 ; free virtual = 229620
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_0' (ASSIGN_UNSIGNED_FU) to '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_1'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_0' (ASSIGN_UNSIGNED_FU) to '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_3'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_0' (ASSIGN_UNSIGNED_FU) to '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_4'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_0' (ASSIGN_UNSIGNED_FU) to '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_6'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_0' (ASSIGN_UNSIGNED_FU) to '_myproject_i0/Datapath_i/ASSIGN_UNSIGNED_FU_u_assign_8'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/const_11' (constant_value__parameterized2) to '_myproject_i0/Datapath_i/const_12'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_0_ASSIGN_UNSIGNED_FU_u_assign_0_1_32' (UUdata_converter_FU__parameterized0) to '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_10_ASSIGN_UNSIGNED_FU_u_assign_1_1_32'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_0_ASSIGN_UNSIGNED_FU_u_assign_0_1_32' (UUdata_converter_FU__parameterized0) to '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_12_ASSIGN_UNSIGNED_FU_u_assign_3_1_32'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_0_ASSIGN_UNSIGNED_FU_u_assign_0_1_32' (UUdata_converter_FU__parameterized0) to '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_13_ASSIGN_UNSIGNED_FU_u_assign_4_1_32'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_0_ASSIGN_UNSIGNED_FU_u_assign_0_1_32' (UUdata_converter_FU__parameterized0) to '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_6_ASSIGN_UNSIGNED_FU_u_assign_6_1_32'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_0_ASSIGN_UNSIGNED_FU_u_assign_0_1_32' (UUdata_converter_FU__parameterized0) to '_myproject_i0/Datapath_i/conv_out_u_assign_conn_obj_8_ASSIGN_UNSIGNED_FU_u_assign_8_1_32'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/conv_out_const_11_9_32' (UUdata_converter_FU__parameterized1) to '_myproject_i0/Datapath_i/conv_out_const_12_9_32'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/fu_myproject_422558_423029' (addr_expr_FU) to '_myproject_i0/Datapath_i/fu_myproject_422558_423297'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/fu_myproject_422558_423511' (ASSIGN_SIGNED_FU) to '_myproject_i0/Datapath_i/fu_myproject_422558_423513'
INFO: [Synth 8-223] decloning instance '_myproject_i0/Datapath_i/fu_myproject_422558_423511' (ASSIGN_SIGNED_FU) to '_myproject_i0/Datapath_i/fu_myproject_422558_423515'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 14    
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 10    
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller_myproject 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 20    
Module MUX_GATE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_GATE__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module ARRAY_1D_STD_DISTRAM_NN_SDS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ARRAY_1D_STD_BRAM_NN_SDS_BASE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ui_pointer_plus_expr_FU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ui_pointer_plus_expr_FU__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module ui_plus_expr_FU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ui_plus_expr_FU__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module ui_pointer_plus_expr_FU__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ui_pointer_plus_expr_FU__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module dense_1_input_bambu_artificial_ParmMgr_modgen 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module const_size_in_1_bambu_artificial_ParmMgr_Write_valid_modgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module const_size_out_1_bambu_artificial_ParmMgr_Write_valid_modgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module layer2_out_bambu_artificial_ParmMgr_modgen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
Module register_SE 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module register_SE__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_SE__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register_STD 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module register_SE__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_STD__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_STD__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop_AR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'reg_27/reg_out1_reg[15:0]' into 'reg_22/reg_out1_reg[15:0]' [/home/li/bambuhls/myproject.v:107]
INFO: [Synth 8-4471] merging register 'reg_28/reg_out1_reg[15:0]' into 'reg_22/reg_out1_reg[15:0]' [/home/li/bambuhls/myproject.v:107]
INFO: [Synth 8-4471] merging register 'reg_29/reg_out1_reg[15:0]' into 'reg_22/reg_out1_reg[15:0]' [/home/li/bambuhls/myproject.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_15/reg_out1_reg' and it is trimmed from '9' to '8' bits. [/home/li/bambuhls/myproject.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_17/reg_out1_reg' and it is trimmed from '9' to '8' bits. [/home/li/bambuhls/myproject.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_19/reg_out1_reg' and it is trimmed from '9' to '8' bits. [/home/li/bambuhls/myproject.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_13/reg_out1_reg' and it is trimmed from '9' to '8' bits. [/home/li/bambuhls/myproject.v:107]
DSP Report: Generating DSP fu_myproject_422558_422664/m1/out1, operation Mode is: A2*B2.
DSP Report: register reg_22/reg_out1_reg is absorbed into DSP fu_myproject_422558_422664/m1/out1.
DSP Report: register reg_23/reg_out1_reg is absorbed into DSP fu_myproject_422558_422664/m1/out1.
DSP Report: operator fu_myproject_422558_422664/m1/out1 is absorbed into DSP fu_myproject_422558_422664/m1/out1.
DSP Report: Generating DSP fu_myproject_422558_422675/m1/out1, operation Mode is: A2*B2.
DSP Report: register reg_22/reg_out1_reg is absorbed into DSP fu_myproject_422558_422675/m1/out1.
DSP Report: register reg_24/reg_out1_reg is absorbed into DSP fu_myproject_422558_422675/m1/out1.
DSP Report: operator fu_myproject_422558_422675/m1/out1 is absorbed into DSP fu_myproject_422558_422675/m1/out1.
DSP Report: Generating DSP fu_myproject_422558_422686/m1/out1, operation Mode is: A2*B2.
DSP Report: register reg_25/reg_out1_reg is absorbed into DSP fu_myproject_422558_422686/m1/out1.
DSP Report: register reg_22/reg_out1_reg is absorbed into DSP fu_myproject_422558_422686/m1/out1.
DSP Report: operator fu_myproject_422558_422686/m1/out1 is absorbed into DSP fu_myproject_422558_422686/m1/out1.
DSP Report: Generating DSP fu_myproject_422558_422697/m1/out1, operation Mode is: A2*B2.
DSP Report: register reg_26/reg_out1_reg is absorbed into DSP fu_myproject_422558_422697/m1/out1.
DSP Report: register reg_22/reg_out1_reg is absorbed into DSP fu_myproject_422558_422697/m1/out1.
DSP Report: operator fu_myproject_422558_422697/m1/out1 is absorbed into DSP fu_myproject_422558_422697/m1/out1.
INFO: [Synth 8-3971] The signal "\_myproject_i0/Datapath_i /array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[0]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[7]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[1]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[7]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[7]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[0]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[1]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[6]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[5]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[4]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[2]' (FDE) to '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[3]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_12/reg_out1_reg[3]' (FDE) to '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[2]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_13/reg_out1_reg[3]' (FD) to '_myproject_i0/Datapath_i/reg_13/reg_out1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /fu_myproject_422558_423458/\in4_reg_reg[1] )
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[15]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[16]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[16]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[17]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[17]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[18]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[18]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[19]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[19]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[20]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[20]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[21]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[21]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[22]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[22]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[23]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[23]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[24]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[24]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[25]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[25]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[26]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[26]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[27]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[27]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[28]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[28]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[29]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[29]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[30]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[30]' (FD) to '_myproject_i0/Datapath_i/reg_30/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[15]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[16]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[16]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[17]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[17]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[18]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[18]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[19]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[19]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[20]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[20]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[21]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[21]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[22]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[22]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[23]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[23]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[24]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[24]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[25]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[25]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[26]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[26]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[27]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[27]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[28]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[28]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[29]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[29]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[30]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[30]' (FD) to '_myproject_i0/Datapath_i/reg_31/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[2]' (FDE) to '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[3]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[3]' (FDE) to '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[4]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[4]' (FDE) to '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[5]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[5]' (FDE) to '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[6]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[6]' (FDE) to '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[7]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_0/reg_out1_reg[7]' (FDE) to '_myproject_i0/Datapath_i/reg_6/reg_out1_reg[0]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[15]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[16]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[16]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[17]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[17]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[18]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[18]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[19]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[19]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[20]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[20]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[21]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[21]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[22]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[22]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[23]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[23]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[24]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[24]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[25]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[25]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[26]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[26]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[27]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[27]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[28]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[28]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[29]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[29]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[30]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[30]' (FD) to '_myproject_i0/Datapath_i/reg_35/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[15]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[16]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[16]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[17]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[17]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[18]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[18]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[19]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[19]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[20]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[20]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[21]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[21]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[22]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[22]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[23]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[23]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[24]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[24]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[25]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[25]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[26]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[26]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[27]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[27]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[28]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[28]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[29]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[29]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[30]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[30]' (FDE) to '_myproject_i0/Datapath_i/reg_9/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[15]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[16]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[17]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[18]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[19]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[20]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[21]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[22]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[23]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[24]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[25]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[26]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[27]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[28]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[29]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[30]' (FDE) to '_myproject_i0/Datapath_i/reg_10/reg_out1_reg[31]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_36/reg_out1_reg[15]' (FD) to '_myproject_i0/Datapath_i/reg_36/reg_out1_reg[16]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_36/reg_out1_reg[16]' (FD) to '_myproject_i0/Datapath_i/reg_36/reg_out1_reg[17]'
INFO: [Synth 8-3886] merging instance '_myproject_i0/Datapath_i/reg_36/reg_out1_reg[17]' (FD) to '_myproject_i0/Datapath_i/reg_36/reg_out1_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_7/reg_out1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Controller_i/_present_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_15/reg_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_16/reg_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_17/reg_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /fu_myproject_422558_423458/\in4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_32/reg_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_14/reg_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_myproject_i0/Datapath_i /\reg_7/reg_out1_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 131212 ; free virtual = 227872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------+---------------+----------------+
|Module Name                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------+------------+---------------+----------------+
|ARRAY_1D_STD_DISTRAM_NN_SDS | p_0_out    | 64x11         | LUT            | 
|ARRAY_1D_STD_DISTRAM_NN_SDS | p_0_out    | 64x11         | LUT            | 
|datapath_myproject          | p_0_out    | 64x11         | LUT            | 
|datapath_myproject          | p_0_out    | 64x11         | LUT            | 
|datapath_myproject          | p_0_out    | 64x11         | LUT            | 
|datapath_myproject          | p_0_out    | 64x11         | LUT            | 
+----------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\_myproject_i0/Datapath_i /array_423023_0 | ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath_myproject | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|datapath_myproject | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|datapath_myproject | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|datapath_myproject | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 134570 ; free virtual = 231017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.895 ; gain = 384.098 ; free physical = 134222 ; free virtual = 230710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\_myproject_i0/Datapath_i /array_423023_0 | ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2027.902 ; gain = 392.105 ; free physical = 134558 ; free virtual = 230982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130081 ; free virtual = 227473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130072 ; free virtual = 227467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130508 ; free virtual = 227789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130481 ; free virtual = 227765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130338 ; free virtual = 227637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130298 ; free virtual = 227601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    38|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |LUT1      |     1|
|6     |LUT2      |   169|
|7     |LUT3      |    59|
|8     |LUT4      |    47|
|9     |LUT5      |    32|
|10    |LUT6      |    62|
|11    |RAMB36E1  |     1|
|12    |FDRE      |   219|
|13    |FDSE      |     1|
|14    |IBUF      |    19|
|15    |OBUF      |    85|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------+----------------------------------+------+
|      |Instance                                        |Module                            |Cells |
+------+------------------------------------------------+----------------------------------+------+
|1     |top                                             |                                  |   738|
|2     |  _myproject_i0                                 |_myproject                        |   633|
|3     |    Controller_i                                |controller_myproject              |   118|
|4     |    Datapath_i                                  |datapath_myproject                |   513|
|5     |      MUX_0_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_0_0_0 |MUX_GATE                          |    16|
|6     |      MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0 |MUX_GATE_0                        |    16|
|7     |      array_423023_0                            |ARRAY_1D_STD_BRAM_NN_SDS          |    65|
|8     |        ARRAY_1D_STD_BRAM_NN_instance           |ARRAY_1D_STD_BRAM_NN_SDS_BASE     |    65|
|9     |      fu_myproject_422558_422664                |widen_mult_expr_FU                |     1|
|10    |        m1                                      |mult_expr_FU_22                   |     1|
|11    |      fu_myproject_422558_422675                |widen_mult_expr_FU_1              |     1|
|12    |        m1                                      |mult_expr_FU_21                   |     1|
|13    |      fu_myproject_422558_422686                |widen_mult_expr_FU_2              |     1|
|14    |        m1                                      |mult_expr_FU_20                   |     1|
|15    |      fu_myproject_422558_422697                |widen_mult_expr_FU_3              |     1|
|16    |        m1                                      |mult_expr_FU                      |     1|
|17    |      fu_myproject_422558_422703                |ui_plus_expr_FU                   |    50|
|18    |      fu_myproject_422558_423137                |ui_plus_expr_FU__parameterized0   |    20|
|19    |      fu_myproject_422558_423143                |ui_plus_expr_FU__parameterized0_4 |    20|
|20    |      fu_myproject_422558_423149                |ui_plus_expr_FU__parameterized0_5 |     4|
|21    |      fu_myproject_422558_423155                |ui_plus_expr_FU__parameterized0_6 |     4|
|22    |      fu_myproject_422558_423158                |ui_plus_expr_FU_7                 |    50|
|23    |      fu_myproject_422558_423376                |ui_eq_expr_FU                     |     3|
|24    |      fu_myproject_422558_423409                |ui_eq_expr_FU_8                   |     3|
|25    |      reg_1                                     |register_SE__parameterized0       |    16|
|26    |      reg_10                                    |register_SE__parameterized1       |    16|
|27    |      reg_11                                    |register_SE__parameterized1_9     |    32|
|28    |      reg_15                                    |register_STD                      |    49|
|29    |      reg_16                                    |register_SE                       |     4|
|30    |      reg_2                                     |register_SE__parameterized0_10    |    16|
|31    |      reg_20                                    |register_SE_11                    |     1|
|32    |      reg_21                                    |register_SE__parameterized2       |     1|
|33    |      reg_3                                     |register_SE__parameterized0_12    |    16|
|34    |      reg_33                                    |register_SE_13                    |     9|
|35    |      reg_34                                    |register_SE__parameterized2_14    |     1|
|36    |      reg_35                                    |register_STD__parameterized1      |    16|
|37    |      reg_36                                    |register_STD__parameterized1_15   |    16|
|38    |      reg_4                                     |register_SE__parameterized0_16    |    16|
|39    |      reg_5                                     |register_SE__parameterized1_17    |    32|
|40    |      reg_7                                     |register_SE__parameterized1_18    |     1|
|41    |      reg_9                                     |register_SE__parameterized1_19    |    16|
|42    |    done_delayed_REG                            |flipflop_AR                       |     1|
+------+------------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.871 ; gain = 395.074 ; free physical = 130280 ; free virtual = 227585
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 450 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2030.871 ; gain = 277.383 ; free physical = 129793 ; free virtual = 227192
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2030.879 ; gain = 395.074 ; free physical = 129813 ; free virtual = 227214
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2030.879 ; gain = 0.000 ; free physical = 130026 ; free virtual = 227465
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/myproject.sdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/myproject.sdc:3]
Finished Parsing XDC File [/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/myproject.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.883 ; gain = 0.000 ; free physical = 134883 ; free virtual = 231632
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
289 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 2366.883 ; gain = 934.438 ; free physical = 134565 ; free virtual = 231331
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.883 ; gain = 0.000 ; free physical = 134560 ; free virtual = 231326
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# dump_statistics
313
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 134921 ; free virtual = 231383

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fc9552f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 134909 ; free virtual = 231373

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d8f7543

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 131191 ; free virtual = 228236
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d8f7543

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 131133 ; free virtual = 228179
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 167ed650c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 130953 ; free virtual = 228010
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 167ed650c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 130827 ; free virtual = 227891
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 167ed650c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 130743 ; free virtual = 227813
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 167ed650c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 130713 ; free virtual = 227786
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              11  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              4  |
|  Sweep                        |               0  |               0  |                                              6  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 130920 ; free virtual = 228014
Ending Logic Optimization Task | Checksum: 53ac1995

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2454.113 ; gain = 0.000 ; free physical = 130908 ; free virtual = 228007

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.347 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 53ac1995

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 130273 ; free virtual = 227580
Ending Power Optimization Task | Checksum: 53ac1995

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2554.863 ; gain = 100.750 ; free physical = 130283 ; free virtual = 227599

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 53ac1995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 130317 ; free virtual = 227635

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 130316 ; free virtual = 227633
Ending Netlist Obfuscation Task | Checksum: 53ac1995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 130321 ; free virtual = 227640
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2554.863 ; gain = 100.750 ; free physical = 130360 ; free virtual = 227680
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# dump_statistics
313
Command: report_power -return_string
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_utilization -file $outputDir/post_opt_design_util.rpt
# place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 131006 ; free virtual = 228256
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4cc0d8e4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 131004 ; free virtual = 228253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 130975 ; free virtual = 228226

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128f8c91f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132485 ; free virtual = 229679

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1875d4430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132640 ; free virtual = 229798

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1875d4430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132651 ; free virtual = 229810
Phase 1 Placer Initialization | Checksum: 1875d4430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132647 ; free virtual = 229808

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f09bf12e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132777 ; free virtual = 229949

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 80 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 5 new cells, deleted 39 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132254 ; free virtual = 229548

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             39  |                    44  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             39  |                    44  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 168c05d29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132303 ; free virtual = 229629
Phase 2.2 Global Placement Core | Checksum: be93f664

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132397 ; free virtual = 229661
Phase 2 Global Placement | Checksum: be93f664

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132387 ; free virtual = 229652

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12138b6d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132342 ; free virtual = 229616

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 139dc59ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132742 ; free virtual = 229970

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ddd181e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132696 ; free virtual = 229930

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fd3cd108

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132678 ; free virtual = 229915

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8ffc08e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132862 ; free virtual = 230105

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 124cc21e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133375 ; free virtual = 230501

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10cca01d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133550 ; free virtual = 230683

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13084ad3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133617 ; free virtual = 230752
Phase 3 Detail Placement | Checksum: 13084ad3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133615 ; free virtual = 230751

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 277493d30

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 277493d30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 134268 ; free virtual = 231162
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.751. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b4bbaedf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133349 ; free virtual = 230416
Phase 4.1 Post Commit Optimization | Checksum: 1b4bbaedf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133367 ; free virtual = 230410

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b4bbaedf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133333 ; free virtual = 230380

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b4bbaedf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133328 ; free virtual = 230378

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133321 ; free virtual = 230371
Phase 4.4 Final Placement Cleanup | Checksum: 11879cca4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133301 ; free virtual = 230354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11879cca4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133281 ; free virtual = 230335
Ending Placer Task | Checksum: 7644f08d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133272 ; free virtual = 230329
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133261 ; free virtual = 230321
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0.5} {
#   puts "Found setup timing violations => running physical optimization"
#   phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132758 ; free virtual = 229870

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.751 | TNS=-110.617 |
Phase 1 Physical Synthesis Initialization | Checksum: 11c115180

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133230 ; free virtual = 230184
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.751 | TNS=-110.617 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11c115180

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 134241 ; free virtual = 231029

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.751 | TNS=-110.617 |
INFO: [Physopt 32-662] Processed net _myproject_i0/layer2_out_we1_OBUF.  Did not re-place instance _myproject_i0/layer2_out_ce0_OBUF_inst_i_1
INFO: [Physopt 32-572] Net _myproject_i0/layer2_out_we1_OBUF was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/layer2_out_we1_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[0].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[0]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.658 | TNS=-106.935 |
INFO: [Physopt 32-663] Processed net _myproject_i0/done_delayed_REG/done_port.  Re-placed instance _myproject_i0/done_delayed_REG/reg_out1_reg
INFO: [Physopt 32-735] Processed net _myproject_i0/done_delayed_REG/done_port. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.612 | TNS=-106.257 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[0].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[0]
INFO: [Physopt 32-81] Processed net _myproject_i0/Controller_i/_present_state[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.602 | TNS=-106.073 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[0].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[0]
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/_present_state[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0.  Did not re-place instance _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3
INFO: [Physopt 32-242] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0. Rewired (signal push) _myproject_i0/Controller_i/_present_state[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.558 | TNS=-105.051 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[15].  Re-placed instance _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.551 | TNS=-104.891 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1].  Re-placed instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.535 | TNS=-104.947 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[8].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[8]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.534 | TNS=-103.618 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[4].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[4]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.512 | TNS=-100.895 |
INFO: [Physopt 32-662] Processed net _myproject_i0/done_delayed_REG/done_port.  Did not re-place instance _myproject_i0/done_delayed_REG/reg_out1_reg
INFO: [Physopt 32-81] Processed net _myproject_i0/done_delayed_REG/done_port. Replicated 3 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/done_delayed_REG/done_port. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.506 | TNS=-99.769 |
INFO: [Physopt 32-662] Processed net _myproject_i0/done_delayed_REG/done_port.  Did not re-place instance _myproject_i0/done_delayed_REG/reg_out1_reg
INFO: [Physopt 32-572] Net _myproject_i0/done_delayed_REG/done_port was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/done_delayed_REG/done_port. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/reg_out1[15]_i_3_n_0.  Did not re-place instance _myproject_i0/Controller_i/reg_out1[15]_i_3
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/reg_out1[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/reg_out1[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0.  Did not re-place instance _myproject_i0/Controller_i/reg_out1_i_1_rewire
INFO: [Physopt 32-710] Processed net _myproject_i0/layer2_out_we1_OBUF. Critical path length was reduced through logic transformation on cell _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.476 | TNS=-99.528 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1].  Re-placed instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.451 | TNS=-99.330 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.450 | TNS=-99.288 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[2].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[2]
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/_present_state[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/_present_state[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0.  Did not re-place instance _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_rewire
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/layer2_out_we1_OBUF.  Did not re-place instance _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp
INFO: [Physopt 32-735] Processed net _myproject_i0/layer2_out_we1_OBUF. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.430 | TNS=-99.008 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.396 | TNS=-98.940 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[4].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[4]
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/_present_state[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0.  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_2_rewire
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.396 | TNS=-98.940 |
Phase 3 Critical Path Optimization | Checksum: 11c115180

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 133122 ; free virtual = 230119

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.396 | TNS=-98.940 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/layer2_out_address1_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[4].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[4]
INFO: [Physopt 32-81] Processed net _myproject_i0/Controller_i/_present_state[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.394 | TNS=-98.890 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[2].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[2]
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/_present_state[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/_present_state[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0.  Did not re-place instance _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_rewire
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.379 | TNS=-99.439 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0_repN.  Re-placed instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_2_rewire_replica
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.376 | TNS=-99.076 |
INFO: [Physopt 32-662] Processed net _myproject_i0/layer2_out_we1_OBUF.  Did not re-place instance _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp
INFO: [Physopt 32-572] Net _myproject_i0/layer2_out_we1_OBUF was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/layer2_out_we1_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0.  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_2_rewire
INFO: [Physopt 32-710] Processed net _myproject_i0/layer2_out_we1_OBUF. Critical path length was reduced through logic transformation on cell _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp_1.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.366 | TNS=-99.018 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[0].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[0]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.361 | TNS=-99.036 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/dense_1_input_address0_OBUF[0].  Did not re-place instance _myproject_i0/Controller_i/dense_1_input_address0_OBUF[0]_inst_i_1
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/dense_1_input_address0_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/done_delayed_REG/done_port.  Did not re-place instance _myproject_i0/done_delayed_REG/reg_out1_reg
INFO: [Physopt 32-81] Processed net _myproject_i0/done_delayed_REG/done_port. Replicated 1 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/done_delayed_REG/done_port. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.354 | TNS=-99.013 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[6].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[6]
INFO: [Physopt 32-81] Processed net _myproject_i0/Controller_i/_present_state[6]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.352 | TNS=-98.428 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[14].  Re-placed instance _myproject_i0/Controller_i/layer2_out_d1_OBUF[14]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.350 | TNS=-98.417 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[15].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.345 | TNS=-98.316 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[10].  Re-placed instance _myproject_i0/Controller_i/layer2_out_d0_OBUF[10]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-98.222 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[14].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_d1_OBUF[14]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.323 | TNS=-98.071 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[10].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[10]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.288 | TNS=-98.124 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[1].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_d0_OBUF[1]_inst_i_1
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0.  Did not re-place instance _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_2_rewire
INFO: [Physopt 32-710] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[1]. Critical path length was reduced through logic transformation on cell _myproject_i0/Controller_i/layer2_out_d0_OBUF[1]_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.288 | TNS=-98.165 |
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[5].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[5]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.285 | TNS=-98.140 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[0].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_d0_OBUF[0]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.284 | TNS=-98.013 |
INFO: [Physopt 32-662] Processed net _myproject_i0/done_delayed_REG/done_port.  Did not re-place instance _myproject_i0/done_delayed_REG/reg_out1_reg
INFO: [Physopt 32-572] Net _myproject_i0/done_delayed_REG/done_port was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/done_delayed_REG/done_port. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/reg_out1[15]_i_3_n_0.  Did not re-place instance _myproject_i0/Controller_i/reg_out1[15]_i_3
INFO: [Physopt 32-572] Net _myproject_i0/Controller_i/reg_out1[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/reg_out1[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net _myproject_i0/layer2_out_we1_OBUF.  Re-placed instance _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp_1
INFO: [Physopt 32-735] Processed net _myproject_i0/layer2_out_we1_OBUF. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.278 | TNS=-98.027 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/dense_1_input_address0_OBUF[0].  Did not re-place instance _myproject_i0/Controller_i/dense_1_input_address0_OBUF[0]_inst_i_1
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/dense_1_input_address0_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[10].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[10]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.257 | TNS=-97.351 |
INFO: [Physopt 32-662] Processed net _myproject_i0/layer2_out_we1_OBUF.  Did not re-place instance _myproject_i0/layer2_out_ce0_OBUF_inst_i_1_comp_1
INFO: [Physopt 32-702] Processed net _myproject_i0/layer2_out_we1_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net _myproject_i0/Controller_i/_present_state[8].  Re-placed instance _myproject_i0/Controller_i/_present_state_reg[8]
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/_present_state[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.254 | TNS=-97.542 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[10].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_d0_OBUF[10]_inst_i_1
INFO: [Physopt 32-735] Processed net _myproject_i0/Controller_i/layer2_out_d0_OBUF[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-97.339 |
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[15].  Did not re-place instance _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]_inst_i_1
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/_present_state[2].  Did not re-place instance _myproject_i0/Controller_i/_present_state_reg[2]
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/_present_state[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0.  Did not re-place instance _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_rewire
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net _myproject_i0/Controller_i/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0.  Did not re-place instance _myproject_i0/Controller_i/reg_out1_i_1_rewire
INFO: [Physopt 32-702] Processed net _myproject_i0/Controller_i/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-97.339 |
Phase 4 Critical Path Optimization | Checksum: 11c115180

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132300 ; free virtual = 229536
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132285 ; free virtual = 229523
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.253 | TNS=-97.339 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.497  |         13.278  |           15  |              0  |                    33  |           0  |           2  |  00:00:12  |
|  Total          |          0.497  |         13.278  |           15  |              0  |                    33  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132269 ; free virtual = 229508
Ending Physical Synthesis Task | Checksum: 11c115180

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132260 ; free virtual = 229500
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132257 ; free virtual = 229499
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 132247 ; free virtual = 229491
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 131958 ; free virtual = 229230
INFO: [Common 17-1381] The checkpoint '/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# dump_statistics
285
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
Checksum: PlaceDB: 49b04ee9 ConstDB: 0 ShapeSum: 5b319430 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c7eadc2c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2571.863 ; gain = 17.000 ; free physical = 133916 ; free virtual = 231070
Post Restoration Checksum: NetGraph: 9e1f0296 NumContArr: 29cbd996 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7eadc2c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2571.863 ; gain = 17.000 ; free physical = 133888 ; free virtual = 231053

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7eadc2c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2575.863 ; gain = 21.000 ; free physical = 133860 ; free virtual = 231031

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7eadc2c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2575.863 ; gain = 21.000 ; free physical = 133855 ; free virtual = 231028
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 75923236

Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.918 ; gain = 42.055 ; free physical = 133659 ; free virtual = 230863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.113 | TNS=-90.356| WHS=-0.065 | THS=-0.536 |

Phase 2 Router Initialization | Checksum: a96f32b3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.918 ; gain = 42.055 ; free physical = 133802 ; free virtual = 231032

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 664
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 664
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 189472d86

Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133294 ; free virtual = 230509

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.690 | TNS=-112.176| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cfec5624

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133562 ; free virtual = 230640

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.779 | TNS=-116.178| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 218d07bec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133017 ; free virtual = 230076
Phase 4 Rip-up And Reroute | Checksum: 218d07bec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 132998 ; free virtual = 230058

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dca552c6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 134100 ; free virtual = 231023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.690 | TNS=-112.176| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10b725882

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133418 ; free virtual = 230402

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10b725882

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133398 ; free virtual = 230382
Phase 5 Delay and Skew Optimization | Checksum: 10b725882

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133381 ; free virtual = 230366

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bc3369d8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133709 ; free virtual = 230726
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.677 | TNS=-111.796| WHS=0.206  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bc3369d8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133702 ; free virtual = 230720
Phase 6 Post Hold Fix | Checksum: 1bc3369d8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133696 ; free virtual = 230715

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b3dd4837

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133484 ; free virtual = 230522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.677 | TNS=-111.796| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1b3dd4837

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133460 ; free virtual = 230499

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.216268 %
  Global Horizontal Routing Utilization  = 0.192022 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1b3dd4837

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133183 ; free virtual = 230242

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b3dd4837

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133232 ; free virtual = 230290

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 11fcf3d3f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.973 ; gain = 46.109 ; free physical = 133380 ; free virtual = 230453

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.973 ; gain = 0.000 ; free physical = 133314 ; free virtual = 230387
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.302. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: ef2ca382

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2600.973 ; gain = 0.000 ; free physical = 133746 ; free virtual = 230974
Phase 11 Incr Placement Change | Checksum: 11fcf3d3f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 133737 ; free virtual = 230967

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: bd187c90

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132903 ; free virtual = 230112
Post Restoration Checksum: NetGraph: 93633aed NumContArr: a0d24678 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 134358165

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132914 ; free virtual = 230127

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 134358165

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 133034 ; free virtual = 230252

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 136cf8362

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 133089 ; free virtual = 230308
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1d35ed140

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 133613 ; free virtual = 230677
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.269 | TNS=-97.057| WHS=-0.065 | THS=-0.489 |

Phase 13 Router Initialization | Checksum: 2282a0455

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 133569 ; free virtual = 230589

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.201564 %
  Global Horizontal Routing Utilization  = 0.190162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11
  Number of Partially Routed Nets     = 23
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: eab6a223

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 133763 ; free virtual = 230683

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.360 | TNS=-99.452| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: fc42c1e5

Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 131721 ; free virtual = 229112

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.743 | TNS=-111.233| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 13ef89420

Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 130540 ; free virtual = 228247
Phase 15 Rip-up And Reroute | Checksum: 13ef89420

Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 130549 ; free virtual = 228256

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 13dbca1c4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 130431 ; free virtual = 228157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.360 | TNS=-99.452| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 21f327614

Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132130 ; free virtual = 229716

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 21f327614

Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132158 ; free virtual = 229721
Phase 16 Delay and Skew Optimization | Checksum: 21f327614

Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132190 ; free virtual = 229749

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 16aa74006

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132440 ; free virtual = 229957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.360 | TNS=-99.065| WHS=0.206  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 16aa74006

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132446 ; free virtual = 229964
Phase 17 Post Hold Fix | Checksum: 16aa74006

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132479 ; free virtual = 229997

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 20ff1ac32

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132471 ; free virtual = 229931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.360 | TNS=-99.065| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 20ff1ac32

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132451 ; free virtual = 229913

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.224966 %
  Global Horizontal Routing Utilization  = 0.197684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 20ff1ac32

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132543 ; free virtual = 230047

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 20ff1ac32

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132517 ; free virtual = 230024

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 22edde6ee

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132338 ; free virtual = 229872

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.361 | TNS=-99.123| WHS=0.206  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 243cda251

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132679 ; free virtual = 230234
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132451 ; free virtual = 229955

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2603.047 ; gain = 48.184 ; free physical = 132440 ; free virtual = 229946
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.047 ; gain = 0.000 ; free physical = 132431 ; free virtual = 229939
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2608.984 ; gain = 0.000 ; free physical = 132698 ; free virtual = 230236
INFO: [Common 17-1381] The checkpoint '/home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Coretcl 2-168] The results of DRC are in file /home/li/bambuhls/HLS_output/Synthesis/vivado_flow_7/post_imp_drc.rpt.
report_drc completed successfully
# report_utilization -file $outputDir/post_route_util.rpt
# dump_statistics
285
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# close_design
# close_project
INFO: [Common 17-206] Exiting Vivado at Fri Dec 17 21:40:57 2021...
