//
// Created by marijn on 12/5/24.
//

#ifndef STM32F412_DW1000_H
#define STM32F412_DW1000_H


//typedef enum {
//	// SYS CLK
//	DW1000_SYS_CLK_AUTO =			0x00000000UL,
//	DW1000_SYS_CLK_FORCE_XTI =		0x00000001UL,
//	DW1000_SYS_CLK_FORCE_PLL =		0x00000002UL,
//	// RX CLK
//	DW1000_RX_CLK_AUTO =			0x00000000UL,
//	DW1000_RX_CLK_FORCE_XTI =		0x00000004UL,
//	DW1000_RX_CLK_FORCE_PLL =		0x00000008UL,
//	// TX CLK
//	DW1000_TX_CLK_AUTO =			0x00000000UL,
//	DW1000_TX_CLK_FORCE_XTI =		0x00000010UL,
//	DW1000_TX_CLK_FORCE_PLL =		0x00000020UL,
//	// accumulator
//	DW1000_FORCE_ACC_CLK_EN =		0x00000040UL,
//	DW1000_FORCE_ACC_MEM_CLK_EN =	0x00008000UL,
//	// ADC
//	DW1000_ADC_CLK_EN =				0x00000400UL,
//	// GPIO
//	DW1000_GPIO_CLK_EN =			0x00010000UL,
//	DW1000_GPIO_NRST =				0x00020000UL,
//	DW1000_GPIO_DEBOUNCE_CLK_EN =	0x00040000UL,
//	DW1000_GPIO_DEBOUNCE_NRST =		0x00080000UL,
//	// KHZ CLK
//	DW1000_KHZ_CLK_EN =				0x00800000UL,
//	DW1000_PLL2_SEQ_EN =			0x01000000UL,
//	// SWRST
//	DW1000_SWRST =					0xF0000000UL
//} DW1000_PMSC_CTRL0_t;



//void DW1000_PMSC_CTRL0(DW1000_t* dw1000, uint32_t flags, uint32_t keep) {
//	flags ^= DW1000_SWRST; uint32_t CTRL0;
//	DW1000_read_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*)&CTRL0, 4);
//	CTRL0 = (CTRL0 & (0xFE707B80UL | keep)) | (flags & 0xFFFFFFFFUL);
//	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*)&CTRL0, 4);
//}


#endif //STM32F412_DW1000_H
