
---------- Begin Simulation Statistics ----------
final_tick                               1163390043500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68052228                       # Number of bytes of host memory used
host_seconds                                  3517.68                       # Real time elapsed on the host
host_tick_rate                              330726930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  1.163390                       # Number of seconds simulated
sim_ticks                                1163390043500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 151035685                       # number of cc regfile reads
system.cpu.cc_regfile_writes                120070148                       # number of cc regfile writes
system.cpu.committedInsts::0                100000280                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200000280                       # Number of Instructions Simulated
system.cpu.committedOps::0                  199835769                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  199835209                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              399670978                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                           23.267736                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                           23.267801                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.633884                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                 258064441                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    13503                       # number of floating regfile writes
system.cpu.idleCycles                           56965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17037                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              15101141                       # Number of branches executed
system.cpu.iew.exec_branches::1              15101615                       # Number of branches executed
system.cpu.iew.exec_branches::total          30202756                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.178920                       # Inst execution rate
system.cpu.iew.exec_refs::0                 117531176                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                 117323620                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             234854796                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0               117443316                       # Number of stores executed
system.cpu.iew.exec_stores::1               117235574                       # Number of stores executed
system.cpu.iew.exec_stores::total           234678890                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2317975                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                188734                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            238224527                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           420067437                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0              87860                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1              88046                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         175906                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27969                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             416307698                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    528                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              77962576                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 457490                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              77958822                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            174                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11587                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5450                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              109142577                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              107386413                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          216528990                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  203933896                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  203936292                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              407870188                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.634243                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.648191                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.641160                       # average fanout of values written-back
system.cpu.iew.wb_producers::0               69222882                       # num instructions producing a value
system.cpu.iew.wb_producers::1               69606903                       # num instructions producing a value
system.cpu.iew.wb_producers::total          138829785                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.087646                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.087647                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                0.175294                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   208247867                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   208042830                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               416290697                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                699111991                       # number of integer regfile reads
system.cpu.int_regfile_writes               151394757                       # number of integer regfile writes
system.cpu.ipc::0                            0.042978                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.042978                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.085956                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6140      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              90720310     41.18%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1108      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1680      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 673      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  512      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1555      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1247      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1165      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                111      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                90403      0.04%     41.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               98589      0.04%     41.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2426      0.00%     41.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      129359510     58.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              220285481                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass              6021      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              90722794     41.31%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                 1113      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1684      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                 695      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  503      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1576      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 1229      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                1161      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                111      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                90325      0.04%     41.36% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               98660      0.04%     41.40% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead            2408      0.00%     41.40% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite      128686689     58.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              219615021                       # Type of FU issued
system.cpu.iq.FU_type::total                439900502      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               258079052                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           519673923                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    226078173                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          250002612                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 55425572                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 49898358                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            105323930                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.125996                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.113431                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.239427                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               104958169     99.65%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     37      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   15728      0.01%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1312      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    26      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    934      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1812      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     34      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1882      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1932      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  240      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 199733      0.19%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                142091      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              392074929                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2900697564                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    181792015                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         190461456                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  420067319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 439900502                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 118                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20396457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3581721                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     48534431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2326723123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.189064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.602695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2040391778     87.69%     87.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           193052185      8.30%     95.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            53670031      2.31%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23804556      1.02%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13509300      0.58%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1197382      0.05%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              350075      0.02%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12501      0.00%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              735315      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2326723123                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.189060                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7089                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6881                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                93952                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           119214506                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              7104                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             6829                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                94782                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores           119010021                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               318865236                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                       2326780088                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   35                       # Number of system calls
system.cpu.workload1.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28202275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56470598                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     28271898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56544412                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            512                       # Total number of snoops made to the snoop filter.
sim_insts                                   200000280                       # Number of instructions simulated
sim_ops                                     399670978                       # Number of ops (including micro ops) simulated
host_inst_rate                                  56856                       # Simulator instruction rate (inst/s)
host_op_rate                                   113618                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                31670637                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31565782                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17331                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31378333                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31374649                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988259                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6768                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                406                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1905                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          526                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        19786496                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15531                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2326721298                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.171774                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.693355                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2120164796     91.12%     91.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       120150225      5.16%     96.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        29373175      1.26%     97.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        30162074      1.30%     98.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        16854970      0.72%     99.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3774038      0.16%     99.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1826375      0.08%     99.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2285299      0.10%     99.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2130346      0.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2326721298                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000280                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200000280                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           199835769                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           199835209                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       399670978                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                113191495                       # Number of memory references committed
system.cpu.commit.memRefs::1                113191175                       # Number of memory references committed
system.cpu.commit.memRefs::total            226382670                       # Number of memory references committed
system.cpu.commit.loads::0                      65801                       # Number of loads committed
system.cpu.commit.loads::1                      65801                       # Number of loads committed
system.cpu.commit.loads::total                 131602                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                        8                       # Number of memory barriers committed
system.cpu.commit.membars::1                        8                       # Number of memory barriers committed
system.cpu.commit.membars::total                   16                       # Number of memory barriers committed
system.cpu.commit.branches::0                14429731                       # Number of branches committed
system.cpu.commit.branches::1                14429691                       # Number of branches committed
system.cpu.commit.branches::total            28859422                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0               113036694                       # Number of committed floating point instructions.
system.cpu.commit.floating::1               113036374                       # Number of committed floating point instructions.
system.cpu.commit.floating::total           226073068                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                199828018                       # Number of committed integer instructions.
system.cpu.commit.integer::1                199827458                       # Number of committed integer instructions.
system.cpu.commit.integer::total            399655476                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           5384                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     86633289     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite    113031241     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    199835769                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     86633049     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite    113030921     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    199835209                       # Class of committed instruction
system.cpu.commit.committedInstType::total    399670978      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2130346                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    198109012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        198109012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    198109012                       # number of overall hits
system.cpu.dcache.overall_hits::total       198109012                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28287151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28287151                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28287151                       # number of overall misses
system.cpu.dcache.overall_misses::total      28287151                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2109478260872                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2109478260872                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2109478260872                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2109478260872                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    226396163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    226396163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    226396163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    226396163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124945                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124945                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124945                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74573.726455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74573.726455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74573.726455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74573.726455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        63720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             891                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.515152                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     28269413                       # number of writebacks
system.cpu.dcache.writebacks::total          28269413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17634                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     28269517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28269517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     28269517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28269517                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2080286852372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2080286852372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2080286852372                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2080286852372                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73587.633364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73587.633364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73587.633364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73587.633364                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.expired                    28269383                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       120118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          120118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1263149500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1263149500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       145132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       145132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.172353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50497.701287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50497.701287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17622                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17622                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334387500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334387500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.050933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45236.404221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45236.404221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    197988894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      197988894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     28262137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     28262137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2108215111372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2108215111372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    226251031                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    226251031                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74595.035449                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74595.035449                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     28262125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     28262125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2079952464872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2079952464872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73595.048669                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73595.048669                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           100.995003                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           226378529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28269517                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.007867                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.995003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.197256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.197256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1839438821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1839438821                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 39996907                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            4524770663                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16277788                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              71943398                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 457490                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30070408                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1969                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              423072935                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 72484                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      165606                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   238214001                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4699                       # TLB misses on read requests
system.cpu.dtb.wrMisses                      23560153                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             331156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      221098146                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31670637                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           31381823                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2326192362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  459409                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        523                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   53                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  94654523                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1928                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      226                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples          2326723123                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.499865                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.500171                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   199029      0.01%      0.01% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                1163278006     50.00%     50.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                1163246088     50.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total            2326723123                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples         2326723123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.189746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.885243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               2207908785     94.89%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 14155562      0.61%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 11972310      0.51%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 13050087      0.56%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 54511273      2.34%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4961775      0.21%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 19907751      0.86%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   109244      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   146336      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2326723123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013611                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.095023                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     94650577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94650577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     94650577                       # number of overall hits
system.cpu.icache.overall_hits::total        94650577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3944                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3944                       # number of overall misses
system.cpu.icache.overall_misses::total          3944                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232403500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232403500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232403500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232403500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94654521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94654521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94654521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94654521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58925.836714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58925.836714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58925.836714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58925.836714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    24.571429                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2485                       # number of writebacks
system.cpu.icache.writebacks::total              2485                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          947                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          947                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          947                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          947                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    187382500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187382500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    187382500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187382500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62523.356690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62523.356690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62523.356690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62523.356690                       # average overall mshr miss latency
system.cpu.icache.replacements                   2485                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     94650577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94650577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3944                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232403500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232403500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94654521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94654521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58925.836714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58925.836714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          947                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          947                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    187382500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187382500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62523.356690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62523.356690                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94653574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31582.774107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.994490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         757239165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        757239165                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    94654877                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           657                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        9775                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   28151                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  91                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                6088812                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    406                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        9799                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   28981                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  83                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                5884645                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1163390043500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 457490                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 84555360                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                80707274                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3015                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  50857499                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            4436865608                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              420098932                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 26476                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               2137                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               2186                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           4323                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               15790                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               14982                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           30772                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  63                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  74                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             137                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0          2214776149                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1          2218330667                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total      4433106816                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        16941                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1        16665                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        33606                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           271826024                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1347732380                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                659476224                       # Number of integer rename lookups
system.cpu.rename.fpLookups                 238053740                       # Number of floating rename lookups
system.cpu.rename.committedMaps             259251070                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12574954                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      74                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  40                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 290405950                       # count of insts added to the skid buffer
system.cpu.rob.reads                       8737422452                       # The number of ROB reads
system.cpu.rob.writes                       841605434                       # The number of ROB writes
system.cpu.thread22006.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22006.numOps               199835209                       # Number of Ops committed
system.cpu.thread22006.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3827                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4217                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 390                       # number of overall hits
system.l2.overall_hits::.cpu.data                3827                       # number of overall hits
system.l2.overall_hits::total                    4217                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           28265690                       # number of demand (read+write) misses
system.l2.demand_misses::total               28268295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2605                       # number of overall misses
system.l2.overall_misses::.cpu.data          28265690                       # number of overall misses
system.l2.overall_misses::total              28268295                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181396500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2037830753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2038012149500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181396500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2037830753000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2038012149500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         28269517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28272512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        28269517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28272512                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999865                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999851                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999865                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999851                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69633.973129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72095.560130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72095.333288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69633.973129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72095.560130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72095.333288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            28196038                       # number of writebacks
system.l2.writebacks::total                  28196038                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      28265690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28268295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     28265690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28268323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    165766500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1868236613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1868402379500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    165766500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1868236613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1874968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1868404254468                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999851                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63633.973129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66095.560130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66095.333288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63633.973129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66095.560130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66963.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66095.334147                       # average overall mshr miss latency
system.l2.replacements                       28202787                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks     28263834                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28263834                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28263834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28263834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8050                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8050                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8050                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8050                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           28                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             28                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1874968                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1874968                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66963.142857                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66963.142857                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   671                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        28261456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            28261456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2037534339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2037534339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      28262127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          28262127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72095.872891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72095.872891                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     28261456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       28261456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1867965603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1867965603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66095.872891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66095.872891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181396500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181396500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69633.973129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69633.973129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    165766500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    165766500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63633.973129                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63633.973129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    296413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    296413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.572936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.572936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70007.912140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70007.912140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    271009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    271009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.572936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.572936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64007.912140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64007.912140                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      28                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  28                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     4                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 61550.159117                       # Cycle average of tags in use
system.l2.tags.total_refs                    56544424                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28268323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       225.921320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61324.166552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.071244                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.935733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939181                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        49149                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 932978659                       # Number of tag accesses
system.l2.tags.data_accesses                932978659                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples  14098012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples  14132859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000660807652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       803061                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       803061                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           41645907                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          13311739                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   14134176                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  14098012                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 14134176                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                14098012                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.79                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     57.42                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             14134176                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            14098012                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                8374340                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5759550                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    199                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                572738                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                621831                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                794322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                804121                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                804522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                805115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                805159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                805479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                805849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                806576                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                806388                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                814939                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                823315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                813680                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                804151                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                803263                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                803061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                803061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                   395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples       803061                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     17.600364                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    17.546196                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    18.882633                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511       803057    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       803061                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       803061                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.555272                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.531748                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.894745                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          177074     22.05%     22.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           48218      6.00%     28.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          532547     66.31%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           45222      5.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       803061                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys              904587264                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           902272768                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   777.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   775.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 1163390020000                       # Total gap between requests
system.mem_ctrls0.avgGap                     41207.93                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        83392                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data    904502976                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks    902269056                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 71680.173357096472                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 777471821.298082113266                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 770.163029162970                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 775551639.831444025040                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1303                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data     14132859                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks     14098012                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     34356444                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data 405488444339                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       372033                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 65101665888741                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     26367.19                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     28691.18                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     26573.79                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks   4617790.50                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        83392                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data    904502976                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total    904587264                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        83392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        83392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks    902272768                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total    902272768                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1303                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data     14132859                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total      14134176                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks     14098012                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total     14098012                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst        71680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    777471821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher          770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       777544272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst        71680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total        71680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    775554831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      775554831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    775554831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst        71680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    777471821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher          770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total     1553099102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts            14134176                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts           14097954                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0       441816                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1       441731                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2       441825                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3       441941                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4       441812                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5       441721                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6       441806                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7       441933                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8       441859                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9       441780                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10       441790                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11       441816                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12       441704                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13       441662                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14       441571                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15       441625                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16       441547                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17       441486                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18       441526                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19       441543                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20       441554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21       441628                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22       441563                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23       441647                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24       441658                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25       441607                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26       441635                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27       441710                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28       441619                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29       441634                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30       441679                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31       441748                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0       440516                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1       440514                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2       440646                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3       440693                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4       440528                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5       440531                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6       440506                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7       440695                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8       440708                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9       440716                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10       440700                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11       440696                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12       440568                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13       440534                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14       440547                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15       440527                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16       440529                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17       440512                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18       440512                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19       440514                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20       440534                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21       440627                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22       440573                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23       440551                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24       440523                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25       440500                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26       440456                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27       440565                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28       440456                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29       440453                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30       440473                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31       440551                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat           158288166224                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat          47095074432                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat      405523172816                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               11198.97                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          28690.97                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits           12538807                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits          10218158                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           88.71                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          72.48                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples      5475159                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   330.009625                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   210.616840                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   315.046140                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127      1396601     25.51%     25.51% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255      1637836     29.91%     55.42% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383       656165     11.98%     67.41% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511       396530      7.24%     74.65% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639       386848      7.07%     81.71% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767       186517      3.41%     85.12% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895       127723      2.33%     87.45% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023       102499      1.87%     89.33% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151       584440     10.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total      5475159                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead            904587264                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten         902269056                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             777.544272                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             775.551640                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   8.09                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   8539152332.256264                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   11352681110.402336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  29731896018.590820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 26495987364.002441                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 207007281188.773621                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 857249507722.056396                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 100783432607.136749                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 1241159938343.612549                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1066.847654                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 144718352865                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF  52298050000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 966373640635                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   8536529461.824410                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   11349194037.789436                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  29720925944.376076                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 26491116353.186001                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 207007281188.773621                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 857641001086.054688                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 100482624146.667130                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 1241228672219.033447                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1066.906734                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 144277953222                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF  52298050000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT 966814040278                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples  14098026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples  14132831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000652743652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       802928                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       802928                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           41642826                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          13312180                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   14134147                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  14098026                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14134147                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                14098026                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.81                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     57.37                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14134147                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            14098026                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                8197641                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5936230                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    202                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     62                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                573378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                622441                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                793734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                804069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                804439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                805019                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                804938                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                805283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                805657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                806443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                806403                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                814963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                823732                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                814108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                803981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                803128                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                802928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                802928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                   407                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples       802928                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     17.603238                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    17.549055                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.863659                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       802924    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       802928                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       802928                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.558193                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.534722                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.893785                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          176048     21.93%     21.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           48298      6.02%     27.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          532927     66.37%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           45655      5.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       802928                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys              904585408                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           902273664                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   777.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   775.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 1163389870000                       # Total gap between requests
system.mem_ctrls1.avgGap                     41207.95                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        83328                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data    904501184                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks    902269760                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 71625.161712156259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 777470280.972023844719                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 770.163029162970                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 775552244.959538340569                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1302                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data     14132831                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks     14098026                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     33555980                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data 405036558735                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       440999                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 65047562481231                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     25772.64                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     28659.27                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     31499.93                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks   4613948.26                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        83328                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data    904501184                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total    904585408                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        83328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        83328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks    902273664                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total    902273664                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1302                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data     14132831                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total      14134147                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks     14098026                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total     14098026                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst        71625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    777470281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher          770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       777542676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst        71625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total        71625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    775555601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      775555601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    775555601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst        71625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    777470281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher          770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total     1553098277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts            14134147                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts           14097965                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0       441809                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1       441733                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2       441813                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3       441941                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4       441813                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5       441721                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6       441811                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7       441933                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8       441857                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9       441782                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10       441792                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11       441810                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12       441704                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13       441657                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14       441573                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15       441630                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16       441553                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17       441485                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18       441532                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19       441542                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20       441552                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21       441628                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22       441564                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23       441652                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24       441656                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25       441603                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26       441634                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27       441708                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28       441615                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29       441632                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30       441676                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31       441736                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0       440505                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1       440480                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2       440633                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3       440697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4       440503                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5       440476                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6       440551                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7       440684                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8       440689                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9       440703                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10       440688                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11       440701                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12       440552                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13       440550                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14       440493                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15       440512                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16       440540                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17       440546                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18       440526                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19       440508                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20       440559                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21       440686                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22       440531                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23       440566                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24       440552                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25       440511                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26       440469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27       440558                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28       440472                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29       440428                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30       440528                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31       440568                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat           157836056390                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat          47094977804                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat      405070555714                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               11167.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          28659.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits           12537166                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits          10217320                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           88.70                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          72.47                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples      5477620                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   329.861100                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   210.579303                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   314.898810                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127      1396226     25.49%     25.49% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255      1639075     29.92%     55.41% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383       657757     12.01%     67.42% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511       397775      7.26%     74.68% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639       387100      7.07%     81.75% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767       185180      3.38%     85.13% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895       127774      2.33%     87.46% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023       103169      1.88%     89.35% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151       583564     10.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total      5477620                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead            904585408                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten         902269760                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             777.542676                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             775.552245                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   8.09                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              80.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   8541619265.088478                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   11355960865.975235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  29731841336.472439                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 26495205596.833984                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 207007281188.773621                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 857605935841.756348                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 100509566933.242096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 1241247411028.538086                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1066.922842                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 144308844663                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF  52298050000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 966783148837                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   8541737777.664357                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   11356118426.925409                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  29720858643.307175                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 26491939463.810059                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 207007281188.773621                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 857203825310.328247                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 100818533217.274933                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 1241140294028.478516                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1066.830768                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 144801828633                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF  52298050000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT 966290164867                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     28196038                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6237                       # Transaction distribution
system.membus.trans_dist::ReadExReq          28261456                       # Transaction distribution
system.membus.trans_dist::ReadExResp         28261456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port     42369504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port     42369417                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     84738921                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               84738921                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port   1806860032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port   1806859072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   3613719104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              3613719104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28268323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28268323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28268323                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy         87397201587                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.5                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         87366723214                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       149836279763                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     56459872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8064                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6749                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         28262127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        28262127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7390                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8477                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84808447                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              84816924                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       350720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3618491520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3618842240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        28202835                       # Total snoops (count)
system.tol2bus.snoopTraffic                1804546560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56475347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56474819    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    528      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56475347                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1163390043500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        56544104000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4502985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42404277496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
