// Seed: 2153832058
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input wand id_2
);
  wire id_4, id_5;
  wire id_6, id_7;
  id_8(
      1
  );
  wire id_9, id_10;
endmodule : SymbolIdentifier
module module_1 (
    output logic id_0,
    output tri id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5
    , id_13,
    input supply1 id_6,
    output tri id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wand id_11
);
  assign id_13 = id_2;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8
  );
  final id_0 <= 1;
endmodule
