{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720802738251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720802738251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 13:45:38 2024 " "Processing started: Fri Jul 12 13:45:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720802738251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802738251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D1_IN -c D1_IN " "Command: quartus_map --read_settings_files=on --write_settings_files=off D1_IN -c D1_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802738251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720802738543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720802738543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D1_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file D1_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 D1_IN " "Found entity 1: D1_IN" {  } { { "D1_IN.v" "" { Text "/home/aluno/Documentos/leandro/D1_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D2_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file D2_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 D2_IN " "Found entity 1: D2_IN" {  } { { "D2_IN.v" "" { Text "/home/aluno/Documentos/leandro/D2_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D3_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file D3_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 D3_IN " "Found entity 1: D3_IN" {  } { { "D3_IN.v" "" { Text "/home/aluno/Documentos/leandro/D3_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720802743668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file dFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Documentos/leandro/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Levl_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file Levl_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Levl_to_pulse " "Found entity 1: Levl_to_pulse" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Documentos/leandro/Levl_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_unit_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_unit_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_unit_sec " "Found entity 1: decoder_unit_sec" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_duzen_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_duzen_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_duzen_sec " "Found entity 1: decoder_duzen_sec" {  } { { "decoder_duzen_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_duzen_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Documentos/leandro/frequency_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "/home/aluno/Documentos/leandro/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/matriz_led_nivel.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/matriz_led_nivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_led_nivel " "Found entity 1: matriz_led_nivel" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720802743726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"a0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"b0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"c0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"d0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"e0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"f0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"g0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"a1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"b1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"c1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"d1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"e1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"f1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"g1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L1 cronometro.v(46) " "Verilog HDL Implicit Net warning at cronometro.v(46): created implicit net for \"L1\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L2 cronometro.v(47) " "Verilog HDL Implicit Net warning at cronometro.v(47): created implicit net for \"L2\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and40 cronometro.v(49) " "Verilog HDL Implicit Net warning at cronometro.v(49): created implicit net for \"and40\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L0 cronometro.v(49) " "Verilog HDL Implicit Net warning at cronometro.v(49): created implicit net for \"L0\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and50 cronometro.v(50) " "Verilog HDL Implicit Net warning at cronometro.v(50): created implicit net for \"and50\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or10 cronometro.v(51) " "Verilog HDL Implicit Net warning at cronometro.v(51): created implicit net for \"or10\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG1_ cronometro.v(53) " "Verilog HDL Implicit Net warning at cronometro.v(53): created implicit net for \"DG1_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG2_ cronometro.v(54) " "Verilog HDL Implicit Net warning at cronometro.v(54): created implicit net for \"DG2_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG3_ cronometro.v(55) " "Verilog HDL Implicit Net warning at cronometro.v(55): created implicit net for \"DG3_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG4_ cronometro.v(56) " "Verilog HDL Implicit Net warning at cronometro.v(56): created implicit net for \"DG4_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 decoder_unit_sec.v(6) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(6): created implicit net for \"A1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 decoder_unit_sec.v(7) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(7): created implicit net for \"A2\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 decoder_unit_sec.v(11) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(11): created implicit net for \"B1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 decoder_unit_sec.v(12) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(12): created implicit net for \"B2\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 decoder_unit_sec.v(19) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(19): created implicit net for \"D1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 decoder_unit_sec.v(23) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(23): created implicit net for \"E1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F11 decoder_unit_sec.v(27) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(27): created implicit net for \"F11\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F22 decoder_unit_sec.v(28) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(28): created implicit net for \"F22\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F33 decoder_unit_sec.v(29) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(29): created implicit net for \"F33\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 decoder_unit_sec.v(33) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(33): created implicit net for \"G1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_A matriz_led_nivel.v(6) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(6): created implicit net for \"NOT_A\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_B matriz_led_nivel.v(7) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(7): created implicit net for \"NOT_B\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_M matriz_led_nivel.v(8) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(8): created implicit net for \"NOT_M\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_AL matriz_led_nivel.v(9) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(9): created implicit net for \"NOT_AL\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 matriz_led_nivel.v(25) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(25): created implicit net for \"B1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 matriz_led_nivel.v(25) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(25): created implicit net for \"C6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 matriz_led_nivel.v(26) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(26): created implicit net for \"B2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B3 matriz_led_nivel.v(27) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(27): created implicit net for \"B3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B4 matriz_led_nivel.v(28) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(28): created implicit net for \"B4\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B5 matriz_led_nivel.v(29) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(29): created implicit net for \"B5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B6 matriz_led_nivel.v(30) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(30): created implicit net for \"B6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S1 matriz_led_nivel.v(32) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(32): created implicit net for \"B_S1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S2 matriz_led_nivel.v(33) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(33): created implicit net for \"B_S2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S3 matriz_led_nivel.v(34) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(34): created implicit net for \"B_S3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S4 matriz_led_nivel.v(35) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(35): created implicit net for \"B_S4\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S5 matriz_led_nivel.v(36) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(36): created implicit net for \"B_S5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S6 matriz_led_nivel.v(37) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(37): created implicit net for \"B_S6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M1 matriz_led_nivel.v(41) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(41): created implicit net for \"M1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M2 matriz_led_nivel.v(42) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(42): created implicit net for \"M2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M3 matriz_led_nivel.v(43) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(43): created implicit net for \"M3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M5 matriz_led_nivel.v(44) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(44): created implicit net for \"M5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M6 matriz_led_nivel.v(45) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(45): created implicit net for \"M6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S1 matriz_led_nivel.v(47) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(47): created implicit net for \"M_S1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S2 matriz_led_nivel.v(48) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(48): created implicit net for \"M_S2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S3 matriz_led_nivel.v(49) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(49): created implicit net for \"M_S3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S5 matriz_led_nivel.v(50) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(50): created implicit net for \"M_S5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S6 matriz_led_nivel.v(51) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(51): created implicit net for \"M_S6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 matriz_led_nivel.v(55) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(55): created implicit net for \"A2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 matriz_led_nivel.v(56) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(56): created implicit net for \"A3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5 matriz_led_nivel.v(57) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(57): created implicit net for \"A5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 matriz_led_nivel.v(58) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(58): created implicit net for \"A6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S2 matriz_led_nivel.v(60) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(60): created implicit net for \"A_S2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S3 matriz_led_nivel.v(61) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(61): created implicit net for \"A_S3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S5 matriz_led_nivel.v(62) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(62): created implicit net for \"A_S5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S6 matriz_led_nivel.v(63) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(63): created implicit net for \"A_S6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(9) " "Verilog HDL Instantiation warning at cronometro.v(9): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(12) " "Verilog HDL Instantiation warning at cronometro.v(12): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(13) " "Verilog HDL Instantiation warning at cronometro.v(13): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(14) " "Verilog HDL Instantiation warning at cronometro.v(14): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_led_nivel.v(13) " "Verilog HDL Instantiation warning at matriz_led_nivel.v(13): instance has no name" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_led_nivel.v(14) " "Verilog HDL Instantiation warning at matriz_led_nivel.v(14): instance has no name" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_led_nivel.v(15) " "Verilog HDL Instantiation warning at matriz_led_nivel.v(15): instance has no name" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(94) " "Verilog HDL Instantiation warning at cronometro.v(94): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720802743729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720802743793 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 cronometro.v(59) " "Verilog HDL warning at cronometro.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1720802743809 "|cronometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:comb_3 " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "/home/aluno/Documentos/leandro/cronometro.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay frequency_divisor:comb_3\|delay:DL1 " "Elaborating entity \"delay\" for hierarchy \"frequency_divisor:comb_3\|delay:DL1\"" {  } { { "frequency_divisor.v" "DL1" { Text "/home/aluno/Documentos/leandro/frequency_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\"" {  } { { "delay.v" "F0" { Text "/home/aluno/Documentos/leandro/delay.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D1_IN D1_IN:comb_4 " "Elaborating entity \"D1_IN\" for hierarchy \"D1_IN:comb_4\"" {  } { { "cronometro.v" "comb_4" { Text "/home/aluno/Documentos/leandro/cronometro.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D2_IN D2_IN:comb_5 " "Elaborating entity \"D2_IN\" for hierarchy \"D2_IN:comb_5\"" {  } { { "cronometro.v" "comb_5" { Text "/home/aluno/Documentos/leandro/cronometro.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D3_IN D3_IN:comb_6 " "Elaborating entity \"D3_IN\" for hierarchy \"D3_IN:comb_6\"" {  } { { "cronometro.v" "comb_6" { Text "/home/aluno/Documentos/leandro/cronometro.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_unit_sec decoder_unit_sec:DCDUS " "Elaborating entity \"decoder_unit_sec\" for hierarchy \"decoder_unit_sec:DCDUS\"" {  } { { "cronometro.v" "DCDUS" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_duzen_sec decoder_duzen_sec:DCDDS " "Elaborating entity \"decoder_duzen_sec\" for hierarchy \"decoder_duzen_sec:DCDDS\"" {  } { { "cronometro.v" "DCDDS" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743828 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoder_duzen_sec.v(10) " "Verilog HDL warning at decoder_duzen_sec.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "decoder_duzen_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_duzen_sec.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1720802743836 "|cronometro|decoder_duzen_sec:DCDDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_led_nivel matriz_led_nivel:comb_49 " "Elaborating entity \"matriz_led_nivel\" for hierarchy \"matriz_led_nivel:comb_49\"" {  } { { "cronometro.v" "comb_49" { Text "/home/aluno/Documentos/leandro/cronometro.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720802743837 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C6 0 matriz_led_nivel.v(25) " "Net \"C6\" at matriz_led_nivel.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720802743837 "|cronometro|matriz_led_nivel:comb_49"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L7 matriz_led_nivel.v(4) " "Output port \"L7\" at matriz_led_nivel.v(4) has no driver" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720802743838 "|cronometro|matriz_led_nivel:comb_49"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1720802744003 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1720802744003 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720802744206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LL7 GND " "Pin \"LL7\" is stuck at GND" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720802744233 "|cronometro|LL7"} { "Warning" "WMLS_MLS_STUCK_PIN" "DG2 VCC " "Pin \"DG2\" is stuck at VCC" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720802744233 "|cronometro|DG2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720802744233 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0SET " "No output dependent on input pin \"D0SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D0SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0RST " "No output dependent on input pin \"D0RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D0RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1SET " "No output dependent on input pin \"D1SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D1SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1RST " "No output dependent on input pin \"D1RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D1RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2SET " "No output dependent on input pin \"D2SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D2SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2RST " "No output dependent on input pin \"D2RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D2RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3SET " "No output dependent on input pin \"D3SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D3SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3RST " "No output dependent on input pin \"D3RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D3RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1DSET " "No output dependent on input pin \"D1DSET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D1DSET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1DRST " "No output dependent on input pin \"D1DRST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720802744403 "|cronometro|D1DRST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720802744403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720802744410 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720802744410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720802744410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720802744410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/leandro/output_files/D1_IN.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/leandro/output_files/D1_IN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802744902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720802744912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 13:45:44 2024 " "Processing ended: Fri Jul 12 13:45:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720802744912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720802744912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720802744912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720802744912 ""}
