============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 09:50:45 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 36 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  5.482663s wall, 5.421875s user + 0.078125s system = 5.500000s CPU (100.3%)

RUN-1004 : used memory is 504 MB, reserved memory is 472 MB, peak memory is 538 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.017764s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (104.4%)

RUN-1004 : used memory is 524 MB, reserved memory is 492 MB, peak memory is 538 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.192982s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (104.8%)

RUN-1004 : used memory is 527 MB, reserved memory is 495 MB, peak memory is 538 MB
RUN-1002 : start command "config_chipwatcher -sync 123.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 42 trigger nets, 42 data nets.
GUI-1001 : Import 123.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.572372s wall, 0.156250s user + 0.187500s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 540 MB, reserved memory is 505 MB, peak memory is 556 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.876873s wall, 0.250000s user + 0.218750s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 540 MB, reserved memory is 505 MB, peak memory is 556 MB
GUI-1001 : Download success!
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[0]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[3]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[3]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r2.
KIT-5201 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 36 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.161844s wall, 2.140625s user + 0.156250s system = 2.296875s CPU (106.2%)

RUN-1004 : used memory is 550 MB, reserved memory is 519 MB, peak memory is 585 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.027629s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (104.9%)

RUN-1004 : used memory is 570 MB, reserved memory is 536 MB, peak memory is 585 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.207254s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (104.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 537 MB, peak memory is 585 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.601513s wall, 0.156250s user + 0.171875s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 576 MB, reserved memory is 541 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.904984s wall, 0.265625s user + 0.187500s system = 0.453125s CPU (6.6%)

RUN-1004 : used memory is 576 MB, reserved memory is 541 MB, peak memory is 594 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111100000000011011111111000000000110111111110000000001101111111100000000010111010111010111011011111111000000000101110001000000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001B successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001F successfully.
SYN-2541 : Attrs-to-init for 20 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
SYN-2541 : Reading sub[15] auto_chipwatcher_0_logicbram_syn_151
SYN-2541 : Reading sub[16] auto_chipwatcher_0_logicbram_syn_161
SYN-2541 : Reading sub[17] auto_chipwatcher_0_logicbram_syn_164
SYN-2541 : Reading sub[18] auto_chipwatcher_0_logicbram_syn_167
SYN-2541 : Reading sub[19] auto_chipwatcher_0_logicbram_syn_170
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111100000000011011111111000000000110111111110000000001101111111100000000010111010111010111011011111111000000000101110001000000000000000000000000
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(233)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(232)
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(260)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 62 feed throughs used by 44 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.412642s wall, 2.203125s user + 0.328125s system = 2.531250s CPU (104.9%)

RUN-1004 : used memory is 475 MB, reserved memory is 558 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.034705s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (104.2%)

RUN-1004 : used memory is 507 MB, reserved memory is 572 MB, peak memory is 594 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.213968s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (103.0%)

RUN-1004 : used memory is 510 MB, reserved memory is 575 MB, peak memory is 594 MB
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[0]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[3]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[6]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[6]$bus_nodes/din_r2.
KIT-5201 Similar messages will be suppressed.
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.569359s wall, 0.984375s user + 0.671875s system = 1.656250s CPU (25.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 574 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.879571s wall, 1.078125s user + 0.734375s system = 1.812500s CPU (26.3%)

RUN-1004 : used memory is 517 MB, reserved memory is 574 MB, peak memory is 594 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111100000000011011111111000000000110111111110000000001101111111100000000010111010111010111011011111111000000000101110001000000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001B successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001F successfully.
SYN-2541 : Attrs-to-init for 20 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
SYN-2541 : Reading sub[15] auto_chipwatcher_0_logicbram_syn_151
SYN-2541 : Reading sub[16] auto_chipwatcher_0_logicbram_syn_161
SYN-2541 : Reading sub[17] auto_chipwatcher_0_logicbram_syn_164
SYN-2541 : Reading sub[18] auto_chipwatcher_0_logicbram_syn_167
SYN-2541 : Reading sub[19] auto_chipwatcher_0_logicbram_syn_170
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111100000000011011111111000000000110111111110000000001101111111100000000010111010111010111011011111111000000000101110001000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111100000000011011111111000000000110111111110000000001101111111100000000010111010111010111011011111111000000000101110001000000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001B successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001F successfully.
SYN-2541 : Attrs-to-init for 20 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
SYN-2541 : Reading sub[15] auto_chipwatcher_0_logicbram_syn_151
SYN-2541 : Reading sub[16] auto_chipwatcher_0_logicbram_syn_161
SYN-2541 : Reading sub[17] auto_chipwatcher_0_logicbram_syn_164
SYN-2541 : Reading sub[18] auto_chipwatcher_0_logicbram_syn_167
SYN-2541 : Reading sub[19] auto_chipwatcher_0_logicbram_syn_170
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111100000000011011111111000000000110111111110000000001101111111100000000010111010111010111011011111111000000000101110001000000000000000000000000
GUI-1001 : Delete u_image_process/u_Median_Gray/u_three_martix/u_fifo_1/di[7:0] successfully
GUI-1001 : Delete u_image_process/u_Median_Gray/u_three_martix/data_out2_dly[7:0] successfully
GUI-1001 : Delete u_image_process/u_Median_Gray/u_three_martix/data_out2[7:0] successfully
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(233)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(232)
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(260)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 32 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.163890s wall, 1.953125s user + 0.265625s system = 2.218750s CPU (102.5%)

RUN-1004 : used memory is 440 MB, reserved memory is 556 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.019906s wall, 1.000000s user + 0.109375s system = 1.109375s CPU (108.8%)

RUN-1004 : used memory is 469 MB, reserved memory is 570 MB, peak memory is 594 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.184142s wall, 1.171875s user + 0.140625s system = 1.312500s CPU (110.8%)

RUN-1004 : used memory is 471 MB, reserved memory is 576 MB, peak memory is 594 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.471104s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 583 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.776331s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (5.8%)

RUN-1004 : used memory is 485 MB, reserved memory is 583 MB, peak memory is 594 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001101111111100000000010111010111010111010111000100000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
SYN-2541 : Attrs-to-init for 9 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001101111111100000000010111010111010111010111000100000000000000000000
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[0]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[3]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r2.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 46 feed throughs used by 28 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.072641s wall, 2.015625s user + 0.093750s system = 2.109375s CPU (101.8%)

RUN-1004 : used memory is 511 MB, reserved memory is 597 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.162499s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (102.2%)

RUN-1004 : used memory is 511 MB, reserved memory is 597 MB, peak memory is 594 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.500040s wall, 0.343750s user + 0.328125s system = 0.671875s CPU (10.3%)

RUN-1004 : used memory is 516 MB, reserved memory is 601 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.802125s wall, 0.453125s user + 0.343750s system = 0.796875s CPU (11.7%)

RUN-1004 : used memory is 516 MB, reserved memory is 601 MB, peak memory is 594 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001101111111100000000011011111111000000000101110101110101110101110001000000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
SYN-2541 : Attrs-to-init for 13 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001101111111100000000011011111111000000000101110101110101110101110001000000000000000000000000
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(233)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(232)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 42 feed throughs used by 35 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.487913s wall, 2.046875s user + 0.703125s system = 2.750000s CPU (110.5%)

RUN-1004 : used memory is 500 MB, reserved memory is 615 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.034368s wall, 1.031250s user + 0.093750s system = 1.125000s CPU (108.8%)

RUN-1004 : used memory is 516 MB, reserved memory is 616 MB, peak memory is 594 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.206830s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (108.8%)

RUN-1004 : used memory is 517 MB, reserved memory is 616 MB, peak memory is 594 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.496718s wall, 0.234375s user + 0.312500s system = 0.546875s CPU (8.4%)

RUN-1004 : used memory is 529 MB, reserved memory is 620 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.813467s wall, 0.328125s user + 0.328125s system = 0.656250s CPU (9.6%)

RUN-1004 : used memory is 529 MB, reserved memory is 620 MB, peak memory is 594 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001101111111100000000011011111111000000000101110101110101110101110001000000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
SYN-2541 : Attrs-to-init for 13 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111110000000001101111111100000000011011111111000000000101110101110101110101110001000000000000000000000000
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.509025s wall, 0.250000s user + 0.281250s system = 0.531250s CPU (8.2%)

RUN-1004 : used memory is 530 MB, reserved memory is 620 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.810739s wall, 0.343750s user + 0.281250s system = 0.625000s CPU (9.2%)

RUN-1004 : used memory is 530 MB, reserved memory is 620 MB, peak memory is 594 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(233)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(232)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 40 feed throughs used by 34 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.313058s wall, 2.125000s user + 0.250000s system = 2.375000s CPU (102.7%)

RUN-1004 : used memory is 472 MB, reserved memory is 627 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.032181s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (104.5%)

RUN-1004 : used memory is 489 MB, reserved memory is 628 MB, peak memory is 594 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.204480s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (103.8%)

RUN-1004 : used memory is 490 MB, reserved memory is 628 MB, peak memory is 594 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.513974s wall, 0.093750s user + 0.171875s system = 0.265625s CPU (4.1%)

RUN-1004 : used memory is 503 MB, reserved memory is 632 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.820927s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 632 MB, peak memory is 594 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_Median_Gray/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_Median_Gray/u_three_martix/wrreq
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 25 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.168909s wall, 2.000000s user + 0.234375s system = 2.234375s CPU (103.0%)

RUN-1004 : used memory is 510 MB, reserved memory is 643 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.163167s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (103.4%)

RUN-1004 : used memory is 527 MB, reserved memory is 643 MB, peak memory is 594 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.503329s wall, 0.171875s user + 0.187500s system = 0.359375s CPU (5.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 648 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.812007s wall, 0.265625s user + 0.218750s system = 0.484375s CPU (7.1%)

RUN-1004 : used memory is 539 MB, reserved memory is 648 MB, peak memory is 594 MB
GUI-1001 : Download success!
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_3 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 33 feed throughs used by 25 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.085846s wall, 2.000000s user + 0.171875s system = 2.171875s CPU (104.1%)

RUN-1004 : used memory is 535 MB, reserved memory is 634 MB, peak memory is 594 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.162257s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (100.8%)

RUN-1004 : used memory is 538 MB, reserved memory is 635 MB, peak memory is 594 MB
RUN-1002 : start command "download -bit ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.338100s wall, 0.109375s user + 0.203125s system = 0.312500s CPU (4.9%)

RUN-1004 : used memory is 583 MB, reserved memory is 658 MB, peak memory is 601 MB
RUN-1003 : finish command "download -bit ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.639993s wall, 0.203125s user + 0.218750s system = 0.421875s CPU (6.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 658 MB, peak memory is 601 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.501887s wall, 0.062500s user + 0.203125s system = 0.265625s CPU (4.1%)

RUN-1004 : used memory is 77 MB, reserved memory is 658 MB, peak memory is 601 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.831820s wall, 0.218750s user + 0.250000s system = 0.468750s CPU (6.9%)

RUN-1004 : used memory is 77 MB, reserved memory is 658 MB, peak memory is 601 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net u_image_select/show_clk_n6_syn_3 will be merged with clock u_image_select/show_clk_n6
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 31 feed throughs used by 25 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.195161s wall, 2.093750s user + 0.171875s system = 2.265625s CPU (103.2%)

RUN-1004 : used memory is 499 MB, reserved memory is 662 MB, peak memory is 601 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.008965s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (106.9%)

RUN-1004 : used memory is 514 MB, reserved memory is 662 MB, peak memory is 601 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.175920s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (106.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 662 MB, peak memory is 601 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.505072s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 522 MB, reserved memory is 662 MB, peak memory is 601 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.834584s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 522 MB, reserved memory is 662 MB, peak memory is 601 MB
GUI-1001 : Download success!
RUN-1002 : start command "config_chipwatcher -sync 123.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 28 trigger nets, 28 data nets.
GUI-1001 : Import 123.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : Delete u_image_process/u_Median_Gray/u_three_martix/data_out1[7:0] successfully
GUI-001 : Delete u_image_process/u_Median_Gray/u_three_martix/u_fifo_1/we successfully
GUI-001 : Delete u_image_process/u_Median_Gray/u_three_martix/rd_en successfully
GUI-1001 : Delete u_image_process/u_Median_Gray/u_three_martix/data_out1_dly[7:0] successfully
GUI-001 : Delete u_image_process/u_Median_Gray/u_three_martix/empty_flag successfully
GUI-001 : Delete u_image_process/u_Median_Gray/u_three_martix/full_flag successfully
GUI-1001 : Delete u_image_process/u_Median_Gray/u_three_martix/data_in2[7:0] successfully
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[0]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[3]$bus_nodes/bus_reg[0].
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[4]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[6]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[6]$bus_nodes/din_r2.
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near 'wire' in RTL/image_process.v(25)
HDL-8007 ERROR: Verilog 2000 keyword 'wire' used in incorrect context in RTL/image_process.v(25)
HDL-1007 : undeclared symbol 'frame_hsync', assumed default net type 'wire' in RTL/image_process.v(68)
HDL-1007 : undeclared symbol 'post_frame_de', assumed default net type 'wire' in RTL/image_process.v(69)
HDL-8007 ERROR: 'Median_Gray_clk' is an unknown type in RTL/image_process.v(24)
HDL-8007 ERROR: 'Median_Gray_clk' is an unknown type in RTL/image_process.v(25)
HDL-8007 ERROR: 'Median_Gray_clk' is an unknown type in RTL/image_process.v(26)
HDL-8007 ERROR: 'out_img_imy' is not a type in RTL/image_process.v(33)
HDL-8007 ERROR: 'out_frame_clken_imy' is not a type in RTL/image_process.v(36)
HDL-8007 ERROR: 'out_img_imy' is not a type in RTL/image_process.v(37)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
