fir_interpolate.vhd,vhdl,xil_defaultlib,../../../../TPU.srcs/sources_1/ip/fir_interpolate/sim/fir_interpolate.vhd,incdir="../../../../TPU.srcs/sources_1/ip/fir_interpolate/cmodel"
glbl.v,Verilog,xil_defaultlib,glbl.v
