--
--	Conversion of Vinkelsensor.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue May 19 13:08:40 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \I2C:Net_847\ : bit;
SIGNAL \I2C:Net_459\ : bit;
SIGNAL \I2C:Net_652\ : bit;
SIGNAL \I2C:Net_452\ : bit;
SIGNAL \I2C:Net_676\ : bit;
SIGNAL \I2C:Net_245\ : bit;
SIGNAL \I2C:Net_416\ : bit;
SIGNAL \I2C:Net_654\ : bit;
SIGNAL \I2C:Net_682\ : bit;
SIGNAL \I2C:uncfg_rx_irq\ : bit;
SIGNAL \I2C:SCBclock\ : bit;
SIGNAL \I2C:Net_653\ : bit;
SIGNAL \I2C:Net_909\ : bit;
SIGNAL \I2C:Net_663\ : bit;
SIGNAL \I2C:tmpOE__sda_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \I2C:tmpFB_0__sda_net_0\ : bit;
SIGNAL \I2C:Net_581\ : bit;
TERMINAL \I2C:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \I2C:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \I2C:tmpOE__scl_net_0\ : bit;
SIGNAL \I2C:tmpFB_0__scl_net_0\ : bit;
SIGNAL \I2C:Net_580\ : bit;
TERMINAL \I2C:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \I2C:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \I2C:Net_754\ : bit;
SIGNAL \I2C:Net_767\ : bit;
SIGNAL Net_646 : bit;
SIGNAL \I2C:Net_739\ : bit;
SIGNAL \I2C:Net_747\ : bit;
SIGNAL \I2C:Net_656\ : bit;
SIGNAL \I2C:Net_751\ : bit;
SIGNAL \I2C:Net_660\ : bit;
SIGNAL \I2C:ss_3\ : bit;
SIGNAL \I2C:ss_2\ : bit;
SIGNAL \I2C:ss_1\ : bit;
SIGNAL \I2C:ss_0\ : bit;
SIGNAL \I2C:Net_687\ : bit;
SIGNAL \I2C:Net_703\ : bit;
SIGNAL \I2C:Net_823\ : bit;
SIGNAL \I2C:Net_824\ : bit;
SIGNAL \I2C:Net_547\ : bit;
SIGNAL \I2C:Net_896\ : bit;
SIGNAL \I2C:Net_891\ : bit;
SIGNAL \I2C:Net_932\ : bit;
SIGNAL \I2C:Net_474\ : bit;
SIGNAL \I2C:Net_903\ : bit;
SIGNAL \I2C:Net_899\ : bit;
SIGNAL \I2C:Net_915\ : bit;
SIGNAL \I2C:Net_927\ : bit;
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:Net_459\ : bit;
SIGNAL \UART:Net_652\ : bit;
SIGNAL \UART:Net_452\ : bit;
SIGNAL \UART:Net_676\ : bit;
SIGNAL \UART:Net_245\ : bit;
SIGNAL \UART:Net_416\ : bit;
SIGNAL \UART:Net_654\ : bit;
SIGNAL \UART:Net_379\ : bit;
SIGNAL \UART:Net_682\ : bit;
SIGNAL \UART:uncfg_rx_irq\ : bit;
SIGNAL \UART:SCBclock\ : bit;
SIGNAL \UART:Net_653\ : bit;
SIGNAL \UART:Net_909\ : bit;
SIGNAL \UART:Net_663\ : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:Net_656\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART:Net_754\ : bit;
SIGNAL \UART:Net_767\ : bit;
SIGNAL \UART:tmpOE__rx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART:Net_739\ : bit;
SIGNAL \UART:Net_747\ : bit;
SIGNAL Net_643 : bit;
SIGNAL \UART:Net_751\ : bit;
SIGNAL \UART:Net_660\ : bit;
SIGNAL \UART:ss_3\ : bit;
SIGNAL \UART:ss_2\ : bit;
SIGNAL \UART:ss_1\ : bit;
SIGNAL \UART:ss_0\ : bit;
SIGNAL \UART:Net_687\ : bit;
SIGNAL \UART:Net_703\ : bit;
SIGNAL \UART:Net_580\ : bit;
SIGNAL \UART:Net_581\ : bit;
SIGNAL \UART:Net_823\ : bit;
SIGNAL \UART:Net_824\ : bit;
SIGNAL \UART:Net_547\ : bit;
SIGNAL \UART:Net_896\ : bit;
SIGNAL \UART:Net_891\ : bit;
SIGNAL \UART:Net_932\ : bit;
SIGNAL \UART:Net_474\ : bit;
SIGNAL \UART:Net_903\ : bit;
SIGNAL \UART:Net_899\ : bit;
SIGNAL \UART:Net_915\ : bit;
SIGNAL \UART:Net_927\ : bit;
SIGNAL Net_957 : bit;
SIGNAL Net_1005 : bit;
SIGNAL Net_995 : bit;
SIGNAL \DATA_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1022 : bit;
SIGNAL \DATA_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_1018 : bit;
SIGNAL \DATA_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:zeros_3\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:nc6\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:nc8\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:nc1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:nc5\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:nc7\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \DATA_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \DATA_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \DATA_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\DATA_TIMER:TimerUDB:status_tc\ <= ((\DATA_TIMER:TimerUDB:control_7\ and \DATA_TIMER:TimerUDB:per_zero\));

\I2C:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"38321056-ba6d-401c-98e7-a21e84ee201e/81fcee8a-3b8b-4be1-9a5f-a5e2e619a938",
		source_clock_id=>"",
		divisor=>0,
		period=>"127877237.851662",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\I2C:Net_847\,
		dig_domain_out=>open);
\I2C:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"38321056-ba6d-401c-98e7-a21e84ee201e/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\I2C:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>\I2C:Net_581\,
		siovref=>(\I2C:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\I2C:tmpINTERRUPT_0__sda_net_0\);
\I2C:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"38321056-ba6d-401c-98e7-a21e84ee201e/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\I2C:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>\I2C:Net_580\,
		siovref=>(\I2C:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\I2C:tmpINTERRUPT_0__scl_net_0\);
\I2C:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_646);
\I2C:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\I2C:Net_847\,
		interrupt=>Net_646,
		rx=>zero,
		tx=>\I2C:Net_656\,
		cts=>zero,
		rts=>\I2C:Net_751\,
		mosi_m=>\I2C:Net_660\,
		miso_m=>zero,
		select_m=>(\I2C:ss_3\, \I2C:ss_2\, \I2C:ss_1\, \I2C:ss_0\),
		sclk_m=>\I2C:Net_687\,
		mosi_s=>zero,
		miso_s=>\I2C:Net_703\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\I2C:Net_580\,
		sda=>\I2C:Net_581\,
		tx_req=>\I2C:Net_823\,
		rx_req=>\I2C:Net_824\);
\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/81fcee8a-3b8b-4be1-9a5f-a5e2e619a938",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\UART:Net_656\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\UART:Net_654\,
		analog=>(open),
		io=>(\UART:tmpIO_0__rx_net_0\),
		siovref=>(\UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__rx_net_0\);
\UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART:Net_847\,
		interrupt=>Net_643,
		rx=>\UART:Net_654\,
		tx=>\UART:Net_656\,
		cts=>zero,
		rts=>\UART:Net_751\,
		mosi_m=>\UART:Net_660\,
		miso_m=>zero,
		select_m=>(\UART:ss_3\, \UART:ss_2\, \UART:ss_1\, \UART:ss_0\),
		sclk_m=>\UART:Net_687\,
		mosi_s=>zero,
		miso_s=>\UART:Net_703\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\UART:Net_580\,
		sda=>\UART:Net_581\,
		tx_req=>\UART:Net_823\,
		rx_req=>\UART:Net_824\);
GYRO_DR_INT:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_957);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_1005,
		dig_domain_out=>open);
\DATA_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1005,
		enable=>one,
		clock_out=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\);
\DATA_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1005,
		enable=>one,
		clock_out=>\DATA_TIMER:TimerUDB:Clk_Ctl_i\);
\DATA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\DATA_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\DATA_TIMER:TimerUDB:control_7\, \DATA_TIMER:TimerUDB:control_6\, \DATA_TIMER:TimerUDB:control_5\, \DATA_TIMER:TimerUDB:control_4\,
			\DATA_TIMER:TimerUDB:control_3\, \DATA_TIMER:TimerUDB:control_2\, \DATA_TIMER:TimerUDB:control_1\, \DATA_TIMER:TimerUDB:control_0\));
\DATA_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \DATA_TIMER:TimerUDB:status_3\,
			\DATA_TIMER:TimerUDB:status_2\, zero, \DATA_TIMER:TimerUDB:status_tc\),
		interrupt=>Net_1018);
\DATA_TIMER:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \DATA_TIMER:TimerUDB:control_7\, \DATA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\DATA_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\DATA_TIMER:TimerUDB:nc6\,
		f0_blk_stat=>\DATA_TIMER:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\DATA_TIMER:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\DATA_TIMER:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cap0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\DATA_TIMER:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DATA_TIMER:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \DATA_TIMER:TimerUDB:control_7\, \DATA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\DATA_TIMER:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\DATA_TIMER:TimerUDB:nc5\,
		f0_blk_stat=>\DATA_TIMER:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\DATA_TIMER:TimerUDB:sT24:timerdp:carry0\,
		co=>\DATA_TIMER:TimerUDB:sT24:timerdp:carry1\,
		sir=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\DATA_TIMER:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\DATA_TIMER:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cap0_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cap1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\DATA_TIMER:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\DATA_TIMER:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DATA_TIMER:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \DATA_TIMER:TimerUDB:control_7\, \DATA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\DATA_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\DATA_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\DATA_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\DATA_TIMER:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\DATA_TIMER:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\DATA_TIMER:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\DATA_TIMER:TimerUDB:sT24:timerdp:cap1_1\, \DATA_TIMER:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\DATA_TIMER:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\DATA_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\DATA_TIMER:TimerUDB:capture_last\);
\DATA_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\DATA_TIMER:TimerUDB:status_tc\,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_957);
\DATA_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\DATA_TIMER:TimerUDB:control_7\,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\DATA_TIMER:TimerUDB:hwEnable_reg\);
\DATA_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DATA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\DATA_TIMER:TimerUDB:capture_out_reg_i\);

END R_T_L;
