#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Mar 15 23:50:21 2022
# Process ID: 24512
# Current directory: C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.runs/synth_1
# Command line: vivado.exe -log spam_detection_inference_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spam_detection_inference_v1_0.tcl
# Log file: C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.runs/synth_1/spam_detection_inference_v1_0.vds
# Journal file: C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spam_detection_inference_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/hash_func_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/ip 
Command: synth_design -top spam_detection_inference_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.977 ; gain = 100.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spam_detection_inference_v1_0' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spam_detection_inference_v1_0_S00_AXI' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:261]
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:512]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:246]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:247]
INFO: [Synth 8-6155] done synthesizing module 'spam_detection_inference_v1_0_S00_AXI' (1#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'ham_din' does not match port width (1) of module 'spam_detection_inference_v1_0_S00_AXI' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'spam_detection_controller' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fpu' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v:62]
	Parameter INF bound to: 31'b1111111100000000000000000000000 
	Parameter QNAN bound to: 31'b1111111110000000000000000000001 
	Parameter SNAN bound to: 31'b1111111100000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'except' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v:39]
INFO: [Synth 8-4471] merging register 'fracta_00_reg' into 'infa_f_r_reg' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v:135]
INFO: [Synth 8-4471] merging register 'fractb_00_reg' into 'infb_f_r_reg' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v:138]
WARNING: [Synth 8-6014] Unused sequential element fracta_00_reg was removed.  [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v:135]
WARNING: [Synth 8-6014] Unused sequential element fractb_00_reg was removed.  [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v:138]
INFO: [Synth 8-6155] done synthesizing module 'except' (2#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v:39]
INFO: [Synth 8-6157] synthesizing module 'pre_norm' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:38]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:144]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:144]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:199]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:199]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:252]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:252]
INFO: [Synth 8-6155] done synthesizing module 'pre_norm' (3#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:38]
INFO: [Synth 8-6157] synthesizing module 'pre_norm_fmul' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v:37]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v:137]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v:137]
INFO: [Synth 8-6155] done synthesizing module 'pre_norm_fmul' (4#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v:37]
INFO: [Synth 8-6157] synthesizing module 'add_sub27' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:44]
INFO: [Synth 8-6155] done synthesizing module 'add_sub27' (5#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:44]
INFO: [Synth 8-6157] synthesizing module 'mul_r2' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mul_r2' (6#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:61]
INFO: [Synth 8-6157] synthesizing module 'div_r2' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:81]
INFO: [Synth 8-6155] done synthesizing module 'div_r2' (7#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v:312]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v:330]
INFO: [Synth 8-6157] synthesizing module 'post_norm' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:38]
	Parameter f2i_emax bound to: 8'b10011101 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:146]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:146]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:393]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:393]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:400]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:400]
INFO: [Synth 8-6155] done synthesizing module 'post_norm' (8#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fpu' (9#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v:62]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.runs/synth_1/.Xil/Vivado-24512-DESKTOP-S44E3SR/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (10#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.runs/synth_1/.Xil/Vivado-24512-DESKTOP-S44E3SR/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element spam_valid_reg was removed.  [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v:143]
INFO: [Synth 8-6155] done synthesizing module 'spam_detection_controller' (11#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fcmp' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fcmp.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fcmp' (12#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fcmp.v:38]
WARNING: [Synth 8-3848] Net spam_write_done in module/entity spam_detection_inference_v1_0 does not have driver. [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:49]
WARNING: [Synth 8-3848] Net ham_write_done in module/entity spam_detection_inference_v1_0 does not have driver. [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:54]
INFO: [Synth 8-6155] done synthesizing module 'spam_detection_inference_v1_0' (13#1) [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:4]
WARNING: [Synth 8-3331] design post_norm has unconnected port clk
WARNING: [Synth 8-3331] design except has unconnected port opa[31]
WARNING: [Synth 8-3331] design except has unconnected port opb[31]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 554.500 ; gain = 165.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin spam_controller:write_done to constant 0 [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:99]
WARNING: [Synth 8-3295] tying undriven pin ham_controller:write_done to constant 0 [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v:108]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 554.500 ; gain = 165.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 554.500 ; gain = 165.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'spam_controller/spam_prob_buffer'
Finished Parsing XDC File [c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'spam_controller/spam_prob_buffer'
Parsing XDC File [c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ham_controller/spam_prob_buffer'
Finished Parsing XDC File [c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ham_controller/spam_prob_buffer'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.000 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 907.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for spam_controller/spam_prob_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ham_controller/spam_prob_buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v:357]
INFO: [Synth 8-5544] ROM "exp_i2f0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2i_emin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_r0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract_denorm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_r0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract_denorm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract_i2f1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract_i2f1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_fixed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_fpu_out_valid_pre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_fpu_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_fpu_out_valid_pre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_fpu_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'fract_denorm_reg' [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v:331]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 4     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 22    
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               50 Bit    Registers := 4     
	               48 Bit    Registers := 6     
	               32 Bit    Registers := 22    
	               31 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 126   
+---Muxes : 
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 14    
	   3 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	  16 Input     32 Bit        Muxes := 11    
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 10    
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 70    
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	  48 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 100   
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spam_detection_inference_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	  16 Input     32 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 2     
Module except 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module pre_norm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module pre_norm_fmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module add_sub27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module mul_r2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module div_r2 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	               24 Bit    Registers := 2     
Module post_norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 26    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module fpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   3 Input     48 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module spam_detection_controller__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module spam_detection_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fcmp 
Detailed RTL Component Info : 
+---Muxes : 
	  28 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod_reg' and it is trimmed from '48' to '31' bits. [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod1_reg' and it is trimmed from '48' to '31' bits. [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v:72]
DSP Report: Generating DSP u5/prod1_reg, operation Mode is: (A*B)'.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: Generating DSP u5/prod_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register u5/prod_reg is absorbed into DSP u5/prod_reg.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
DSP Report: Generating DSP u5/prod1_reg, operation Mode is: (A*B)'.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: Generating DSP u5/prod_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register u5/prod_reg is absorbed into DSP u5/prod_reg.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
INFO: [Synth 8-5544] ROM "spam_controller/spam_fpu_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_controller/spam_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spam_controller/spam_fpu_out_valid_pre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ham_controller/spam_fpu_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ham_controller/spam_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ham_controller/spam_fpu_out_valid_pre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design post_norm has unconnected port clk
WARNING: [Synth 8-3331] design except has unconnected port opa[31]
WARNING: [Synth 8-3331] design except has unconnected port opb[31]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design spam_detection_inference_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'spam_controller/spam_fpu_out_valid_pre_reg__0' (FDSE) to 'ham_controller/spam_fpu_out_valid_pre_reg__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_fpu_out_valid_pre_reg__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_cnt_reg[2] )
INFO: [Synth 8-3886] merging instance 'spam_controller/spam_fpu_out_valid_reg' (FDR) to 'ham_controller/spam_fpu_out_valid_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_fifo_rd_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_fifo_rd_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_cnt_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_cnt_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_controller/spam_cnt_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_cnt_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_cnt_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_cnt_1_reg[1] )
INFO: [Synth 8-3886] merging instance 'spam_controller/spam_fpu_done_reg' (FDRE) to 'ham_controller/spam_fpu_done_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ham_controller/spam_fpu_done_reg )
INFO: [Synth 8-3886] merging instance 'spam_detection_inference_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'spam_detection_inference_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_detection_inference_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'spam_detection_inference_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'spam_detection_inference_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spam_detection_inference_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[47]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[46]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[45]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[44]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[43]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[42]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[41]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[40]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[39]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[38]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[37]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[36]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[35]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[34]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[33]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[32]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[31]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[30]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[29]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[28]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[27]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[26]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[25]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[24]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[23]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[22]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[21]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[20]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[19]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[18]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[17]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[16]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[15]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[14]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[13]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[12]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[11]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[10]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[9]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[8]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[7]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[6]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[5]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[4]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[3]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[2]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[1]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (fract_denorm_reg[0]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[16]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[15]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[14]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[13]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[12]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[11]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[10]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[9]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[8]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[7]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[6]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[5]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[4]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[3]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[2]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[1]) is unused and will be removed from module fpu.
WARNING: [Synth 8-3332] Sequential element (u5/prod_reg[0]) is unused and will be removed from module fpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_r2      | (A*B)'            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul_r2      | (PCIN>>17)+(A*B)' | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|mul_r2      | (A*B)'            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul_r2      | (PCIN>>17)+(A*B)' | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 907.000 ; gain = 517.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fifo_generator_0    |     1|
|2     |fifo_generator_0__2 |     1|
|3     |BUFG                |     1|
|4     |LUT1                |     1|
|5     |LUT2                |     1|
|6     |LUT3                |     1|
|7     |LUT4                |     6|
|8     |LUT5                |    35|
|9     |LUT6                |   141|
|10    |MUXF7               |     2|
|11    |MUXF8               |     1|
|12    |FDRE                |   399|
|13    |FDSE                |     1|
|14    |IBUF                |    51|
|15    |OBUF                |    42|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+--------------------------------------+------+
|      |Instance                                     |Module                                |Cells |
+------+---------------------------------------------+--------------------------------------+------+
|1     |top                                          |                                      |   768|
|2     |  ham_controller                             |spam_detection_controller             |    43|
|3     |  spam_controller                            |spam_detection_controller__xdcDup__1  |    43|
|4     |  spam_detection_inference_v1_0_S00_AXI_inst |spam_detection_inference_v1_0_S00_AXI |   588|
+------+---------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 907.223 ; gain = 165.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 907.223 ; gain = 517.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 912.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 912.430 ; gain = 534.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 912.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.runs/synth_1/spam_detection_inference_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spam_detection_inference_v1_0_utilization_synth.rpt -pb spam_detection_inference_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 23:51:25 2022...
