verilog work "../Lab 06 - Pipelined Datapath/mux_2_1.v"
verilog work "../Lab 06 - Pipelined Datapath/gen_register.v"
verilog work "../Lab 06 - Pipelined Datapath/cpu_registers.v"
verilog work "../Lab 06 - Pipelined Datapath/cpumemory.v"
verilog work "../Lab 06 - Pipelined Datapath/control_unit.v"
verilog work "../Lab 06 - Pipelined Datapath/alu_control.v"
verilog work "../Lab 06 - Pipelined Datapath/alu.v"
verilog work "../Lab 06 - Pipelined Datapath/processor.v"
verilog work "../Lab 06 - Pipelined Datapath/processor_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
