

================================================================
== Vivado HLS Report for 'align'
================================================================
* Date:           Wed Mar 11 10:47:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sw_prj
* Solution:       naive_solution
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.602 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    30201| 60.000 ns | 0.302 ms |    6|  30201|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Align_Row_Loop   |        5|    30200|  5 ~ 302 |          -|          -| 1 ~ 100 |    no    |
        | + Align_Col_Loop  |        3|      300|         3|          -|          -| 1 ~ 100 |    no    |
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      587|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      108|    -|
|Register             |        -|      -|      231|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      231|      695|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln91_fu_212_p2        |     *    |      0|  0|  33|           7|           7|
    |mul_ln98_fu_222_p2        |     *    |      0|  0|  33|           7|           7|
    |add_ln100_fu_293_p2       |     +    |      0|  0|  14|          14|          14|
    |add_ln91_1_fu_249_p2      |     +    |      0|  0|   7|           2|           7|
    |add_ln91_2_fu_264_p2      |     +    |      0|  0|  14|          14|          14|
    |add_ln91_fu_197_p2        |     +    |      0|  0|   7|           7|           2|
    |add_ln92_1_fu_342_p2      |     +    |      0|  0|  31|          31|          31|
    |add_ln98_fu_274_p2        |     +    |      0|  0|  14|          14|          14|
    |add_ln99_fu_288_p2        |     +    |      0|  0|  14|          14|          14|
    |diag_score_2_fu_336_p2    |     +    |      0|  0|  32|          32|          32|
    |down_score_fu_397_p2      |     +    |      0|  0|  32|           3|          32|
    |i_fu_304_p2               |     +    |      0|  0|   7|           7|           1|
    |j_fu_298_p2               |     +    |      0|  0|   7|           1|           7|
    |right_score_fu_348_p2     |     +    |      0|  0|  32|           3|          32|
    |icmp_ln102_fu_416_p2      |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln51_fu_358_p2       |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln54_fu_376_p2       |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln57_fu_403_p2       |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln89_fu_192_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln90_fu_244_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln92_fu_310_p2       |   icmp   |      0|  0|  11|           8|           8|
    |max_1_fu_382_p3           |  select  |      0|  0|  32|           1|          32|
    |max_score_fu_408_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln102_1_fu_429_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln102_2_fu_436_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln102_fu_422_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln51_fu_364_p3     |  select  |      0|  0|  31|           1|          31|
    |select_ln92_1_fu_324_p3   |  select  |      0|  0|   3|           1|           2|
    |select_ln92_fu_316_p3     |  select  |      0|  0|   3|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 587|         314|         528|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |H_address0         |  15|          3|   14|         42|
    |H_address1         |  15|          3|   14|         42|
    |ap_NS_fsm          |  33|          6|    1|          6|
    |i_0_reg_144        |   9|          2|    7|         14|
    |j_0_reg_156        |   9|          2|    7|         14|
    |max_score_0_fu_54  |   9|          2|   32|         64|
    |pos_0_0_fu_62      |   9|          2|   32|         64|
    |pos_1_0_fu_58      |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 108|         22|  139|        310|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln100_reg_543  |  14|   0|   14|          0|
    |add_ln99_reg_538   |  14|   0|   14|          0|
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_0_reg_144        |   7|   0|    7|          0|
    |j_0_reg_156        |   7|   0|    7|          0|
    |j_reg_548          |   7|   0|    7|          0|
    |max_1_reg_563      |  32|   0|   32|          0|
    |max_score_0_fu_54  |  32|   0|   32|          0|
    |mul_ln91_reg_498   |  14|   0|   14|          0|
    |mul_ln98_reg_509   |  14|   0|   14|          0|
    |pos_0_0_fu_62      |  32|   0|   32|          0|
    |pos_1_0_fu_58      |  32|   0|   32|          0|
    |seq1_addr_reg_504  |   7|   0|    7|          0|
    |zext_ln89_reg_490  |   7|   0|   32|         25|
    |zext_ln90_reg_515  |   7|   0|   32|         25|
    +-------------------+----+----+-----+-----------+
    |Total              | 231|   0|  281|         50|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |     align    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |     align    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |     align    | return value |
|ap_done        | out |    1| ap_ctrl_hs |     align    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |     align    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |     align    | return value |
|ap_return_0    | out |   32| ap_ctrl_hs |     align    | return value |
|ap_return_1    | out |   32| ap_ctrl_hs |     align    | return value |
|seq1_address0  | out |    7|  ap_memory |     seq1     |     array    |
|seq1_ce0       | out |    1|  ap_memory |     seq1     |     array    |
|seq1_q0        |  in |    8|  ap_memory |     seq1     |     array    |
|n              |  in |    7|   ap_none  |       n      |    scalar    |
|seq2_address0  | out |    7|  ap_memory |     seq2     |     array    |
|seq2_ce0       | out |    1|  ap_memory |     seq2     |     array    |
|seq2_q0        |  in |    8|  ap_memory |     seq2     |     array    |
|m              |  in |    7|   ap_none  |       m      |    scalar    |
|H_address0     | out |   14|  ap_memory |       H      |     array    |
|H_ce0          | out |    1|  ap_memory |       H      |     array    |
|H_q0           |  in |   32|  ap_memory |       H      |     array    |
|H_address1     | out |   14|  ap_memory |       H      |     array    |
|H_ce1          | out |    1|  ap_memory |       H      |     array    |
|H_we1          | out |    1|  ap_memory |       H      |     array    |
|H_d1           | out |   32|  ap_memory |       H      |     array    |
|H_q1           |  in |   32|  ap_memory |       H      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

