

================================================================
== Vivado HLS Report for 'flightmain'
================================================================
* Date:           Mon May 27 16:33:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Flight_Main
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   21|   21|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    168|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|      -|     763|    897|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    334|
|Register         |        -|      -|     230|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|     993|   1399|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |flightmain_CMD_s_axi_U    |flightmain_CMD_s_axi    |        4|      0|  190|  180|
    |flightmain_CTRL_s_axi_U   |flightmain_CTRL_s_axi   |        0|      0|   36|   40|
    |flightmain_OUT_r_m_axi_U  |flightmain_OUT_r_m_axi  |        2|      0|  537|  677|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        6|      0|  763|  897|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_578_p2                     |     +    |      0|  0|  10|           1|           2|
    |ap_block_state10_pp0_stage1_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state15      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op106_write_state15      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state15      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op131_write_state17      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op137_write_state17      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_writeresp_state19  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op173_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op174_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_writereq_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op78_writereq_state9     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op79_write_state9        |    and   |      0|  0|   2|           1|           1|
    |not_tmp_7_fu_606_p2                   |   icmp   |      0|  0|  13|          16|          13|
    |not_tmp_s_fu_618_p2                   |   icmp   |      0|  0|  13|          16|          13|
    |phitmp1_fu_600_p2                     |   icmp   |      0|  0|  13|          16|          14|
    |phitmp2_fu_612_p2                     |   icmp   |      0|  0|  13|          16|          14|
    |tmp_4_fu_572_p2                       |   icmp   |      0|  0|  13|          14|           1|
    |tmp_fu_545_p2                         |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state10_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage3_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage5_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage6_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage7_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage2_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage3_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage4_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage5_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_636_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_624_p2                        |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_630_p2                        |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_592_p3                         |  select  |      0|  0|   2|           1|           2|
    |p_s_fu_584_p3                         |  select  |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 168|         135|         100|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |OUT_r_AWADDR                  |  27|          5|   32|        160|
    |OUT_r_AWLEN                   |  21|          4|   32|        128|
    |OUT_r_WDATA                   |  56|         13|   16|        208|
    |OUT_r_blk_n_AW                |   9|          2|    1|          2|
    |OUT_r_blk_n_B                 |   9|          2|    1|          2|
    |OUT_r_blk_n_W                 |   9|          2|    1|          2|
    |ap_NS_iter0_fsm               |  44|          9|    8|         72|
    |ap_NS_iter1_fsm               |  47|         10|    9|         90|
    |ap_NS_iter2_fsm               |  41|          8|    7|         56|
    |ap_sig_ioackin_OUT_r_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY   |   9|          2|    1|          2|
    |rcCmdIn_V_address0            |  53|         12|    3|         36|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 334|         71|  112|        760|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                       |   8|   0|    8|          0|
    |ap_CS_iter1_fsm                       |   9|   0|    9|          0|
    |ap_CS_iter2_fsm                       |   7|   0|    7|          0|
    |ap_reg_ioackin_OUT_r_AWREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY           |   1|   0|    1|          0|
    |brmerge_reg_698                       |   1|   0|    1|          0|
    |brmerge_reg_698_pp0_iter0_reg         |   1|   0|    1|          0|
    |brmerge_reg_698_pp0_iter1_reg         |   1|   0|    1|          0|
    |p_1_reg_674                           |   2|   0|    2|          0|
    |p_1_reg_674_pp0_iter0_reg             |   2|   0|    2|          0|
    |p_1_reg_674_pp0_iter1_reg             |   2|   0|    2|          0|
    |p_Val2_s_reg_668                      |  16|   0|   16|          0|
    |p_Val2_s_reg_668_pp0_iter0_reg        |  16|   0|   16|          0|
    |rcCmdIn_V_load_reg_647                |  16|   0|   16|          0|
    |rcCmdIn_V_load_reg_647_pp0_iter0_reg  |  16|   0|   16|          0|
    |reg_496                               |  16|   0|   16|          0|
    |reg_496_pp0_iter0_reg                 |  16|   0|   16|          0|
    |reg_502                               |  16|   0|   16|          0|
    |reg_502_pp0_iter0_reg                 |  16|   0|   16|          0|
    |reg_508                               |  16|   0|   16|          0|
    |reg_508_pp0_iter0_reg                 |  16|   0|   16|          0|
    |reg_514                               |  16|   0|   16|          0|
    |reg_514_pp0_iter0_reg                 |  16|   0|   16|          0|
    |tmp_reg_664                           |   1|   0|    1|          0|
    |tmp_reg_664_pp0_iter0_reg             |   1|   0|    1|          0|
    |tmp_reg_664_pp0_iter1_reg             |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 230|   0|  230|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CMD_AWVALID     |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_AWREADY     | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_AWADDR      |  in |    6|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WVALID      |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WREADY      | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WDATA       |  in |   32|    s_axi   |      CMD     |     array    |
|s_axi_CMD_WSTRB       |  in |    4|    s_axi   |      CMD     |     array    |
|s_axi_CMD_ARVALID     |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_ARREADY     | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_ARADDR      |  in |    6|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RVALID      | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RREADY      |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RDATA       | out |   32|    s_axi   |      CMD     |     array    |
|s_axi_CMD_RRESP       | out |    2|    s_axi   |      CMD     |     array    |
|s_axi_CMD_BVALID      | out |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_BREADY      |  in |    1|    s_axi   |      CMD     |     array    |
|s_axi_CMD_BRESP       | out |    2|    s_axi   |      CMD     |     array    |
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWADDR     |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARADDR     |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |  return void |
|ap_clk                |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  flightmain  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

