ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"I2CMaster.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	I2CMaster_initVar
  18              		.bss
  19              		.type	I2CMaster_initVar, %object
  20              		.size	I2CMaster_initVar, 1
  21              	I2CMaster_initVar:
  22 0000 00       		.space	1
  23              		.global	I2CMaster_customIntrHandler
  24 0001 000000   		.align	2
  25              		.type	I2CMaster_customIntrHandler, %object
  26              		.size	I2CMaster_customIntrHandler, 4
  27              	I2CMaster_customIntrHandler:
  28 0004 00000000 		.space	4
  29              		.section	.text.I2CMaster_Init,"ax",%progbits
  30              		.align	2
  31              		.global	I2CMaster_Init
  32              		.code	16
  33              		.thumb_func
  34              		.type	I2CMaster_Init, %function
  35              	I2CMaster_Init:
  36              	.LFB0:
  37              		.file 1 ".\\Generated_Source\\PSoC4\\I2CMaster.c"
   1:.\Generated_Source\PSoC4/I2CMaster.c **** /***************************************************************************//**
   2:.\Generated_Source\PSoC4/I2CMaster.c **** * \file I2CMaster.c
   3:.\Generated_Source\PSoC4/I2CMaster.c **** * \version 3.20
   4:.\Generated_Source\PSoC4/I2CMaster.c **** *
   5:.\Generated_Source\PSoC4/I2CMaster.c **** * \brief
   6:.\Generated_Source\PSoC4/I2CMaster.c **** *  This file provides the source code to the API for the SCB Component.
   7:.\Generated_Source\PSoC4/I2CMaster.c **** *
   8:.\Generated_Source\PSoC4/I2CMaster.c **** * Note:
   9:.\Generated_Source\PSoC4/I2CMaster.c **** *
  10:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************
  11:.\Generated_Source\PSoC4/I2CMaster.c **** * \copyright
  12:.\Generated_Source\PSoC4/I2CMaster.c **** * Copyright 2013-2016, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/I2CMaster.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/I2CMaster.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/I2CMaster.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/I2CMaster.c **** 
  18:.\Generated_Source\PSoC4/I2CMaster.c **** #include "I2CMaster_PVT.h"
  19:.\Generated_Source\PSoC4/I2CMaster.c **** 
  20:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_I2C_INC)
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 2


  21:.\Generated_Source\PSoC4/I2CMaster.c ****     #include "I2CMaster_I2C_PVT.h"
  22:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_I2C_INC) */
  23:.\Generated_Source\PSoC4/I2CMaster.c **** 
  24:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_EZI2C_INC)
  25:.\Generated_Source\PSoC4/I2CMaster.c ****     #include "I2CMaster_EZI2C_PVT.h"
  26:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_EZI2C_INC) */
  27:.\Generated_Source\PSoC4/I2CMaster.c **** 
  28:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_SPI_INC || I2CMaster_SCB_MODE_UART_INC)
  29:.\Generated_Source\PSoC4/I2CMaster.c ****     #include "I2CMaster_SPI_UART_PVT.h"
  30:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_SPI_INC || I2CMaster_SCB_MODE_UART_INC) */
  31:.\Generated_Source\PSoC4/I2CMaster.c **** 
  32:.\Generated_Source\PSoC4/I2CMaster.c **** 
  33:.\Generated_Source\PSoC4/I2CMaster.c **** /***************************************
  34:.\Generated_Source\PSoC4/I2CMaster.c **** *    Run Time Configuration Vars
  35:.\Generated_Source\PSoC4/I2CMaster.c **** ***************************************/
  36:.\Generated_Source\PSoC4/I2CMaster.c **** 
  37:.\Generated_Source\PSoC4/I2CMaster.c **** /* Stores internal component configuration for Unconfigured mode */
  38:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
  39:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Common configuration variables */
  40:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_scbMode = I2CMaster_SCB_MODE_UNCONFIG;
  41:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_scbEnableWake;
  42:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_scbEnableIntr;
  43:.\Generated_Source\PSoC4/I2CMaster.c **** 
  44:.\Generated_Source\PSoC4/I2CMaster.c ****     /* I2C configuration variables */
  45:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_mode;
  46:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_acceptAddr;
  47:.\Generated_Source\PSoC4/I2CMaster.c **** 
  48:.\Generated_Source\PSoC4/I2CMaster.c ****     /* SPI/UART configuration variables */
  49:.\Generated_Source\PSoC4/I2CMaster.c ****     volatile uint8 * I2CMaster_rxBuffer;
  50:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8  I2CMaster_rxDataBits;
  51:.\Generated_Source\PSoC4/I2CMaster.c ****     uint32 I2CMaster_rxBufferSize;
  52:.\Generated_Source\PSoC4/I2CMaster.c **** 
  53:.\Generated_Source\PSoC4/I2CMaster.c ****     volatile uint8 * I2CMaster_txBuffer;
  54:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8  I2CMaster_txDataBits;
  55:.\Generated_Source\PSoC4/I2CMaster.c ****     uint32 I2CMaster_txBufferSize;
  56:.\Generated_Source\PSoC4/I2CMaster.c **** 
  57:.\Generated_Source\PSoC4/I2CMaster.c ****     /* EZI2C configuration variables */
  58:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_numberOfAddr;
  59:.\Generated_Source\PSoC4/I2CMaster.c ****     uint8 I2CMaster_subAddrSize;
  60:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
  61:.\Generated_Source\PSoC4/I2CMaster.c **** 
  62:.\Generated_Source\PSoC4/I2CMaster.c **** 
  63:.\Generated_Source\PSoC4/I2CMaster.c **** /***************************************
  64:.\Generated_Source\PSoC4/I2CMaster.c **** *     Common SCB Vars
  65:.\Generated_Source\PSoC4/I2CMaster.c **** ***************************************/
  66:.\Generated_Source\PSoC4/I2CMaster.c **** /**
  67:.\Generated_Source\PSoC4/I2CMaster.c **** * \addtogroup group_general
  68:.\Generated_Source\PSoC4/I2CMaster.c **** * \{
  69:.\Generated_Source\PSoC4/I2CMaster.c **** */
  70:.\Generated_Source\PSoC4/I2CMaster.c **** 
  71:.\Generated_Source\PSoC4/I2CMaster.c **** /** I2CMaster_initVar indicates whether the I2CMaster 
  72:.\Generated_Source\PSoC4/I2CMaster.c **** *  component has been initialized. The variable is initialized to 0 
  73:.\Generated_Source\PSoC4/I2CMaster.c **** *  and set to 1 the first time SCB_Start() is called. This allows 
  74:.\Generated_Source\PSoC4/I2CMaster.c **** *  the component to restart without reinitialization after the first 
  75:.\Generated_Source\PSoC4/I2CMaster.c **** *  call to the I2CMaster_Start() routine.
  76:.\Generated_Source\PSoC4/I2CMaster.c **** *
  77:.\Generated_Source\PSoC4/I2CMaster.c **** *  If re-initialization of the component is required, then the 
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 3


  78:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2CMaster_Init() function can be called before the 
  79:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2CMaster_Start() or I2CMaster_Enable() function.
  80:.\Generated_Source\PSoC4/I2CMaster.c **** */
  81:.\Generated_Source\PSoC4/I2CMaster.c **** uint8 I2CMaster_initVar = 0u;
  82:.\Generated_Source\PSoC4/I2CMaster.c **** 
  83:.\Generated_Source\PSoC4/I2CMaster.c **** 
  84:.\Generated_Source\PSoC4/I2CMaster.c **** #if (! (I2CMaster_SCB_MODE_I2C_CONST_CFG || \
  85:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SCB_MODE_EZI2C_CONST_CFG))
  86:.\Generated_Source\PSoC4/I2CMaster.c ****     /** This global variable stores TX interrupt sources after 
  87:.\Generated_Source\PSoC4/I2CMaster.c ****     * I2CMaster_Stop() is called. Only these TX interrupt sources 
  88:.\Generated_Source\PSoC4/I2CMaster.c ****     * will be restored on a subsequent I2CMaster_Enable() call.
  89:.\Generated_Source\PSoC4/I2CMaster.c ****     */
  90:.\Generated_Source\PSoC4/I2CMaster.c ****     uint16 I2CMaster_IntrTxMask = 0u;
  91:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (! (I2CMaster_SCB_MODE_I2C_CONST_CFG || \
  92:.\Generated_Source\PSoC4/I2CMaster.c ****               I2CMaster_SCB_MODE_EZI2C_CONST_CFG)) */
  93:.\Generated_Source\PSoC4/I2CMaster.c **** /** \} globals */
  94:.\Generated_Source\PSoC4/I2CMaster.c **** 
  95:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_IRQ_INTERNAL)
  96:.\Generated_Source\PSoC4/I2CMaster.c **** #if !defined (CY_REMOVE_I2CMaster_CUSTOM_INTR_HANDLER)
  97:.\Generated_Source\PSoC4/I2CMaster.c ****     void (*I2CMaster_customIntrHandler)(void) = NULL;
  98:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* !defined (CY_REMOVE_I2CMaster_CUSTOM_INTR_HANDLER) */
  99:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_IRQ_INTERNAL) */
 100:.\Generated_Source\PSoC4/I2CMaster.c **** 
 101:.\Generated_Source\PSoC4/I2CMaster.c **** 
 102:.\Generated_Source\PSoC4/I2CMaster.c **** /***************************************
 103:.\Generated_Source\PSoC4/I2CMaster.c **** *    Private Function Prototypes
 104:.\Generated_Source\PSoC4/I2CMaster.c **** ***************************************/
 105:.\Generated_Source\PSoC4/I2CMaster.c **** 
 106:.\Generated_Source\PSoC4/I2CMaster.c **** static void I2CMaster_ScbEnableIntr(void);
 107:.\Generated_Source\PSoC4/I2CMaster.c **** static void I2CMaster_ScbModeStop(void);
 108:.\Generated_Source\PSoC4/I2CMaster.c **** static void I2CMaster_ScbModePostEnable(void);
 109:.\Generated_Source\PSoC4/I2CMaster.c **** 
 110:.\Generated_Source\PSoC4/I2CMaster.c **** 
 111:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 112:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_Init
 113:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 114:.\Generated_Source\PSoC4/I2CMaster.c **** *
 115:.\Generated_Source\PSoC4/I2CMaster.c **** *  Initializes the I2CMaster component to operate in one of the selected
 116:.\Generated_Source\PSoC4/I2CMaster.c **** *  configurations: I2C, SPI, UART or EZI2C.
 117:.\Generated_Source\PSoC4/I2CMaster.c **** *  When the configuration is set to "Unconfigured SCB", this function does
 118:.\Generated_Source\PSoC4/I2CMaster.c **** *  not do any initialization. Use mode-specific initialization APIs instead:
 119:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2CMaster_I2CInit, I2CMaster_SpiInit, 
 120:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2CMaster_UartInit or I2CMaster_EzI2CInit.
 121:.\Generated_Source\PSoC4/I2CMaster.c **** *
 122:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 123:.\Generated_Source\PSoC4/I2CMaster.c **** void I2CMaster_Init(void)
 124:.\Generated_Source\PSoC4/I2CMaster.c **** {
  38              		.loc 1 124 0
  39              		.cfi_startproc
  40 0000 80B5     		push	{r7, lr}
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
 125:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
 126:.\Generated_Source\PSoC4/I2CMaster.c ****     if (I2CMaster_SCB_MODE_UNCONFIG_RUNTM_CFG)
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 4


 127:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 128:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_initVar = 0u;
 129:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 130:.\Generated_Source\PSoC4/I2CMaster.c ****     else
 131:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 132:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Initialization was done before this function call */
 133:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 134:.\Generated_Source\PSoC4/I2CMaster.c **** 
 135:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_I2C_CONST_CFG)
 136:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_I2CInit();
  46              		.loc 1 136 0
  47 0004 FFF7FEFF 		bl	I2CMaster_I2CInit
 137:.\Generated_Source\PSoC4/I2CMaster.c **** 
 138:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_SPI_CONST_CFG)
 139:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_SpiInit();
 140:.\Generated_Source\PSoC4/I2CMaster.c **** 
 141:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_UART_CONST_CFG)
 142:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_UartInit();
 143:.\Generated_Source\PSoC4/I2CMaster.c **** 
 144:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_EZI2C_CONST_CFG)
 145:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_EzI2CInit();
 146:.\Generated_Source\PSoC4/I2CMaster.c **** 
 147:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
 148:.\Generated_Source\PSoC4/I2CMaster.c **** }
  48              		.loc 1 148 0
  49 0008 BD46     		mov	sp, r7
  50              		@ sp needed
  51 000a 80BD     		pop	{r7, pc}
  52              		.cfi_endproc
  53              	.LFE0:
  54              		.size	I2CMaster_Init, .-I2CMaster_Init
  55              		.section	.text.I2CMaster_Enable,"ax",%progbits
  56              		.align	2
  57              		.global	I2CMaster_Enable
  58              		.code	16
  59              		.thumb_func
  60              		.type	I2CMaster_Enable, %function
  61              	I2CMaster_Enable:
  62              	.LFB1:
 149:.\Generated_Source\PSoC4/I2CMaster.c **** 
 150:.\Generated_Source\PSoC4/I2CMaster.c **** 
 151:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 152:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_Enable
 153:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 154:.\Generated_Source\PSoC4/I2CMaster.c **** *
 155:.\Generated_Source\PSoC4/I2CMaster.c **** *  Enables I2CMaster component operation: activates the hardware and 
 156:.\Generated_Source\PSoC4/I2CMaster.c **** *  internal interrupt. It also restores TX interrupt sources disabled after the 
 157:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2CMaster_Stop() function was called (note that level-triggered TX 
 158:.\Generated_Source\PSoC4/I2CMaster.c **** *  interrupt sources remain disabled to not cause code lock-up).
 159:.\Generated_Source\PSoC4/I2CMaster.c **** *  For I2C and EZI2C modes the interrupt is internal and mandatory for 
 160:.\Generated_Source\PSoC4/I2CMaster.c **** *  operation. For SPI and UART modes the interrupt can be configured as none, 
 161:.\Generated_Source\PSoC4/I2CMaster.c **** *  internal or external.
 162:.\Generated_Source\PSoC4/I2CMaster.c **** *  The I2CMaster configuration should be not changed when the component
 163:.\Generated_Source\PSoC4/I2CMaster.c **** *  is enabled. Any configuration changes should be made after disabling the 
 164:.\Generated_Source\PSoC4/I2CMaster.c **** *  component.
 165:.\Generated_Source\PSoC4/I2CMaster.c **** *  When configuration is set to “Unconfigured I2CMaster”, the component 
 166:.\Generated_Source\PSoC4/I2CMaster.c **** *  must first be initialized to operate in one of the following configurations: 
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 5


 167:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2C, SPI, UART or EZ I2C, using the mode-specific initialization API. 
 168:.\Generated_Source\PSoC4/I2CMaster.c **** *  Otherwise this function does not enable the component.
 169:.\Generated_Source\PSoC4/I2CMaster.c **** *
 170:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 171:.\Generated_Source\PSoC4/I2CMaster.c **** void I2CMaster_Enable(void)
 172:.\Generated_Source\PSoC4/I2CMaster.c **** {
  63              		.loc 1 172 0
  64              		.cfi_startproc
  65 0000 80B5     		push	{r7, lr}
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 7, -8
  68              		.cfi_offset 14, -4
  69 0002 00AF     		add	r7, sp, #0
  70              		.cfi_def_cfa_register 7
 173:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
 174:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Enable SCB block, only if it is already configured */
 175:.\Generated_Source\PSoC4/I2CMaster.c ****     if (!I2CMaster_SCB_MODE_UNCONFIG_RUNTM_CFG)
 176:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 177:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_CTRL_REG |= I2CMaster_CTRL_ENABLED;
 178:.\Generated_Source\PSoC4/I2CMaster.c **** 
 179:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_ScbEnableIntr();
 180:.\Generated_Source\PSoC4/I2CMaster.c **** 
 181:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Call PostEnable function specific to current operation mode */
 182:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_ScbModePostEnable();
 183:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 184:.\Generated_Source\PSoC4/I2CMaster.c **** #else
 185:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_CTRL_REG |= I2CMaster_CTRL_ENABLED;
  71              		.loc 1 185 0
  72 0004 064B     		ldr	r3, .L3
  73 0006 064A     		ldr	r2, .L3
  74 0008 1268     		ldr	r2, [r2]
  75 000a 8021     		mov	r1, #128
  76 000c 0906     		lsl	r1, r1, #24
  77 000e 0A43     		orr	r2, r1
  78 0010 1A60     		str	r2, [r3]
 186:.\Generated_Source\PSoC4/I2CMaster.c **** 
 187:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_ScbEnableIntr();
  79              		.loc 1 187 0
  80 0012 FFF7FEFF 		bl	I2CMaster_ScbEnableIntr
 188:.\Generated_Source\PSoC4/I2CMaster.c **** 
 189:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Call PostEnable function specific to current operation mode */
 190:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_ScbModePostEnable();
  81              		.loc 1 190 0
  82 0016 FFF7FEFF 		bl	I2CMaster_ScbModePostEnable
 191:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
 192:.\Generated_Source\PSoC4/I2CMaster.c **** }
  83              		.loc 1 192 0
  84 001a BD46     		mov	sp, r7
  85              		@ sp needed
  86 001c 80BD     		pop	{r7, pc}
  87              	.L4:
  88 001e C046     		.align	2
  89              	.L3:
  90 0020 00000740 		.word	1074200576
  91              		.cfi_endproc
  92              	.LFE1:
  93              		.size	I2CMaster_Enable, .-I2CMaster_Enable
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 6


  94              		.section	.text.I2CMaster_Start,"ax",%progbits
  95              		.align	2
  96              		.global	I2CMaster_Start
  97              		.code	16
  98              		.thumb_func
  99              		.type	I2CMaster_Start, %function
 100              	I2CMaster_Start:
 101              	.LFB2:
 193:.\Generated_Source\PSoC4/I2CMaster.c **** 
 194:.\Generated_Source\PSoC4/I2CMaster.c **** 
 195:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 196:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_Start
 197:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 198:.\Generated_Source\PSoC4/I2CMaster.c **** *
 199:.\Generated_Source\PSoC4/I2CMaster.c **** *  Invokes I2CMaster_Init() and I2CMaster_Enable().
 200:.\Generated_Source\PSoC4/I2CMaster.c **** *  After this function call, the component is enabled and ready for operation.
 201:.\Generated_Source\PSoC4/I2CMaster.c **** *  When configuration is set to "Unconfigured SCB", the component must first be
 202:.\Generated_Source\PSoC4/I2CMaster.c **** *  initialized to operate in one of the following configurations: I2C, SPI, UART
 203:.\Generated_Source\PSoC4/I2CMaster.c **** *  or EZI2C. Otherwise this function does not enable the component.
 204:.\Generated_Source\PSoC4/I2CMaster.c **** *
 205:.\Generated_Source\PSoC4/I2CMaster.c **** * \globalvars
 206:.\Generated_Source\PSoC4/I2CMaster.c **** *  I2CMaster_initVar - used to check initial configuration, modified
 207:.\Generated_Source\PSoC4/I2CMaster.c **** *  on first function call.
 208:.\Generated_Source\PSoC4/I2CMaster.c **** *
 209:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 210:.\Generated_Source\PSoC4/I2CMaster.c **** void I2CMaster_Start(void)
 211:.\Generated_Source\PSoC4/I2CMaster.c **** {
 102              		.loc 1 211 0
 103              		.cfi_startproc
 104 0000 80B5     		push	{r7, lr}
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 7, -8
 107              		.cfi_offset 14, -4
 108 0002 00AF     		add	r7, sp, #0
 109              		.cfi_def_cfa_register 7
 212:.\Generated_Source\PSoC4/I2CMaster.c ****     if (0u == I2CMaster_initVar)
 110              		.loc 1 212 0
 111 0004 064B     		ldr	r3, .L7
 112 0006 1B78     		ldrb	r3, [r3]
 113 0008 002B     		cmp	r3, #0
 114 000a 04D1     		bne	.L6
 213:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 214:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_Init();
 115              		.loc 1 214 0
 116 000c FFF7FEFF 		bl	I2CMaster_Init
 215:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_initVar = 1u; /* Component was initialized */
 117              		.loc 1 215 0
 118 0010 034B     		ldr	r3, .L7
 119 0012 0122     		mov	r2, #1
 120 0014 1A70     		strb	r2, [r3]
 121              	.L6:
 216:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 217:.\Generated_Source\PSoC4/I2CMaster.c **** 
 218:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_Enable();
 122              		.loc 1 218 0
 123 0016 FFF7FEFF 		bl	I2CMaster_Enable
 219:.\Generated_Source\PSoC4/I2CMaster.c **** }
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 7


 124              		.loc 1 219 0
 125 001a BD46     		mov	sp, r7
 126              		@ sp needed
 127 001c 80BD     		pop	{r7, pc}
 128              	.L8:
 129 001e C046     		.align	2
 130              	.L7:
 131 0020 00000000 		.word	I2CMaster_initVar
 132              		.cfi_endproc
 133              	.LFE2:
 134              		.size	I2CMaster_Start, .-I2CMaster_Start
 135              		.section	.text.I2CMaster_Stop,"ax",%progbits
 136              		.align	2
 137              		.global	I2CMaster_Stop
 138              		.code	16
 139              		.thumb_func
 140              		.type	I2CMaster_Stop, %function
 141              	I2CMaster_Stop:
 142              	.LFB3:
 220:.\Generated_Source\PSoC4/I2CMaster.c **** 
 221:.\Generated_Source\PSoC4/I2CMaster.c **** 
 222:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 223:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_Stop
 224:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 225:.\Generated_Source\PSoC4/I2CMaster.c **** *
 226:.\Generated_Source\PSoC4/I2CMaster.c **** *  Disables the I2CMaster component: disable the hardware and internal 
 227:.\Generated_Source\PSoC4/I2CMaster.c **** *  interrupt. It also disables all TX interrupt sources so as not to cause an 
 228:.\Generated_Source\PSoC4/I2CMaster.c **** *  unexpected interrupt trigger because after the component is enabled, the 
 229:.\Generated_Source\PSoC4/I2CMaster.c **** *  TX FIFO is empty.
 230:.\Generated_Source\PSoC4/I2CMaster.c **** *  Refer to the function I2CMaster_Enable() for the interrupt 
 231:.\Generated_Source\PSoC4/I2CMaster.c **** *  configuration details.
 232:.\Generated_Source\PSoC4/I2CMaster.c **** *  This function disables the SCB component without checking to see if 
 233:.\Generated_Source\PSoC4/I2CMaster.c **** *  communication is in progress. Before calling this function it may be 
 234:.\Generated_Source\PSoC4/I2CMaster.c **** *  necessary to check the status of communication to make sure communication 
 235:.\Generated_Source\PSoC4/I2CMaster.c **** *  is complete. If this is not done then communication could be stopped mid 
 236:.\Generated_Source\PSoC4/I2CMaster.c **** *  byte and corrupted data could result.
 237:.\Generated_Source\PSoC4/I2CMaster.c **** *
 238:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 239:.\Generated_Source\PSoC4/I2CMaster.c **** void I2CMaster_Stop(void)
 240:.\Generated_Source\PSoC4/I2CMaster.c **** {
 143              		.loc 1 240 0
 144              		.cfi_startproc
 145 0000 80B5     		push	{r7, lr}
 146              		.cfi_def_cfa_offset 8
 147              		.cfi_offset 7, -8
 148              		.cfi_offset 14, -4
 149 0002 00AF     		add	r7, sp, #0
 150              		.cfi_def_cfa_register 7
 241:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_IRQ_INTERNAL)
 242:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_DisableInt();
 151              		.loc 1 242 0
 152 0004 0B20     		mov	r0, #11
 153 0006 FFF7FEFF 		bl	CyIntDisable
 243:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_IRQ_INTERNAL) */
 244:.\Generated_Source\PSoC4/I2CMaster.c **** 
 245:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Call Stop function specific to current operation mode */
 246:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_ScbModeStop();
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 8


 154              		.loc 1 246 0
 155 000a FFF7FEFF 		bl	I2CMaster_ScbModeStop
 247:.\Generated_Source\PSoC4/I2CMaster.c **** 
 248:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Disable SCB IP */
 249:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_CTRL_REG &= (uint32) ~I2CMaster_CTRL_ENABLED;
 156              		.loc 1 249 0
 157 000e 074B     		ldr	r3, .L10
 158 0010 064A     		ldr	r2, .L10
 159 0012 1268     		ldr	r2, [r2]
 160 0014 5200     		lsl	r2, r2, #1
 161 0016 5208     		lsr	r2, r2, #1
 162 0018 1A60     		str	r2, [r3]
 250:.\Generated_Source\PSoC4/I2CMaster.c **** 
 251:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Disable all TX interrupt sources so as not to cause an unexpected
 252:.\Generated_Source\PSoC4/I2CMaster.c ****     * interrupt trigger after the component will be enabled because the 
 253:.\Generated_Source\PSoC4/I2CMaster.c ****     * TX FIFO is empty.
 254:.\Generated_Source\PSoC4/I2CMaster.c ****     * For SCB IP v0, it is critical as it does not mask-out interrupt
 255:.\Generated_Source\PSoC4/I2CMaster.c ****     * sources when it is disabled. This can cause a code lock-up in the
 256:.\Generated_Source\PSoC4/I2CMaster.c ****     * interrupt handler because TX FIFO cannot be loaded after the block
 257:.\Generated_Source\PSoC4/I2CMaster.c ****     * is disabled.
 258:.\Generated_Source\PSoC4/I2CMaster.c ****     */
 259:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_SetTxInterruptMode(I2CMaster_NO_INTR_SOURCES);
 163              		.loc 1 259 0
 164 001a 054B     		ldr	r3, .L10+4
 165 001c 0022     		mov	r2, #0
 166 001e 1A60     		str	r2, [r3]
 260:.\Generated_Source\PSoC4/I2CMaster.c **** 
 261:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_IRQ_INTERNAL)
 262:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_ClearPendingInt();
 167              		.loc 1 262 0
 168 0020 0B20     		mov	r0, #11
 169 0022 FFF7FEFF 		bl	CyIntClearPending
 263:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_IRQ_INTERNAL) */
 264:.\Generated_Source\PSoC4/I2CMaster.c **** }
 170              		.loc 1 264 0
 171 0026 BD46     		mov	sp, r7
 172              		@ sp needed
 173 0028 80BD     		pop	{r7, pc}
 174              	.L11:
 175 002a C046     		.align	2
 176              	.L10:
 177 002c 00000740 		.word	1074200576
 178 0030 880F0740 		.word	1074204552
 179              		.cfi_endproc
 180              	.LFE3:
 181              		.size	I2CMaster_Stop, .-I2CMaster_Stop
 182              		.section	.text.I2CMaster_SetRxFifoLevel,"ax",%progbits
 183              		.align	2
 184              		.global	I2CMaster_SetRxFifoLevel
 185              		.code	16
 186              		.thumb_func
 187              		.type	I2CMaster_SetRxFifoLevel, %function
 188              	I2CMaster_SetRxFifoLevel:
 189              	.LFB4:
 265:.\Generated_Source\PSoC4/I2CMaster.c **** 
 266:.\Generated_Source\PSoC4/I2CMaster.c **** 
 267:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 9


 268:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_SetRxFifoLevel
 269:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 270:.\Generated_Source\PSoC4/I2CMaster.c **** *
 271:.\Generated_Source\PSoC4/I2CMaster.c **** *  Sets level in the RX FIFO to generate a RX level interrupt.
 272:.\Generated_Source\PSoC4/I2CMaster.c **** *  When the RX FIFO has more entries than the RX FIFO level an RX level
 273:.\Generated_Source\PSoC4/I2CMaster.c **** *  interrupt request is generated.
 274:.\Generated_Source\PSoC4/I2CMaster.c **** *
 275:.\Generated_Source\PSoC4/I2CMaster.c **** *  \param level: Level in the RX FIFO to generate RX level interrupt.
 276:.\Generated_Source\PSoC4/I2CMaster.c **** *   The range of valid level values is between 0 and RX FIFO depth - 1.
 277:.\Generated_Source\PSoC4/I2CMaster.c **** *
 278:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 279:.\Generated_Source\PSoC4/I2CMaster.c **** void I2CMaster_SetRxFifoLevel(uint32 level)
 280:.\Generated_Source\PSoC4/I2CMaster.c **** {
 190              		.loc 1 280 0
 191              		.cfi_startproc
 192 0000 80B5     		push	{r7, lr}
 193              		.cfi_def_cfa_offset 8
 194              		.cfi_offset 7, -8
 195              		.cfi_offset 14, -4
 196 0002 84B0     		sub	sp, sp, #16
 197              		.cfi_def_cfa_offset 24
 198 0004 00AF     		add	r7, sp, #0
 199              		.cfi_def_cfa_register 7
 200 0006 7860     		str	r0, [r7, #4]
 281:.\Generated_Source\PSoC4/I2CMaster.c ****     uint32 rxFifoCtrl;
 282:.\Generated_Source\PSoC4/I2CMaster.c **** 
 283:.\Generated_Source\PSoC4/I2CMaster.c ****     rxFifoCtrl = I2CMaster_RX_FIFO_CTRL_REG;
 201              		.loc 1 283 0
 202 0008 094B     		ldr	r3, .L13
 203 000a 1B68     		ldr	r3, [r3]
 204 000c FB60     		str	r3, [r7, #12]
 284:.\Generated_Source\PSoC4/I2CMaster.c **** 
 285:.\Generated_Source\PSoC4/I2CMaster.c ****     rxFifoCtrl &= ((uint32) ~I2CMaster_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits *
 205              		.loc 1 285 0
 206 000e FB68     		ldr	r3, [r7, #12]
 207 0010 0722     		mov	r2, #7
 208 0012 9343     		bic	r3, r2
 209 0014 FB60     		str	r3, [r7, #12]
 286:.\Generated_Source\PSoC4/I2CMaster.c ****     rxFifoCtrl |= ((uint32) (I2CMaster_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 210              		.loc 1 286 0
 211 0016 7B68     		ldr	r3, [r7, #4]
 212 0018 0722     		mov	r2, #7
 213 001a 1340     		and	r3, r2
 214 001c FA68     		ldr	r2, [r7, #12]
 215 001e 1343     		orr	r3, r2
 216 0020 FB60     		str	r3, [r7, #12]
 287:.\Generated_Source\PSoC4/I2CMaster.c **** 
 288:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_RX_FIFO_CTRL_REG = rxFifoCtrl;
 217              		.loc 1 288 0
 218 0022 034B     		ldr	r3, .L13
 219 0024 FA68     		ldr	r2, [r7, #12]
 220 0026 1A60     		str	r2, [r3]
 289:.\Generated_Source\PSoC4/I2CMaster.c **** }
 221              		.loc 1 289 0
 222 0028 BD46     		mov	sp, r7
 223 002a 04B0     		add	sp, sp, #16
 224              		@ sp needed
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 10


 225 002c 80BD     		pop	{r7, pc}
 226              	.L14:
 227 002e C046     		.align	2
 228              	.L13:
 229 0030 04030740 		.word	1074201348
 230              		.cfi_endproc
 231              	.LFE4:
 232              		.size	I2CMaster_SetRxFifoLevel, .-I2CMaster_SetRxFifoLevel
 233              		.section	.text.I2CMaster_SetTxFifoLevel,"ax",%progbits
 234              		.align	2
 235              		.global	I2CMaster_SetTxFifoLevel
 236              		.code	16
 237              		.thumb_func
 238              		.type	I2CMaster_SetTxFifoLevel, %function
 239              	I2CMaster_SetTxFifoLevel:
 240              	.LFB5:
 290:.\Generated_Source\PSoC4/I2CMaster.c **** 
 291:.\Generated_Source\PSoC4/I2CMaster.c **** 
 292:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 293:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_SetTxFifoLevel
 294:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 295:.\Generated_Source\PSoC4/I2CMaster.c **** *
 296:.\Generated_Source\PSoC4/I2CMaster.c **** *  Sets level in the TX FIFO to generate a TX level interrupt.
 297:.\Generated_Source\PSoC4/I2CMaster.c **** *  When the TX FIFO has less entries than the TX FIFO level an TX level
 298:.\Generated_Source\PSoC4/I2CMaster.c **** *  interrupt request is generated.
 299:.\Generated_Source\PSoC4/I2CMaster.c **** *
 300:.\Generated_Source\PSoC4/I2CMaster.c **** *  \param level: Level in the TX FIFO to generate TX level interrupt.
 301:.\Generated_Source\PSoC4/I2CMaster.c **** *   The range of valid level values is between 0 and TX FIFO depth - 1.
 302:.\Generated_Source\PSoC4/I2CMaster.c **** *
 303:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 304:.\Generated_Source\PSoC4/I2CMaster.c **** void I2CMaster_SetTxFifoLevel(uint32 level)
 305:.\Generated_Source\PSoC4/I2CMaster.c **** {
 241              		.loc 1 305 0
 242              		.cfi_startproc
 243 0000 80B5     		push	{r7, lr}
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 7, -8
 246              		.cfi_offset 14, -4
 247 0002 84B0     		sub	sp, sp, #16
 248              		.cfi_def_cfa_offset 24
 249 0004 00AF     		add	r7, sp, #0
 250              		.cfi_def_cfa_register 7
 251 0006 7860     		str	r0, [r7, #4]
 306:.\Generated_Source\PSoC4/I2CMaster.c ****     uint32 txFifoCtrl;
 307:.\Generated_Source\PSoC4/I2CMaster.c **** 
 308:.\Generated_Source\PSoC4/I2CMaster.c ****     txFifoCtrl = I2CMaster_TX_FIFO_CTRL_REG;
 252              		.loc 1 308 0
 253 0008 094B     		ldr	r3, .L16
 254 000a 1B68     		ldr	r3, [r3]
 255 000c FB60     		str	r3, [r7, #12]
 309:.\Generated_Source\PSoC4/I2CMaster.c **** 
 310:.\Generated_Source\PSoC4/I2CMaster.c ****     txFifoCtrl &= ((uint32) ~I2CMaster_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits *
 256              		.loc 1 310 0
 257 000e FB68     		ldr	r3, [r7, #12]
 258 0010 0722     		mov	r2, #7
 259 0012 9343     		bic	r3, r2
 260 0014 FB60     		str	r3, [r7, #12]
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 11


 311:.\Generated_Source\PSoC4/I2CMaster.c ****     txFifoCtrl |= ((uint32) (I2CMaster_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 261              		.loc 1 311 0
 262 0016 7B68     		ldr	r3, [r7, #4]
 263 0018 0722     		mov	r2, #7
 264 001a 1340     		and	r3, r2
 265 001c FA68     		ldr	r2, [r7, #12]
 266 001e 1343     		orr	r3, r2
 267 0020 FB60     		str	r3, [r7, #12]
 312:.\Generated_Source\PSoC4/I2CMaster.c **** 
 313:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_TX_FIFO_CTRL_REG = txFifoCtrl;
 268              		.loc 1 313 0
 269 0022 034B     		ldr	r3, .L16
 270 0024 FA68     		ldr	r2, [r7, #12]
 271 0026 1A60     		str	r2, [r3]
 314:.\Generated_Source\PSoC4/I2CMaster.c **** }
 272              		.loc 1 314 0
 273 0028 BD46     		mov	sp, r7
 274 002a 04B0     		add	sp, sp, #16
 275              		@ sp needed
 276 002c 80BD     		pop	{r7, pc}
 277              	.L17:
 278 002e C046     		.align	2
 279              	.L16:
 280 0030 04020740 		.word	1074201092
 281              		.cfi_endproc
 282              	.LFE5:
 283              		.size	I2CMaster_SetTxFifoLevel, .-I2CMaster_SetTxFifoLevel
 284              		.section	.text.I2CMaster_SetCustomInterruptHandler,"ax",%progbits
 285              		.align	2
 286              		.global	I2CMaster_SetCustomInterruptHandler
 287              		.code	16
 288              		.thumb_func
 289              		.type	I2CMaster_SetCustomInterruptHandler, %function
 290              	I2CMaster_SetCustomInterruptHandler:
 291              	.LFB6:
 315:.\Generated_Source\PSoC4/I2CMaster.c **** 
 316:.\Generated_Source\PSoC4/I2CMaster.c **** 
 317:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_IRQ_INTERNAL)
 318:.\Generated_Source\PSoC4/I2CMaster.c ****     /*******************************************************************************
 319:.\Generated_Source\PSoC4/I2CMaster.c ****     * Function Name: I2CMaster_SetCustomInterruptHandler
 320:.\Generated_Source\PSoC4/I2CMaster.c ****     ****************************************************************************//**
 321:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 322:.\Generated_Source\PSoC4/I2CMaster.c ****     *  Registers a function to be called by the internal interrupt handler.
 323:.\Generated_Source\PSoC4/I2CMaster.c ****     *  First the function that is registered is called, then the internal interrupt
 324:.\Generated_Source\PSoC4/I2CMaster.c ****     *  handler performs any operation such as software buffer management functions
 325:.\Generated_Source\PSoC4/I2CMaster.c ****     *  before the interrupt returns.  It is the user's responsibility not to break
 326:.\Generated_Source\PSoC4/I2CMaster.c ****     *  the software buffer operations. Only one custom handler is supported, which
 327:.\Generated_Source\PSoC4/I2CMaster.c ****     *  is the function provided by the most recent call.
 328:.\Generated_Source\PSoC4/I2CMaster.c ****     *  At the initialization time no custom handler is registered.
 329:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 330:.\Generated_Source\PSoC4/I2CMaster.c ****     *  \param func: Pointer to the function to register.
 331:.\Generated_Source\PSoC4/I2CMaster.c ****     *        The value NULL indicates to remove the current custom interrupt
 332:.\Generated_Source\PSoC4/I2CMaster.c ****     *        handler.
 333:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 334:.\Generated_Source\PSoC4/I2CMaster.c ****     *******************************************************************************/
 335:.\Generated_Source\PSoC4/I2CMaster.c ****     void I2CMaster_SetCustomInterruptHandler(void (*func)(void))
 336:.\Generated_Source\PSoC4/I2CMaster.c ****     {
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 12


 292              		.loc 1 336 0
 293              		.cfi_startproc
 294 0000 80B5     		push	{r7, lr}
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 7, -8
 297              		.cfi_offset 14, -4
 298 0002 82B0     		sub	sp, sp, #8
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              		.cfi_def_cfa_register 7
 302 0006 7860     		str	r0, [r7, #4]
 337:.\Generated_Source\PSoC4/I2CMaster.c ****     #if !defined (CY_REMOVE_I2CMaster_CUSTOM_INTR_HANDLER)
 338:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_customIntrHandler = func; /* Register interrupt handler */
 303              		.loc 1 338 0
 304 0008 024B     		ldr	r3, .L19
 305 000a 7A68     		ldr	r2, [r7, #4]
 306 000c 1A60     		str	r2, [r3]
 339:.\Generated_Source\PSoC4/I2CMaster.c ****     #else
 340:.\Generated_Source\PSoC4/I2CMaster.c ****         if (NULL != func)
 341:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 342:.\Generated_Source\PSoC4/I2CMaster.c ****             /* Suppress compiler warning */
 343:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 344:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* !defined (CY_REMOVE_I2CMaster_CUSTOM_INTR_HANDLER) */
 345:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 307              		.loc 1 345 0
 308 000e BD46     		mov	sp, r7
 309 0010 02B0     		add	sp, sp, #8
 310              		@ sp needed
 311 0012 80BD     		pop	{r7, pc}
 312              	.L20:
 313              		.align	2
 314              	.L19:
 315 0014 00000000 		.word	I2CMaster_customIntrHandler
 316              		.cfi_endproc
 317              	.LFE6:
 318              		.size	I2CMaster_SetCustomInterruptHandler, .-I2CMaster_SetCustomInterruptHandler
 319              		.section	.text.I2CMaster_ScbEnableIntr,"ax",%progbits
 320              		.align	2
 321              		.code	16
 322              		.thumb_func
 323              		.type	I2CMaster_ScbEnableIntr, %function
 324              	I2CMaster_ScbEnableIntr:
 325              	.LFB7:
 346:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_IRQ_INTERNAL) */
 347:.\Generated_Source\PSoC4/I2CMaster.c **** 
 348:.\Generated_Source\PSoC4/I2CMaster.c **** 
 349:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 350:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_ScbModeEnableIntr
 351:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 352:.\Generated_Source\PSoC4/I2CMaster.c **** *
 353:.\Generated_Source\PSoC4/I2CMaster.c **** *  Enables an interrupt for a specific mode.
 354:.\Generated_Source\PSoC4/I2CMaster.c **** *
 355:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 356:.\Generated_Source\PSoC4/I2CMaster.c **** static void I2CMaster_ScbEnableIntr(void)
 357:.\Generated_Source\PSoC4/I2CMaster.c **** {
 326              		.loc 1 357 0
 327              		.cfi_startproc
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 13


 328 0000 80B5     		push	{r7, lr}
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 7, -8
 331              		.cfi_offset 14, -4
 332 0002 00AF     		add	r7, sp, #0
 333              		.cfi_def_cfa_register 7
 358:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_IRQ_INTERNAL)
 359:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Enable interrupt in NVIC */
 360:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
 361:.\Generated_Source\PSoC4/I2CMaster.c ****         if (0u != I2CMaster_scbEnableIntr)
 362:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 363:.\Generated_Source\PSoC4/I2CMaster.c ****             I2CMaster_EnableInt();
 364:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 365:.\Generated_Source\PSoC4/I2CMaster.c **** 
 366:.\Generated_Source\PSoC4/I2CMaster.c ****     #else
 367:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_EnableInt();
 334              		.loc 1 367 0
 335 0004 0B20     		mov	r0, #11
 336 0006 FFF7FEFF 		bl	CyIntEnable
 368:.\Generated_Source\PSoC4/I2CMaster.c **** 
 369:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
 370:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_IRQ_INTERNAL) */
 371:.\Generated_Source\PSoC4/I2CMaster.c **** }
 337              		.loc 1 371 0
 338 000a BD46     		mov	sp, r7
 339              		@ sp needed
 340 000c 80BD     		pop	{r7, pc}
 341              		.cfi_endproc
 342              	.LFE7:
 343              		.size	I2CMaster_ScbEnableIntr, .-I2CMaster_ScbEnableIntr
 344              		.section	.text.I2CMaster_ScbModePostEnable,"ax",%progbits
 345              		.align	2
 346              		.code	16
 347              		.thumb_func
 348              		.type	I2CMaster_ScbModePostEnable, %function
 349              	I2CMaster_ScbModePostEnable:
 350              	.LFB8:
 372:.\Generated_Source\PSoC4/I2CMaster.c **** 
 373:.\Generated_Source\PSoC4/I2CMaster.c **** 
 374:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 375:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_ScbModePostEnable
 376:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 377:.\Generated_Source\PSoC4/I2CMaster.c **** *
 378:.\Generated_Source\PSoC4/I2CMaster.c **** *  Calls the PostEnable function for a specific operation mode.
 379:.\Generated_Source\PSoC4/I2CMaster.c **** *
 380:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 381:.\Generated_Source\PSoC4/I2CMaster.c **** static void I2CMaster_ScbModePostEnable(void)
 382:.\Generated_Source\PSoC4/I2CMaster.c **** {
 351              		.loc 1 382 0
 352              		.cfi_startproc
 353 0000 80B5     		push	{r7, lr}
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 7, -8
 356              		.cfi_offset 14, -4
 357 0002 00AF     		add	r7, sp, #0
 358              		.cfi_def_cfa_register 7
 383:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 14


 384:.\Generated_Source\PSoC4/I2CMaster.c **** #if (!I2CMaster_CY_SCBIP_V1)
 385:.\Generated_Source\PSoC4/I2CMaster.c ****     if (I2CMaster_SCB_MODE_SPI_RUNTM_CFG)
 386:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 387:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SpiPostEnable();
 388:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 389:.\Generated_Source\PSoC4/I2CMaster.c ****     else if (I2CMaster_SCB_MODE_UART_RUNTM_CFG)
 390:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 391:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_UartPostEnable();
 392:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 393:.\Generated_Source\PSoC4/I2CMaster.c ****     else
 394:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 395:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Unknown mode: do nothing */
 396:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 397:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (!I2CMaster_CY_SCBIP_V1) */
 398:.\Generated_Source\PSoC4/I2CMaster.c **** 
 399:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_SPI_CONST_CFG)
 400:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_SpiPostEnable();
 401:.\Generated_Source\PSoC4/I2CMaster.c **** 
 402:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_UART_CONST_CFG)
 403:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_UartPostEnable();
 404:.\Generated_Source\PSoC4/I2CMaster.c **** 
 405:.\Generated_Source\PSoC4/I2CMaster.c **** #else
 406:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Unknown mode: do nothing */
 407:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
 408:.\Generated_Source\PSoC4/I2CMaster.c **** }
 359              		.loc 1 408 0
 360 0004 BD46     		mov	sp, r7
 361              		@ sp needed
 362 0006 80BD     		pop	{r7, pc}
 363              		.cfi_endproc
 364              	.LFE8:
 365              		.size	I2CMaster_ScbModePostEnable, .-I2CMaster_ScbModePostEnable
 366              		.section	.text.I2CMaster_ScbModeStop,"ax",%progbits
 367              		.align	2
 368              		.code	16
 369              		.thumb_func
 370              		.type	I2CMaster_ScbModeStop, %function
 371              	I2CMaster_ScbModeStop:
 372              	.LFB9:
 409:.\Generated_Source\PSoC4/I2CMaster.c **** 
 410:.\Generated_Source\PSoC4/I2CMaster.c **** 
 411:.\Generated_Source\PSoC4/I2CMaster.c **** /*******************************************************************************
 412:.\Generated_Source\PSoC4/I2CMaster.c **** * Function Name: I2CMaster_ScbModeStop
 413:.\Generated_Source\PSoC4/I2CMaster.c **** ****************************************************************************//**
 414:.\Generated_Source\PSoC4/I2CMaster.c **** *
 415:.\Generated_Source\PSoC4/I2CMaster.c **** *  Calls the Stop function for a specific operation mode.
 416:.\Generated_Source\PSoC4/I2CMaster.c **** *
 417:.\Generated_Source\PSoC4/I2CMaster.c **** *******************************************************************************/
 418:.\Generated_Source\PSoC4/I2CMaster.c **** static void I2CMaster_ScbModeStop(void)
 419:.\Generated_Source\PSoC4/I2CMaster.c **** {
 373              		.loc 1 419 0
 374              		.cfi_startproc
 375 0000 80B5     		push	{r7, lr}
 376              		.cfi_def_cfa_offset 8
 377              		.cfi_offset 7, -8
 378              		.cfi_offset 14, -4
 379 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 15


 380              		.cfi_def_cfa_register 7
 420:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
 421:.\Generated_Source\PSoC4/I2CMaster.c ****     if (I2CMaster_SCB_MODE_I2C_RUNTM_CFG)
 422:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 423:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_I2CStop();
 424:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 425:.\Generated_Source\PSoC4/I2CMaster.c ****     else if (I2CMaster_SCB_MODE_EZI2C_RUNTM_CFG)
 426:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 427:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_EzI2CStop();
 428:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 429:.\Generated_Source\PSoC4/I2CMaster.c **** #if (!I2CMaster_CY_SCBIP_V1)
 430:.\Generated_Source\PSoC4/I2CMaster.c ****     else if (I2CMaster_SCB_MODE_SPI_RUNTM_CFG)
 431:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 432:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SpiStop();
 433:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 434:.\Generated_Source\PSoC4/I2CMaster.c ****     else if (I2CMaster_SCB_MODE_UART_RUNTM_CFG)
 435:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 436:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_UartStop();
 437:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 438:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (!I2CMaster_CY_SCBIP_V1) */
 439:.\Generated_Source\PSoC4/I2CMaster.c ****     else
 440:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 441:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Unknown mode: do nothing */
 442:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 443:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_I2C_CONST_CFG)
 444:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_I2CStop();
 381              		.loc 1 444 0
 382 0004 FFF7FEFF 		bl	I2CMaster_I2CStop
 445:.\Generated_Source\PSoC4/I2CMaster.c **** 
 446:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_EZI2C_CONST_CFG)
 447:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_EzI2CStop();
 448:.\Generated_Source\PSoC4/I2CMaster.c **** 
 449:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_SPI_CONST_CFG)
 450:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_SpiStop();
 451:.\Generated_Source\PSoC4/I2CMaster.c **** 
 452:.\Generated_Source\PSoC4/I2CMaster.c **** #elif (I2CMaster_SCB_MODE_UART_CONST_CFG)
 453:.\Generated_Source\PSoC4/I2CMaster.c ****     I2CMaster_UartStop();
 454:.\Generated_Source\PSoC4/I2CMaster.c **** 
 455:.\Generated_Source\PSoC4/I2CMaster.c **** #else
 456:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Unknown mode: do nothing */
 457:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
 458:.\Generated_Source\PSoC4/I2CMaster.c **** }
 383              		.loc 1 458 0
 384 0008 BD46     		mov	sp, r7
 385              		@ sp needed
 386 000a 80BD     		pop	{r7, pc}
 387              		.cfi_endproc
 388              	.LFE9:
 389              		.size	I2CMaster_ScbModeStop, .-I2CMaster_ScbModeStop
 390              		.section	.text.I2CMaster_I2CSlaveNackGeneration,"ax",%progbits
 391              		.align	2
 392              		.global	I2CMaster_I2CSlaveNackGeneration
 393              		.code	16
 394              		.thumb_func
 395              		.type	I2CMaster_I2CSlaveNackGeneration, %function
 396              	I2CMaster_I2CSlaveNackGeneration:
 397              	.LFB10:
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 16


 459:.\Generated_Source\PSoC4/I2CMaster.c **** 
 460:.\Generated_Source\PSoC4/I2CMaster.c **** 
 461:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG)
 462:.\Generated_Source\PSoC4/I2CMaster.c ****     /*******************************************************************************
 463:.\Generated_Source\PSoC4/I2CMaster.c ****     * Function Name: I2CMaster_SetPins
 464:.\Generated_Source\PSoC4/I2CMaster.c ****     ****************************************************************************//**
 465:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 466:.\Generated_Source\PSoC4/I2CMaster.c ****     *  Sets the pins settings accordingly to the selected operation mode.
 467:.\Generated_Source\PSoC4/I2CMaster.c ****     *  Only available in the Unconfigured operation mode. The mode specific
 468:.\Generated_Source\PSoC4/I2CMaster.c ****     *  initialization function calls it.
 469:.\Generated_Source\PSoC4/I2CMaster.c ****     *  Pins configuration is set by PSoC Creator when a specific mode of operation
 470:.\Generated_Source\PSoC4/I2CMaster.c ****     *  is selected in design time.
 471:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 472:.\Generated_Source\PSoC4/I2CMaster.c ****     *  \param mode:      Mode of SCB operation.
 473:.\Generated_Source\PSoC4/I2CMaster.c ****     *  \param subMode:   Sub-mode of SCB operation. It is only required for SPI and UART
 474:.\Generated_Source\PSoC4/I2CMaster.c ****     *             modes.
 475:.\Generated_Source\PSoC4/I2CMaster.c ****     *  \param uartEnableMask: enables TX or RX direction and RTS and CTS signals.
 476:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 477:.\Generated_Source\PSoC4/I2CMaster.c ****     *******************************************************************************/
 478:.\Generated_Source\PSoC4/I2CMaster.c ****     void I2CMaster_SetPins(uint32 mode, uint32 subMode, uint32 uartEnableMask)
 479:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 480:.\Generated_Source\PSoC4/I2CMaster.c ****         uint32 pinsDm[I2CMaster_SCB_PINS_NUMBER];
 481:.\Generated_Source\PSoC4/I2CMaster.c ****         uint32 i;
 482:.\Generated_Source\PSoC4/I2CMaster.c ****         
 483:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (!I2CMaster_CY_SCBIP_V1)
 484:.\Generated_Source\PSoC4/I2CMaster.c ****         uint32 pinsInBuf = 0u;
 485:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (!I2CMaster_CY_SCBIP_V1) */
 486:.\Generated_Source\PSoC4/I2CMaster.c ****         
 487:.\Generated_Source\PSoC4/I2CMaster.c ****         uint32 hsiomSel[I2CMaster_SCB_PINS_NUMBER] = 
 488:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 489:.\Generated_Source\PSoC4/I2CMaster.c ****             I2CMaster_RX_SCL_MOSI_HSIOM_SEL_GPIO,
 490:.\Generated_Source\PSoC4/I2CMaster.c ****             I2CMaster_TX_SDA_MISO_HSIOM_SEL_GPIO,
 491:.\Generated_Source\PSoC4/I2CMaster.c ****             0u,
 492:.\Generated_Source\PSoC4/I2CMaster.c ****             0u,
 493:.\Generated_Source\PSoC4/I2CMaster.c ****             0u,
 494:.\Generated_Source\PSoC4/I2CMaster.c ****             0u,
 495:.\Generated_Source\PSoC4/I2CMaster.c ****             0u,
 496:.\Generated_Source\PSoC4/I2CMaster.c ****         };
 497:.\Generated_Source\PSoC4/I2CMaster.c **** 
 498:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_CY_SCBIP_V1)
 499:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Supress compiler warning. */
 500:.\Generated_Source\PSoC4/I2CMaster.c ****         if ((0u == subMode) || (0u == uartEnableMask))
 501:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 502:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 503:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_CY_SCBIP_V1) */
 504:.\Generated_Source\PSoC4/I2CMaster.c **** 
 505:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Set default HSIOM to GPIO and Drive Mode to Analog Hi-Z */
 506:.\Generated_Source\PSoC4/I2CMaster.c ****         for (i = 0u; i < I2CMaster_SCB_PINS_NUMBER; i++)
 507:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 508:.\Generated_Source\PSoC4/I2CMaster.c ****             pinsDm[i] = I2CMaster_PIN_DM_ALG_HIZ;
 509:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 510:.\Generated_Source\PSoC4/I2CMaster.c **** 
 511:.\Generated_Source\PSoC4/I2CMaster.c ****         if ((I2CMaster_SCB_MODE_I2C   == mode) ||
 512:.\Generated_Source\PSoC4/I2CMaster.c ****             (I2CMaster_SCB_MODE_EZI2C == mode))
 513:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 514:.\Generated_Source\PSoC4/I2CMaster.c ****         #if (I2CMaster_RX_SCL_MOSI_PIN)
 515:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_RX_SCL_MOSI_HSIOM_SEL_I2C;
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 17


 516:.\Generated_Source\PSoC4/I2CMaster.c ****             pinsDm  [I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_PIN_DM_OD_LO;
 517:.\Generated_Source\PSoC4/I2CMaster.c ****         #elif (I2CMaster_RX_WAKE_SCL_MOSI_PIN)
 518:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_RX_WAKE_SCL_MOSI_PIN_INDEX] = I2CMaster_RX_WAKE_SCL_MOSI_HSIOM_SEL_I
 519:.\Generated_Source\PSoC4/I2CMaster.c ****             pinsDm  [I2CMaster_RX_WAKE_SCL_MOSI_PIN_INDEX] = I2CMaster_PIN_DM_OD_LO;
 520:.\Generated_Source\PSoC4/I2CMaster.c ****         #else
 521:.\Generated_Source\PSoC4/I2CMaster.c ****         #endif /* (I2CMaster_RX_SCL_MOSI_PIN) */
 522:.\Generated_Source\PSoC4/I2CMaster.c ****         
 523:.\Generated_Source\PSoC4/I2CMaster.c ****         #if (I2CMaster_TX_SDA_MISO_PIN)
 524:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_TX_SDA_MISO_HSIOM_SEL_I2C;
 525:.\Generated_Source\PSoC4/I2CMaster.c ****             pinsDm  [I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_PIN_DM_OD_LO;
 526:.\Generated_Source\PSoC4/I2CMaster.c ****         #endif /* (I2CMaster_TX_SDA_MISO_PIN) */
 527:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 528:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (!I2CMaster_CY_SCBIP_V1)
 529:.\Generated_Source\PSoC4/I2CMaster.c ****         else if (I2CMaster_SCB_MODE_SPI == mode)
 530:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 531:.\Generated_Source\PSoC4/I2CMaster.c ****         #if (I2CMaster_RX_SCL_MOSI_PIN)
 532:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_RX_SCL_MOSI_HSIOM_SEL_SPI;
 533:.\Generated_Source\PSoC4/I2CMaster.c ****         #elif (I2CMaster_RX_WAKE_SCL_MOSI_PIN)
 534:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_RX_WAKE_SCL_MOSI_PIN_INDEX] = I2CMaster_RX_WAKE_SCL_MOSI_HSIOM_SEL_S
 535:.\Generated_Source\PSoC4/I2CMaster.c ****         #else
 536:.\Generated_Source\PSoC4/I2CMaster.c ****         #endif /* (I2CMaster_RX_SCL_MOSI_PIN) */
 537:.\Generated_Source\PSoC4/I2CMaster.c ****         
 538:.\Generated_Source\PSoC4/I2CMaster.c ****         #if (I2CMaster_TX_SDA_MISO_PIN)
 539:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_TX_SDA_MISO_HSIOM_SEL_SPI;
 540:.\Generated_Source\PSoC4/I2CMaster.c ****         #endif /* (I2CMaster_TX_SDA_MISO_PIN) */
 541:.\Generated_Source\PSoC4/I2CMaster.c ****         
 542:.\Generated_Source\PSoC4/I2CMaster.c ****         #if (I2CMaster_SCLK_PIN)
 543:.\Generated_Source\PSoC4/I2CMaster.c ****             hsiomSel[I2CMaster_SCLK_PIN_INDEX] = I2CMaster_SCLK_HSIOM_SEL_SPI;
 544:.\Generated_Source\PSoC4/I2CMaster.c ****         #endif /* (I2CMaster_SCLK_PIN) */
 545:.\Generated_Source\PSoC4/I2CMaster.c **** 
 546:.\Generated_Source\PSoC4/I2CMaster.c ****             if (I2CMaster_SPI_SLAVE == subMode)
 547:.\Generated_Source\PSoC4/I2CMaster.c ****             {
 548:.\Generated_Source\PSoC4/I2CMaster.c ****                 /* Slave */
 549:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm[I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 550:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm[I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 551:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm[I2CMaster_SCLK_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 552:.\Generated_Source\PSoC4/I2CMaster.c **** 
 553:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_SS0_PIN)
 554:.\Generated_Source\PSoC4/I2CMaster.c ****                 /* Only SS0 is valid choice for Slave */
 555:.\Generated_Source\PSoC4/I2CMaster.c ****                 hsiomSel[I2CMaster_SS0_PIN_INDEX] = I2CMaster_SS0_HSIOM_SEL_SPI;
 556:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm  [I2CMaster_SS0_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 557:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_SS0_PIN) */
 558:.\Generated_Source\PSoC4/I2CMaster.c **** 
 559:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_TX_SDA_MISO_PIN)
 560:.\Generated_Source\PSoC4/I2CMaster.c ****                 /* Disable input buffer */
 561:.\Generated_Source\PSoC4/I2CMaster.c ****                  pinsInBuf |= I2CMaster_TX_SDA_MISO_PIN_MASK;
 562:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_TX_SDA_MISO_PIN) */
 563:.\Generated_Source\PSoC4/I2CMaster.c ****             }
 564:.\Generated_Source\PSoC4/I2CMaster.c ****             else 
 565:.\Generated_Source\PSoC4/I2CMaster.c ****             {
 566:.\Generated_Source\PSoC4/I2CMaster.c ****                 /* (Master) */
 567:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm[I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 568:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm[I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 569:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm[I2CMaster_SCLK_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 570:.\Generated_Source\PSoC4/I2CMaster.c **** 
 571:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_SS0_PIN)
 572:.\Generated_Source\PSoC4/I2CMaster.c ****                 hsiomSel [I2CMaster_SS0_PIN_INDEX] = I2CMaster_SS0_HSIOM_SEL_SPI;
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 18


 573:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm   [I2CMaster_SS0_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 574:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_SS0_PIN_MASK;
 575:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_SS0_PIN) */
 576:.\Generated_Source\PSoC4/I2CMaster.c **** 
 577:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_SS1_PIN)
 578:.\Generated_Source\PSoC4/I2CMaster.c ****                 hsiomSel [I2CMaster_SS1_PIN_INDEX] = I2CMaster_SS1_HSIOM_SEL_SPI;
 579:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm   [I2CMaster_SS1_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 580:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_SS1_PIN_MASK;
 581:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_SS1_PIN) */
 582:.\Generated_Source\PSoC4/I2CMaster.c **** 
 583:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_SS2_PIN)
 584:.\Generated_Source\PSoC4/I2CMaster.c ****                 hsiomSel [I2CMaster_SS2_PIN_INDEX] = I2CMaster_SS2_HSIOM_SEL_SPI;
 585:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm   [I2CMaster_SS2_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 586:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_SS2_PIN_MASK;
 587:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_SS2_PIN) */
 588:.\Generated_Source\PSoC4/I2CMaster.c **** 
 589:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_SS3_PIN)
 590:.\Generated_Source\PSoC4/I2CMaster.c ****                 hsiomSel [I2CMaster_SS3_PIN_INDEX] = I2CMaster_SS3_HSIOM_SEL_SPI;
 591:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm   [I2CMaster_SS3_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 592:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_SS3_PIN_MASK;
 593:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_SS3_PIN) */
 594:.\Generated_Source\PSoC4/I2CMaster.c **** 
 595:.\Generated_Source\PSoC4/I2CMaster.c ****                 /* Disable input buffers */
 596:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_RX_SCL_MOSI_PIN)
 597:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_RX_SCL_MOSI_PIN_MASK;
 598:.\Generated_Source\PSoC4/I2CMaster.c ****             #elif (I2CMaster_RX_WAKE_SCL_MOSI_PIN)
 599:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_RX_WAKE_SCL_MOSI_PIN_MASK;
 600:.\Generated_Source\PSoC4/I2CMaster.c ****             #else
 601:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_RX_SCL_MOSI_PIN) */
 602:.\Generated_Source\PSoC4/I2CMaster.c **** 
 603:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_SCLK_PIN)
 604:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsInBuf |= I2CMaster_SCLK_PIN_MASK;
 605:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_SCLK_PIN) */
 606:.\Generated_Source\PSoC4/I2CMaster.c ****             }
 607:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 608:.\Generated_Source\PSoC4/I2CMaster.c ****         else /* UART */
 609:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 610:.\Generated_Source\PSoC4/I2CMaster.c ****             if (I2CMaster_UART_MODE_SMARTCARD == subMode)
 611:.\Generated_Source\PSoC4/I2CMaster.c ****             {
 612:.\Generated_Source\PSoC4/I2CMaster.c ****                 /* SmartCard */
 613:.\Generated_Source\PSoC4/I2CMaster.c ****             #if (I2CMaster_TX_SDA_MISO_PIN)
 614:.\Generated_Source\PSoC4/I2CMaster.c ****                 hsiomSel[I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_TX_SDA_MISO_HSIOM_SEL_UART;
 615:.\Generated_Source\PSoC4/I2CMaster.c ****                 pinsDm  [I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_PIN_DM_OD_LO;
 616:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* (I2CMaster_TX_SDA_MISO_PIN) */
 617:.\Generated_Source\PSoC4/I2CMaster.c ****             }
 618:.\Generated_Source\PSoC4/I2CMaster.c ****             else /* Standard or IrDA */
 619:.\Generated_Source\PSoC4/I2CMaster.c ****             {
 620:.\Generated_Source\PSoC4/I2CMaster.c ****                 if (0u != (I2CMaster_UART_RX_PIN_ENABLE & uartEnableMask))
 621:.\Generated_Source\PSoC4/I2CMaster.c ****                 {
 622:.\Generated_Source\PSoC4/I2CMaster.c ****                 #if (I2CMaster_RX_SCL_MOSI_PIN)
 623:.\Generated_Source\PSoC4/I2CMaster.c ****                     hsiomSel[I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_RX_SCL_MOSI_HSIOM_SEL_UAR
 624:.\Generated_Source\PSoC4/I2CMaster.c ****                     pinsDm  [I2CMaster_RX_SCL_MOSI_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 625:.\Generated_Source\PSoC4/I2CMaster.c ****                 #elif (I2CMaster_RX_WAKE_SCL_MOSI_PIN)
 626:.\Generated_Source\PSoC4/I2CMaster.c ****                     hsiomSel[I2CMaster_RX_WAKE_SCL_MOSI_PIN_INDEX] = I2CMaster_RX_WAKE_SCL_MOSI_HSI
 627:.\Generated_Source\PSoC4/I2CMaster.c ****                     pinsDm  [I2CMaster_RX_WAKE_SCL_MOSI_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 628:.\Generated_Source\PSoC4/I2CMaster.c ****                 #else
 629:.\Generated_Source\PSoC4/I2CMaster.c ****                 #endif /* (I2CMaster_RX_SCL_MOSI_PIN) */
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 19


 630:.\Generated_Source\PSoC4/I2CMaster.c ****                 }
 631:.\Generated_Source\PSoC4/I2CMaster.c **** 
 632:.\Generated_Source\PSoC4/I2CMaster.c ****                 if (0u != (I2CMaster_UART_TX_PIN_ENABLE & uartEnableMask))
 633:.\Generated_Source\PSoC4/I2CMaster.c ****                 {
 634:.\Generated_Source\PSoC4/I2CMaster.c ****                 #if (I2CMaster_TX_SDA_MISO_PIN)
 635:.\Generated_Source\PSoC4/I2CMaster.c ****                     hsiomSel[I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_TX_SDA_MISO_HSIOM_SEL_UAR
 636:.\Generated_Source\PSoC4/I2CMaster.c ****                     pinsDm  [I2CMaster_TX_SDA_MISO_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 637:.\Generated_Source\PSoC4/I2CMaster.c ****                     
 638:.\Generated_Source\PSoC4/I2CMaster.c ****                     /* Disable input buffer */
 639:.\Generated_Source\PSoC4/I2CMaster.c ****                     pinsInBuf |= I2CMaster_TX_SDA_MISO_PIN_MASK;
 640:.\Generated_Source\PSoC4/I2CMaster.c ****                 #endif /* (I2CMaster_TX_SDA_MISO_PIN) */
 641:.\Generated_Source\PSoC4/I2CMaster.c ****                 }
 642:.\Generated_Source\PSoC4/I2CMaster.c **** 
 643:.\Generated_Source\PSoC4/I2CMaster.c ****             #if !(I2CMaster_CY_SCBIP_V0 || I2CMaster_CY_SCBIP_V1)
 644:.\Generated_Source\PSoC4/I2CMaster.c ****                 if (I2CMaster_UART_MODE_STD == subMode)
 645:.\Generated_Source\PSoC4/I2CMaster.c ****                 {
 646:.\Generated_Source\PSoC4/I2CMaster.c ****                     if (0u != (I2CMaster_UART_CTS_PIN_ENABLE & uartEnableMask))
 647:.\Generated_Source\PSoC4/I2CMaster.c ****                     {
 648:.\Generated_Source\PSoC4/I2CMaster.c ****                         /* CTS input is multiplexed with SCLK */
 649:.\Generated_Source\PSoC4/I2CMaster.c ****                     #if (I2CMaster_SCLK_PIN)
 650:.\Generated_Source\PSoC4/I2CMaster.c ****                         hsiomSel[I2CMaster_SCLK_PIN_INDEX] = I2CMaster_SCLK_HSIOM_SEL_UART;
 651:.\Generated_Source\PSoC4/I2CMaster.c ****                         pinsDm  [I2CMaster_SCLK_PIN_INDEX] = I2CMaster_PIN_DM_DIG_HIZ;
 652:.\Generated_Source\PSoC4/I2CMaster.c ****                     #endif /* (I2CMaster_SCLK_PIN) */
 653:.\Generated_Source\PSoC4/I2CMaster.c ****                     }
 654:.\Generated_Source\PSoC4/I2CMaster.c **** 
 655:.\Generated_Source\PSoC4/I2CMaster.c ****                     if (0u != (I2CMaster_UART_RTS_PIN_ENABLE & uartEnableMask))
 656:.\Generated_Source\PSoC4/I2CMaster.c ****                     {
 657:.\Generated_Source\PSoC4/I2CMaster.c ****                         /* RTS output is multiplexed with SS0 */
 658:.\Generated_Source\PSoC4/I2CMaster.c ****                     #if (I2CMaster_SS0_PIN)
 659:.\Generated_Source\PSoC4/I2CMaster.c ****                         hsiomSel[I2CMaster_SS0_PIN_INDEX] = I2CMaster_SS0_HSIOM_SEL_UART;
 660:.\Generated_Source\PSoC4/I2CMaster.c ****                         pinsDm  [I2CMaster_SS0_PIN_INDEX] = I2CMaster_PIN_DM_STRONG;
 661:.\Generated_Source\PSoC4/I2CMaster.c ****                         
 662:.\Generated_Source\PSoC4/I2CMaster.c ****                         /* Disable input buffer */
 663:.\Generated_Source\PSoC4/I2CMaster.c ****                         pinsInBuf |= I2CMaster_SS0_PIN_MASK;
 664:.\Generated_Source\PSoC4/I2CMaster.c ****                     #endif /* (I2CMaster_SS0_PIN) */
 665:.\Generated_Source\PSoC4/I2CMaster.c ****                     }
 666:.\Generated_Source\PSoC4/I2CMaster.c ****                 }
 667:.\Generated_Source\PSoC4/I2CMaster.c ****             #endif /* !(I2CMaster_CY_SCBIP_V0 || I2CMaster_CY_SCBIP_V1) */
 668:.\Generated_Source\PSoC4/I2CMaster.c ****             }
 669:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 670:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (!I2CMaster_CY_SCBIP_V1) */
 671:.\Generated_Source\PSoC4/I2CMaster.c **** 
 672:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Configure pins: set HSIOM, DM and InputBufEnable */
 673:.\Generated_Source\PSoC4/I2CMaster.c ****     /* Note: the DR register settings do not effect the pin output if HSIOM is other than GPIO */
 674:.\Generated_Source\PSoC4/I2CMaster.c **** 
 675:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_RX_SCL_MOSI_PIN)
 676:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_RX_SCL_MOSI_HSIOM_REG,
 677:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_RX_SCL_MOSI_HSIOM_MASK,
 678:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_RX_SCL_MOSI_HSIOM_POS,
 679:.\Generated_Source\PSoC4/I2CMaster.c ****                                         hsiomSel[I2CMaster_RX_SCL_MOSI_PIN_INDEX]);
 680:.\Generated_Source\PSoC4/I2CMaster.c **** 
 681:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_uart_rx_i2c_scl_spi_mosi_SetDriveMode((uint8) pinsDm[I2CMaster_RX_SCL_MOSI_PIN_IN
 682:.\Generated_Source\PSoC4/I2CMaster.c **** 
 683:.\Generated_Source\PSoC4/I2CMaster.c ****         #if (!I2CMaster_CY_SCBIP_V1)
 684:.\Generated_Source\PSoC4/I2CMaster.c ****             I2CMaster_SET_INP_DIS(I2CMaster_uart_rx_i2c_scl_spi_mosi_INP_DIS,
 685:.\Generated_Source\PSoC4/I2CMaster.c ****                                          I2CMaster_uart_rx_i2c_scl_spi_mosi_MASK,
 686:.\Generated_Source\PSoC4/I2CMaster.c ****                                          (0u != (pinsInBuf & I2CMaster_RX_SCL_MOSI_PIN_MASK)));
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 20


 687:.\Generated_Source\PSoC4/I2CMaster.c ****         #endif /* (!I2CMaster_CY_SCBIP_V1) */
 688:.\Generated_Source\PSoC4/I2CMaster.c ****     
 689:.\Generated_Source\PSoC4/I2CMaster.c ****     #elif (I2CMaster_RX_WAKE_SCL_MOSI_PIN)
 690:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_RX_WAKE_SCL_MOSI_HSIOM_REG,
 691:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_RX_WAKE_SCL_MOSI_HSIOM_MASK,
 692:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_RX_WAKE_SCL_MOSI_HSIOM_POS,
 693:.\Generated_Source\PSoC4/I2CMaster.c ****                                        hsiomSel[I2CMaster_RX_WAKE_SCL_MOSI_PIN_INDEX]);
 694:.\Generated_Source\PSoC4/I2CMaster.c **** 
 695:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_uart_rx_wake_i2c_scl_spi_mosi_SetDriveMode((uint8)
 696:.\Generated_Source\PSoC4/I2CMaster.c ****                                                                pinsDm[I2CMaster_RX_WAKE_SCL_MOSI_PI
 697:.\Generated_Source\PSoC4/I2CMaster.c **** 
 698:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_uart_rx_wake_i2c_scl_spi_mosi_INP_DIS,
 699:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_uart_rx_wake_i2c_scl_spi_mosi_MASK,
 700:.\Generated_Source\PSoC4/I2CMaster.c ****                                      (0u != (pinsInBuf & I2CMaster_RX_WAKE_SCL_MOSI_PIN_MASK)));
 701:.\Generated_Source\PSoC4/I2CMaster.c **** 
 702:.\Generated_Source\PSoC4/I2CMaster.c ****          /* Set interrupt on falling edge */
 703:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INCFG_TYPE(I2CMaster_RX_WAKE_SCL_MOSI_INTCFG_REG,
 704:.\Generated_Source\PSoC4/I2CMaster.c ****                                         I2CMaster_RX_WAKE_SCL_MOSI_INTCFG_TYPE_MASK,
 705:.\Generated_Source\PSoC4/I2CMaster.c ****                                         I2CMaster_RX_WAKE_SCL_MOSI_INTCFG_TYPE_POS,
 706:.\Generated_Source\PSoC4/I2CMaster.c ****                                         I2CMaster_INTCFG_TYPE_FALLING_EDGE);
 707:.\Generated_Source\PSoC4/I2CMaster.c ****     #else
 708:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_RX_WAKE_SCL_MOSI_PIN) */
 709:.\Generated_Source\PSoC4/I2CMaster.c **** 
 710:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_TX_SDA_MISO_PIN)
 711:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_TX_SDA_MISO_HSIOM_REG,
 712:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_TX_SDA_MISO_HSIOM_MASK,
 713:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_TX_SDA_MISO_HSIOM_POS,
 714:.\Generated_Source\PSoC4/I2CMaster.c ****                                         hsiomSel[I2CMaster_TX_SDA_MISO_PIN_INDEX]);
 715:.\Generated_Source\PSoC4/I2CMaster.c **** 
 716:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_uart_tx_i2c_sda_spi_miso_SetDriveMode((uint8) pinsDm[I2CMaster_TX_SDA_MISO_PIN_IN
 717:.\Generated_Source\PSoC4/I2CMaster.c **** 
 718:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (!I2CMaster_CY_SCBIP_V1)
 719:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_uart_tx_i2c_sda_spi_miso_INP_DIS,
 720:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_uart_tx_i2c_sda_spi_miso_MASK,
 721:.\Generated_Source\PSoC4/I2CMaster.c ****                                     (0u != (pinsInBuf & I2CMaster_TX_SDA_MISO_PIN_MASK)));
 722:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (!I2CMaster_CY_SCBIP_V1) */
 723:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_RX_SCL_MOSI_PIN) */
 724:.\Generated_Source\PSoC4/I2CMaster.c **** 
 725:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_SCLK_PIN)
 726:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_SCLK_HSIOM_REG,
 727:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SCLK_HSIOM_MASK,
 728:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SCLK_HSIOM_POS,
 729:.\Generated_Source\PSoC4/I2CMaster.c ****                                        hsiomSel[I2CMaster_SCLK_PIN_INDEX]);
 730:.\Generated_Source\PSoC4/I2CMaster.c **** 
 731:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_spi_sclk_SetDriveMode((uint8) pinsDm[I2CMaster_SCLK_PIN_INDEX]);
 732:.\Generated_Source\PSoC4/I2CMaster.c **** 
 733:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_spi_sclk_INP_DIS,
 734:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_spi_sclk_MASK,
 735:.\Generated_Source\PSoC4/I2CMaster.c ****                                      (0u != (pinsInBuf & I2CMaster_SCLK_PIN_MASK)));
 736:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_SCLK_PIN) */
 737:.\Generated_Source\PSoC4/I2CMaster.c **** 
 738:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_SS0_PIN)
 739:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_SS0_HSIOM_REG,
 740:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS0_HSIOM_MASK,
 741:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS0_HSIOM_POS,
 742:.\Generated_Source\PSoC4/I2CMaster.c ****                                        hsiomSel[I2CMaster_SS0_PIN_INDEX]);
 743:.\Generated_Source\PSoC4/I2CMaster.c **** 
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 21


 744:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_spi_ss0_SetDriveMode((uint8) pinsDm[I2CMaster_SS0_PIN_INDEX]);
 745:.\Generated_Source\PSoC4/I2CMaster.c **** 
 746:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_spi_ss0_INP_DIS,
 747:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_spi_ss0_MASK,
 748:.\Generated_Source\PSoC4/I2CMaster.c ****                                      (0u != (pinsInBuf & I2CMaster_SS0_PIN_MASK)));
 749:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_SS0_PIN) */
 750:.\Generated_Source\PSoC4/I2CMaster.c **** 
 751:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_SS1_PIN)
 752:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_SS1_HSIOM_REG,
 753:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS1_HSIOM_MASK,
 754:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS1_HSIOM_POS,
 755:.\Generated_Source\PSoC4/I2CMaster.c ****                                        hsiomSel[I2CMaster_SS1_PIN_INDEX]);
 756:.\Generated_Source\PSoC4/I2CMaster.c **** 
 757:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_spi_ss1_SetDriveMode((uint8) pinsDm[I2CMaster_SS1_PIN_INDEX]);
 758:.\Generated_Source\PSoC4/I2CMaster.c **** 
 759:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_spi_ss1_INP_DIS,
 760:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_spi_ss1_MASK,
 761:.\Generated_Source\PSoC4/I2CMaster.c ****                                      (0u != (pinsInBuf & I2CMaster_SS1_PIN_MASK)));
 762:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_SS1_PIN) */
 763:.\Generated_Source\PSoC4/I2CMaster.c **** 
 764:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_SS2_PIN)
 765:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_SS2_HSIOM_REG,
 766:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS2_HSIOM_MASK,
 767:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS2_HSIOM_POS,
 768:.\Generated_Source\PSoC4/I2CMaster.c ****                                        hsiomSel[I2CMaster_SS2_PIN_INDEX]);
 769:.\Generated_Source\PSoC4/I2CMaster.c **** 
 770:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_spi_ss2_SetDriveMode((uint8) pinsDm[I2CMaster_SS2_PIN_INDEX]);
 771:.\Generated_Source\PSoC4/I2CMaster.c **** 
 772:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_spi_ss2_INP_DIS,
 773:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_spi_ss2_MASK,
 774:.\Generated_Source\PSoC4/I2CMaster.c ****                                      (0u != (pinsInBuf & I2CMaster_SS2_PIN_MASK)));
 775:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_SS2_PIN) */
 776:.\Generated_Source\PSoC4/I2CMaster.c **** 
 777:.\Generated_Source\PSoC4/I2CMaster.c ****     #if (I2CMaster_SS3_PIN)
 778:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_HSIOM_SEL(I2CMaster_SS3_HSIOM_REG,
 779:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS3_HSIOM_MASK,
 780:.\Generated_Source\PSoC4/I2CMaster.c ****                                        I2CMaster_SS3_HSIOM_POS,
 781:.\Generated_Source\PSoC4/I2CMaster.c ****                                        hsiomSel[I2CMaster_SS3_PIN_INDEX]);
 782:.\Generated_Source\PSoC4/I2CMaster.c **** 
 783:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_spi_ss3_SetDriveMode((uint8) pinsDm[I2CMaster_SS3_PIN_INDEX]);
 784:.\Generated_Source\PSoC4/I2CMaster.c **** 
 785:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_SET_INP_DIS(I2CMaster_spi_ss3_INP_DIS,
 786:.\Generated_Source\PSoC4/I2CMaster.c ****                                      I2CMaster_spi_ss3_MASK,
 787:.\Generated_Source\PSoC4/I2CMaster.c ****                                      (0u != (pinsInBuf & I2CMaster_SS3_PIN_MASK)));
 788:.\Generated_Source\PSoC4/I2CMaster.c ****     #endif /* (I2CMaster_SS3_PIN) */
 789:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 790:.\Generated_Source\PSoC4/I2CMaster.c **** 
 791:.\Generated_Source\PSoC4/I2CMaster.c **** #endif /* (I2CMaster_SCB_MODE_UNCONFIG_CONST_CFG) */
 792:.\Generated_Source\PSoC4/I2CMaster.c **** 
 793:.\Generated_Source\PSoC4/I2CMaster.c **** 
 794:.\Generated_Source\PSoC4/I2CMaster.c **** #if (I2CMaster_CY_SCBIP_V0 || I2CMaster_CY_SCBIP_V1)
 795:.\Generated_Source\PSoC4/I2CMaster.c ****     /*******************************************************************************
 796:.\Generated_Source\PSoC4/I2CMaster.c ****     * Function Name: I2CMaster_I2CSlaveNackGeneration
 797:.\Generated_Source\PSoC4/I2CMaster.c ****     ****************************************************************************//**
 798:.\Generated_Source\PSoC4/I2CMaster.c ****     *
 799:.\Generated_Source\PSoC4/I2CMaster.c ****     *  Sets command to generate NACK to the address or data.
 800:.\Generated_Source\PSoC4/I2CMaster.c ****     *
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 22


 801:.\Generated_Source\PSoC4/I2CMaster.c ****     *******************************************************************************/
 802:.\Generated_Source\PSoC4/I2CMaster.c ****     void I2CMaster_I2CSlaveNackGeneration(void)
 803:.\Generated_Source\PSoC4/I2CMaster.c ****     {
 398              		.loc 1 803 0
 399              		.cfi_startproc
 400 0000 80B5     		push	{r7, lr}
 401              		.cfi_def_cfa_offset 8
 402              		.cfi_offset 7, -8
 403              		.cfi_offset 14, -4
 404 0002 00AF     		add	r7, sp, #0
 405              		.cfi_def_cfa_register 7
 804:.\Generated_Source\PSoC4/I2CMaster.c ****         /* Check for EC_AM toggle condition: EC_AM and clock stretching for address are enabled */
 805:.\Generated_Source\PSoC4/I2CMaster.c ****         if ((0u != (I2CMaster_CTRL_REG & I2CMaster_CTRL_EC_AM_MODE)) &&
 406              		.loc 1 805 0
 407 0004 0E4B     		ldr	r3, .L26
 408 0006 1A68     		ldr	r2, [r3]
 409 0008 8023     		mov	r3, #128
 410 000a 5B00     		lsl	r3, r3, #1
 411 000c 1340     		and	r3, r2
 412 000e 12D0     		beq	.L25
 806:.\Generated_Source\PSoC4/I2CMaster.c ****             (0u == (I2CMaster_I2C_CTRL_REG & I2CMaster_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 413              		.loc 1 806 0 discriminator 1
 414 0010 0C4B     		ldr	r3, .L26+4
 415 0012 1A68     		ldr	r2, [r3]
 416 0014 8023     		mov	r3, #128
 417 0016 DB01     		lsl	r3, r3, #7
 418 0018 1340     		and	r3, r2
 805:.\Generated_Source\PSoC4/I2CMaster.c ****             (0u == (I2CMaster_I2C_CTRL_REG & I2CMaster_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 419              		.loc 1 805 0 discriminator 1
 420 001a 0CD1     		bne	.L25
 807:.\Generated_Source\PSoC4/I2CMaster.c ****         {
 808:.\Generated_Source\PSoC4/I2CMaster.c ****             /* Toggle EC_AM before NACK generation */
 809:.\Generated_Source\PSoC4/I2CMaster.c ****             I2CMaster_CTRL_REG &= ~I2CMaster_CTRL_EC_AM_MODE;
 421              		.loc 1 809 0
 422 001c 084B     		ldr	r3, .L26
 423 001e 084A     		ldr	r2, .L26
 424 0020 1268     		ldr	r2, [r2]
 425 0022 0949     		ldr	r1, .L26+8
 426 0024 0A40     		and	r2, r1
 427 0026 1A60     		str	r2, [r3]
 810:.\Generated_Source\PSoC4/I2CMaster.c ****             I2CMaster_CTRL_REG |=  I2CMaster_CTRL_EC_AM_MODE;
 428              		.loc 1 810 0
 429 0028 054B     		ldr	r3, .L26
 430 002a 054A     		ldr	r2, .L26
 431 002c 1268     		ldr	r2, [r2]
 432 002e 8021     		mov	r1, #128
 433 0030 4900     		lsl	r1, r1, #1
 434 0032 0A43     		orr	r2, r1
 435 0034 1A60     		str	r2, [r3]
 436              	.L25:
 811:.\Generated_Source\PSoC4/I2CMaster.c ****         }
 812:.\Generated_Source\PSoC4/I2CMaster.c **** 
 813:.\Generated_Source\PSoC4/I2CMaster.c ****         I2CMaster_I2C_SLAVE_CMD_REG = I2CMaster_I2C_SLAVE_CMD_S_NACK;
 437              		.loc 1 813 0
 438 0036 054B     		ldr	r3, .L26+12
 439 0038 0222     		mov	r2, #2
 440 003a 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 23


 814:.\Generated_Source\PSoC4/I2CMaster.c ****     }
 441              		.loc 1 814 0
 442 003c BD46     		mov	sp, r7
 443              		@ sp needed
 444 003e 80BD     		pop	{r7, pc}
 445              	.L27:
 446              		.align	2
 447              	.L26:
 448 0040 00000740 		.word	1074200576
 449 0044 60000740 		.word	1074200672
 450 0048 FFFEFFFF 		.word	-257
 451 004c 6C000740 		.word	1074200684
 452              		.cfi_endproc
 453              	.LFE10:
 454              		.size	I2CMaster_I2CSlaveNackGeneration, .-I2CMaster_I2CSlaveNackGeneration
 455              		.text
 456              	.Letext0:
 457              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 458              		.section	.debug_info,"",%progbits
 459              	.Ldebug_info0:
 460 0000 EF010000 		.4byte	0x1ef
 461 0004 0400     		.2byte	0x4
 462 0006 00000000 		.4byte	.Ldebug_abbrev0
 463 000a 04       		.byte	0x4
 464 000b 01       		.uleb128 0x1
 465 000c 56010000 		.4byte	.LASF33
 466 0010 01       		.byte	0x1
 467 0011 31020000 		.4byte	.LASF34
 468 0015 89000000 		.4byte	.LASF35
 469 0019 00000000 		.4byte	.Ldebug_ranges0+0
 470 001d 00000000 		.4byte	0
 471 0021 00000000 		.4byte	.Ldebug_line0
 472 0025 02       		.uleb128 0x2
 473 0026 01       		.byte	0x1
 474 0027 06       		.byte	0x6
 475 0028 0C030000 		.4byte	.LASF0
 476 002c 02       		.uleb128 0x2
 477 002d 01       		.byte	0x1
 478 002e 08       		.byte	0x8
 479 002f F0000000 		.4byte	.LASF1
 480 0033 02       		.uleb128 0x2
 481 0034 02       		.byte	0x2
 482 0035 05       		.byte	0x5
 483 0036 E8020000 		.4byte	.LASF2
 484 003a 02       		.uleb128 0x2
 485 003b 02       		.byte	0x2
 486 003c 07       		.byte	0x7
 487 003d 42000000 		.4byte	.LASF3
 488 0041 02       		.uleb128 0x2
 489 0042 04       		.byte	0x4
 490 0043 05       		.byte	0x5
 491 0044 03030000 		.4byte	.LASF4
 492 0048 02       		.uleb128 0x2
 493 0049 04       		.byte	0x4
 494 004a 07       		.byte	0x7
 495 004b 3E010000 		.4byte	.LASF5
 496 004f 02       		.uleb128 0x2
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 24


 497 0050 08       		.byte	0x8
 498 0051 05       		.byte	0x5
 499 0052 D5020000 		.4byte	.LASF6
 500 0056 02       		.uleb128 0x2
 501 0057 08       		.byte	0x8
 502 0058 07       		.byte	0x7
 503 0059 76020000 		.4byte	.LASF7
 504 005d 03       		.uleb128 0x3
 505 005e 04       		.byte	0x4
 506 005f 05       		.byte	0x5
 507 0060 696E7400 		.ascii	"int\000"
 508 0064 02       		.uleb128 0x2
 509 0065 04       		.byte	0x4
 510 0066 07       		.byte	0x7
 511 0067 69020000 		.4byte	.LASF8
 512 006b 04       		.uleb128 0x4
 513 006c 50010000 		.4byte	.LASF9
 514 0070 02       		.byte	0x2
 515 0071 5B       		.byte	0x5b
 516 0072 2C000000 		.4byte	0x2c
 517 0076 04       		.uleb128 0x4
 518 0077 62020000 		.4byte	.LASF10
 519 007b 02       		.byte	0x2
 520 007c 5D       		.byte	0x5d
 521 007d 48000000 		.4byte	0x48
 522 0081 02       		.uleb128 0x2
 523 0082 04       		.byte	0x4
 524 0083 04       		.byte	0x4
 525 0084 DB000000 		.4byte	.LASF11
 526 0088 02       		.uleb128 0x2
 527 0089 08       		.byte	0x8
 528 008a 04       		.byte	0x4
 529 008b 56020000 		.4byte	.LASF12
 530 008f 02       		.uleb128 0x2
 531 0090 01       		.byte	0x1
 532 0091 08       		.byte	0x8
 533 0092 E3020000 		.4byte	.LASF13
 534 0096 04       		.uleb128 0x4
 535 0097 00000000 		.4byte	.LASF14
 536 009b 02       		.byte	0x2
 537 009c F2       		.byte	0xf2
 538 009d A1000000 		.4byte	0xa1
 539 00a1 05       		.uleb128 0x5
 540 00a2 76000000 		.4byte	0x76
 541 00a6 06       		.uleb128 0x6
 542 00a7 04       		.byte	0x4
 543 00a8 AC000000 		.4byte	0xac
 544 00ac 07       		.uleb128 0x7
 545 00ad 02       		.uleb128 0x2
 546 00ae 04       		.byte	0x4
 547 00af 07       		.byte	0x7
 548 00b0 CC020000 		.4byte	.LASF15
 549 00b4 08       		.uleb128 0x8
 550 00b5 18030000 		.4byte	.LASF16
 551 00b9 01       		.byte	0x1
 552 00ba 7B       		.byte	0x7b
 553 00bb 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 25


 554 00bf 0C000000 		.4byte	.LFE0-.LFB0
 555 00c3 01       		.uleb128 0x1
 556 00c4 9C       		.byte	0x9c
 557 00c5 08       		.uleb128 0x8
 558 00c6 F2020000 		.4byte	.LASF17
 559 00ca 01       		.byte	0x1
 560 00cb AB       		.byte	0xab
 561 00cc 00000000 		.4byte	.LFB1
 562 00d0 24000000 		.4byte	.LFE1-.LFB1
 563 00d4 01       		.uleb128 0x1
 564 00d5 9C       		.byte	0x9c
 565 00d6 08       		.uleb128 0x8
 566 00d7 8D020000 		.4byte	.LASF18
 567 00db 01       		.byte	0x1
 568 00dc D2       		.byte	0xd2
 569 00dd 00000000 		.4byte	.LFB2
 570 00e1 24000000 		.4byte	.LFE2-.LFB2
 571 00e5 01       		.uleb128 0x1
 572 00e6 9C       		.byte	0x9c
 573 00e7 08       		.uleb128 0x8
 574 00e8 E1000000 		.4byte	.LASF19
 575 00ec 01       		.byte	0x1
 576 00ed EF       		.byte	0xef
 577 00ee 00000000 		.4byte	.LFB3
 578 00f2 34000000 		.4byte	.LFE3-.LFB3
 579 00f6 01       		.uleb128 0x1
 580 00f7 9C       		.byte	0x9c
 581 00f8 09       		.uleb128 0x9
 582 00f9 9D020000 		.4byte	.LASF20
 583 00fd 01       		.byte	0x1
 584 00fe 1701     		.2byte	0x117
 585 0100 00000000 		.4byte	.LFB4
 586 0104 34000000 		.4byte	.LFE4-.LFB4
 587 0108 01       		.uleb128 0x1
 588 0109 9C       		.byte	0x9c
 589 010a 2D010000 		.4byte	0x12d
 590 010e 0A       		.uleb128 0xa
 591 010f 2A000000 		.4byte	.LASF22
 592 0113 01       		.byte	0x1
 593 0114 1701     		.2byte	0x117
 594 0116 76000000 		.4byte	0x76
 595 011a 02       		.uleb128 0x2
 596 011b 91       		.byte	0x91
 597 011c 6C       		.sleb128 -20
 598 011d 0B       		.uleb128 0xb
 599 011e AF000000 		.4byte	.LASF23
 600 0122 01       		.byte	0x1
 601 0123 1901     		.2byte	0x119
 602 0125 76000000 		.4byte	0x76
 603 0129 02       		.uleb128 0x2
 604 012a 91       		.byte	0x91
 605 012b 74       		.sleb128 -12
 606 012c 00       		.byte	0
 607 012d 09       		.uleb128 0x9
 608 012e 06000000 		.4byte	.LASF21
 609 0132 01       		.byte	0x1
 610 0133 3001     		.2byte	0x130
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 26


 611 0135 00000000 		.4byte	.LFB5
 612 0139 34000000 		.4byte	.LFE5-.LFB5
 613 013d 01       		.uleb128 0x1
 614 013e 9C       		.byte	0x9c
 615 013f 62010000 		.4byte	0x162
 616 0143 0A       		.uleb128 0xa
 617 0144 2A000000 		.4byte	.LASF22
 618 0148 01       		.byte	0x1
 619 0149 3001     		.2byte	0x130
 620 014b 76000000 		.4byte	0x76
 621 014f 02       		.uleb128 0x2
 622 0150 91       		.byte	0x91
 623 0151 6C       		.sleb128 -20
 624 0152 0B       		.uleb128 0xb
 625 0153 1F000000 		.4byte	.LASF24
 626 0157 01       		.byte	0x1
 627 0158 3201     		.2byte	0x132
 628 015a 76000000 		.4byte	0x76
 629 015e 02       		.uleb128 0x2
 630 015f 91       		.byte	0x91
 631 0160 74       		.sleb128 -12
 632 0161 00       		.byte	0
 633 0162 09       		.uleb128 0x9
 634 0163 FE000000 		.4byte	.LASF25
 635 0167 01       		.byte	0x1
 636 0168 4F01     		.2byte	0x14f
 637 016a 00000000 		.4byte	.LFB6
 638 016e 18000000 		.4byte	.LFE6-.LFB6
 639 0172 01       		.uleb128 0x1
 640 0173 9C       		.byte	0x9c
 641 0174 88010000 		.4byte	0x188
 642 0178 0A       		.uleb128 0xa
 643 0179 5D020000 		.4byte	.LASF26
 644 017d 01       		.byte	0x1
 645 017e 4F01     		.2byte	0x14f
 646 0180 A6000000 		.4byte	0xa6
 647 0184 02       		.uleb128 0x2
 648 0185 91       		.byte	0x91
 649 0186 74       		.sleb128 -12
 650 0187 00       		.byte	0
 651 0188 0C       		.uleb128 0xc
 652 0189 55000000 		.4byte	.LASF27
 653 018d 01       		.byte	0x1
 654 018e 6401     		.2byte	0x164
 655 0190 00000000 		.4byte	.LFB7
 656 0194 0E000000 		.4byte	.LFE7-.LFB7
 657 0198 01       		.uleb128 0x1
 658 0199 9C       		.byte	0x9c
 659 019a 0D       		.uleb128 0xd
 660 019b 22010000 		.4byte	.LASF28
 661 019f 01       		.byte	0x1
 662 01a0 7D01     		.2byte	0x17d
 663 01a2 00000000 		.4byte	.LFB8
 664 01a6 08000000 		.4byte	.LFE8-.LFB8
 665 01aa 01       		.uleb128 0x1
 666 01ab 9C       		.byte	0x9c
 667 01ac 0C       		.uleb128 0xc
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 27


 668 01ad B6020000 		.4byte	.LASF29
 669 01b1 01       		.byte	0x1
 670 01b2 A201     		.2byte	0x1a2
 671 01b4 00000000 		.4byte	.LFB9
 672 01b8 0C000000 		.4byte	.LFE9-.LFB9
 673 01bc 01       		.uleb128 0x1
 674 01bd 9C       		.byte	0x9c
 675 01be 0E       		.uleb128 0xe
 676 01bf BA000000 		.4byte	.LASF30
 677 01c3 01       		.byte	0x1
 678 01c4 2203     		.2byte	0x322
 679 01c6 00000000 		.4byte	.LFB10
 680 01ca 50000000 		.4byte	.LFE10-.LFB10
 681 01ce 01       		.uleb128 0x1
 682 01cf 9C       		.byte	0x9c
 683 01d0 0F       		.uleb128 0xf
 684 01d1 30000000 		.4byte	.LASF31
 685 01d5 01       		.byte	0x1
 686 01d6 51       		.byte	0x51
 687 01d7 6B000000 		.4byte	0x6b
 688 01db 05       		.uleb128 0x5
 689 01dc 03       		.byte	0x3
 690 01dd 00000000 		.4byte	I2CMaster_initVar
 691 01e1 0F       		.uleb128 0xf
 692 01e2 6D000000 		.4byte	.LASF32
 693 01e6 01       		.byte	0x1
 694 01e7 61       		.byte	0x61
 695 01e8 A6000000 		.4byte	0xa6
 696 01ec 05       		.uleb128 0x5
 697 01ed 03       		.byte	0x3
 698 01ee 00000000 		.4byte	I2CMaster_customIntrHandler
 699 01f2 00       		.byte	0
 700              		.section	.debug_abbrev,"",%progbits
 701              	.Ldebug_abbrev0:
 702 0000 01       		.uleb128 0x1
 703 0001 11       		.uleb128 0x11
 704 0002 01       		.byte	0x1
 705 0003 25       		.uleb128 0x25
 706 0004 0E       		.uleb128 0xe
 707 0005 13       		.uleb128 0x13
 708 0006 0B       		.uleb128 0xb
 709 0007 03       		.uleb128 0x3
 710 0008 0E       		.uleb128 0xe
 711 0009 1B       		.uleb128 0x1b
 712 000a 0E       		.uleb128 0xe
 713 000b 55       		.uleb128 0x55
 714 000c 17       		.uleb128 0x17
 715 000d 11       		.uleb128 0x11
 716 000e 01       		.uleb128 0x1
 717 000f 10       		.uleb128 0x10
 718 0010 17       		.uleb128 0x17
 719 0011 00       		.byte	0
 720 0012 00       		.byte	0
 721 0013 02       		.uleb128 0x2
 722 0014 24       		.uleb128 0x24
 723 0015 00       		.byte	0
 724 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 28


 725 0017 0B       		.uleb128 0xb
 726 0018 3E       		.uleb128 0x3e
 727 0019 0B       		.uleb128 0xb
 728 001a 03       		.uleb128 0x3
 729 001b 0E       		.uleb128 0xe
 730 001c 00       		.byte	0
 731 001d 00       		.byte	0
 732 001e 03       		.uleb128 0x3
 733 001f 24       		.uleb128 0x24
 734 0020 00       		.byte	0
 735 0021 0B       		.uleb128 0xb
 736 0022 0B       		.uleb128 0xb
 737 0023 3E       		.uleb128 0x3e
 738 0024 0B       		.uleb128 0xb
 739 0025 03       		.uleb128 0x3
 740 0026 08       		.uleb128 0x8
 741 0027 00       		.byte	0
 742 0028 00       		.byte	0
 743 0029 04       		.uleb128 0x4
 744 002a 16       		.uleb128 0x16
 745 002b 00       		.byte	0
 746 002c 03       		.uleb128 0x3
 747 002d 0E       		.uleb128 0xe
 748 002e 3A       		.uleb128 0x3a
 749 002f 0B       		.uleb128 0xb
 750 0030 3B       		.uleb128 0x3b
 751 0031 0B       		.uleb128 0xb
 752 0032 49       		.uleb128 0x49
 753 0033 13       		.uleb128 0x13
 754 0034 00       		.byte	0
 755 0035 00       		.byte	0
 756 0036 05       		.uleb128 0x5
 757 0037 35       		.uleb128 0x35
 758 0038 00       		.byte	0
 759 0039 49       		.uleb128 0x49
 760 003a 13       		.uleb128 0x13
 761 003b 00       		.byte	0
 762 003c 00       		.byte	0
 763 003d 06       		.uleb128 0x6
 764 003e 0F       		.uleb128 0xf
 765 003f 00       		.byte	0
 766 0040 0B       		.uleb128 0xb
 767 0041 0B       		.uleb128 0xb
 768 0042 49       		.uleb128 0x49
 769 0043 13       		.uleb128 0x13
 770 0044 00       		.byte	0
 771 0045 00       		.byte	0
 772 0046 07       		.uleb128 0x7
 773 0047 15       		.uleb128 0x15
 774 0048 00       		.byte	0
 775 0049 27       		.uleb128 0x27
 776 004a 19       		.uleb128 0x19
 777 004b 00       		.byte	0
 778 004c 00       		.byte	0
 779 004d 08       		.uleb128 0x8
 780 004e 2E       		.uleb128 0x2e
 781 004f 00       		.byte	0
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 29


 782 0050 3F       		.uleb128 0x3f
 783 0051 19       		.uleb128 0x19
 784 0052 03       		.uleb128 0x3
 785 0053 0E       		.uleb128 0xe
 786 0054 3A       		.uleb128 0x3a
 787 0055 0B       		.uleb128 0xb
 788 0056 3B       		.uleb128 0x3b
 789 0057 0B       		.uleb128 0xb
 790 0058 27       		.uleb128 0x27
 791 0059 19       		.uleb128 0x19
 792 005a 11       		.uleb128 0x11
 793 005b 01       		.uleb128 0x1
 794 005c 12       		.uleb128 0x12
 795 005d 06       		.uleb128 0x6
 796 005e 40       		.uleb128 0x40
 797 005f 18       		.uleb128 0x18
 798 0060 9642     		.uleb128 0x2116
 799 0062 19       		.uleb128 0x19
 800 0063 00       		.byte	0
 801 0064 00       		.byte	0
 802 0065 09       		.uleb128 0x9
 803 0066 2E       		.uleb128 0x2e
 804 0067 01       		.byte	0x1
 805 0068 3F       		.uleb128 0x3f
 806 0069 19       		.uleb128 0x19
 807 006a 03       		.uleb128 0x3
 808 006b 0E       		.uleb128 0xe
 809 006c 3A       		.uleb128 0x3a
 810 006d 0B       		.uleb128 0xb
 811 006e 3B       		.uleb128 0x3b
 812 006f 05       		.uleb128 0x5
 813 0070 27       		.uleb128 0x27
 814 0071 19       		.uleb128 0x19
 815 0072 11       		.uleb128 0x11
 816 0073 01       		.uleb128 0x1
 817 0074 12       		.uleb128 0x12
 818 0075 06       		.uleb128 0x6
 819 0076 40       		.uleb128 0x40
 820 0077 18       		.uleb128 0x18
 821 0078 9742     		.uleb128 0x2117
 822 007a 19       		.uleb128 0x19
 823 007b 01       		.uleb128 0x1
 824 007c 13       		.uleb128 0x13
 825 007d 00       		.byte	0
 826 007e 00       		.byte	0
 827 007f 0A       		.uleb128 0xa
 828 0080 05       		.uleb128 0x5
 829 0081 00       		.byte	0
 830 0082 03       		.uleb128 0x3
 831 0083 0E       		.uleb128 0xe
 832 0084 3A       		.uleb128 0x3a
 833 0085 0B       		.uleb128 0xb
 834 0086 3B       		.uleb128 0x3b
 835 0087 05       		.uleb128 0x5
 836 0088 49       		.uleb128 0x49
 837 0089 13       		.uleb128 0x13
 838 008a 02       		.uleb128 0x2
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 30


 839 008b 18       		.uleb128 0x18
 840 008c 00       		.byte	0
 841 008d 00       		.byte	0
 842 008e 0B       		.uleb128 0xb
 843 008f 34       		.uleb128 0x34
 844 0090 00       		.byte	0
 845 0091 03       		.uleb128 0x3
 846 0092 0E       		.uleb128 0xe
 847 0093 3A       		.uleb128 0x3a
 848 0094 0B       		.uleb128 0xb
 849 0095 3B       		.uleb128 0x3b
 850 0096 05       		.uleb128 0x5
 851 0097 49       		.uleb128 0x49
 852 0098 13       		.uleb128 0x13
 853 0099 02       		.uleb128 0x2
 854 009a 18       		.uleb128 0x18
 855 009b 00       		.byte	0
 856 009c 00       		.byte	0
 857 009d 0C       		.uleb128 0xc
 858 009e 2E       		.uleb128 0x2e
 859 009f 00       		.byte	0
 860 00a0 03       		.uleb128 0x3
 861 00a1 0E       		.uleb128 0xe
 862 00a2 3A       		.uleb128 0x3a
 863 00a3 0B       		.uleb128 0xb
 864 00a4 3B       		.uleb128 0x3b
 865 00a5 05       		.uleb128 0x5
 866 00a6 27       		.uleb128 0x27
 867 00a7 19       		.uleb128 0x19
 868 00a8 11       		.uleb128 0x11
 869 00a9 01       		.uleb128 0x1
 870 00aa 12       		.uleb128 0x12
 871 00ab 06       		.uleb128 0x6
 872 00ac 40       		.uleb128 0x40
 873 00ad 18       		.uleb128 0x18
 874 00ae 9642     		.uleb128 0x2116
 875 00b0 19       		.uleb128 0x19
 876 00b1 00       		.byte	0
 877 00b2 00       		.byte	0
 878 00b3 0D       		.uleb128 0xd
 879 00b4 2E       		.uleb128 0x2e
 880 00b5 00       		.byte	0
 881 00b6 03       		.uleb128 0x3
 882 00b7 0E       		.uleb128 0xe
 883 00b8 3A       		.uleb128 0x3a
 884 00b9 0B       		.uleb128 0xb
 885 00ba 3B       		.uleb128 0x3b
 886 00bb 05       		.uleb128 0x5
 887 00bc 27       		.uleb128 0x27
 888 00bd 19       		.uleb128 0x19
 889 00be 11       		.uleb128 0x11
 890 00bf 01       		.uleb128 0x1
 891 00c0 12       		.uleb128 0x12
 892 00c1 06       		.uleb128 0x6
 893 00c2 40       		.uleb128 0x40
 894 00c3 18       		.uleb128 0x18
 895 00c4 9742     		.uleb128 0x2117
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 31


 896 00c6 19       		.uleb128 0x19
 897 00c7 00       		.byte	0
 898 00c8 00       		.byte	0
 899 00c9 0E       		.uleb128 0xe
 900 00ca 2E       		.uleb128 0x2e
 901 00cb 00       		.byte	0
 902 00cc 3F       		.uleb128 0x3f
 903 00cd 19       		.uleb128 0x19
 904 00ce 03       		.uleb128 0x3
 905 00cf 0E       		.uleb128 0xe
 906 00d0 3A       		.uleb128 0x3a
 907 00d1 0B       		.uleb128 0xb
 908 00d2 3B       		.uleb128 0x3b
 909 00d3 05       		.uleb128 0x5
 910 00d4 27       		.uleb128 0x27
 911 00d5 19       		.uleb128 0x19
 912 00d6 11       		.uleb128 0x11
 913 00d7 01       		.uleb128 0x1
 914 00d8 12       		.uleb128 0x12
 915 00d9 06       		.uleb128 0x6
 916 00da 40       		.uleb128 0x40
 917 00db 18       		.uleb128 0x18
 918 00dc 9742     		.uleb128 0x2117
 919 00de 19       		.uleb128 0x19
 920 00df 00       		.byte	0
 921 00e0 00       		.byte	0
 922 00e1 0F       		.uleb128 0xf
 923 00e2 34       		.uleb128 0x34
 924 00e3 00       		.byte	0
 925 00e4 03       		.uleb128 0x3
 926 00e5 0E       		.uleb128 0xe
 927 00e6 3A       		.uleb128 0x3a
 928 00e7 0B       		.uleb128 0xb
 929 00e8 3B       		.uleb128 0x3b
 930 00e9 0B       		.uleb128 0xb
 931 00ea 49       		.uleb128 0x49
 932 00eb 13       		.uleb128 0x13
 933 00ec 3F       		.uleb128 0x3f
 934 00ed 19       		.uleb128 0x19
 935 00ee 02       		.uleb128 0x2
 936 00ef 18       		.uleb128 0x18
 937 00f0 00       		.byte	0
 938 00f1 00       		.byte	0
 939 00f2 00       		.byte	0
 940              		.section	.debug_aranges,"",%progbits
 941 0000 6C000000 		.4byte	0x6c
 942 0004 0200     		.2byte	0x2
 943 0006 00000000 		.4byte	.Ldebug_info0
 944 000a 04       		.byte	0x4
 945 000b 00       		.byte	0
 946 000c 0000     		.2byte	0
 947 000e 0000     		.2byte	0
 948 0010 00000000 		.4byte	.LFB0
 949 0014 0C000000 		.4byte	.LFE0-.LFB0
 950 0018 00000000 		.4byte	.LFB1
 951 001c 24000000 		.4byte	.LFE1-.LFB1
 952 0020 00000000 		.4byte	.LFB2
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 32


 953 0024 24000000 		.4byte	.LFE2-.LFB2
 954 0028 00000000 		.4byte	.LFB3
 955 002c 34000000 		.4byte	.LFE3-.LFB3
 956 0030 00000000 		.4byte	.LFB4
 957 0034 34000000 		.4byte	.LFE4-.LFB4
 958 0038 00000000 		.4byte	.LFB5
 959 003c 34000000 		.4byte	.LFE5-.LFB5
 960 0040 00000000 		.4byte	.LFB6
 961 0044 18000000 		.4byte	.LFE6-.LFB6
 962 0048 00000000 		.4byte	.LFB7
 963 004c 0E000000 		.4byte	.LFE7-.LFB7
 964 0050 00000000 		.4byte	.LFB8
 965 0054 08000000 		.4byte	.LFE8-.LFB8
 966 0058 00000000 		.4byte	.LFB9
 967 005c 0C000000 		.4byte	.LFE9-.LFB9
 968 0060 00000000 		.4byte	.LFB10
 969 0064 50000000 		.4byte	.LFE10-.LFB10
 970 0068 00000000 		.4byte	0
 971 006c 00000000 		.4byte	0
 972              		.section	.debug_ranges,"",%progbits
 973              	.Ldebug_ranges0:
 974 0000 00000000 		.4byte	.LFB0
 975 0004 0C000000 		.4byte	.LFE0
 976 0008 00000000 		.4byte	.LFB1
 977 000c 24000000 		.4byte	.LFE1
 978 0010 00000000 		.4byte	.LFB2
 979 0014 24000000 		.4byte	.LFE2
 980 0018 00000000 		.4byte	.LFB3
 981 001c 34000000 		.4byte	.LFE3
 982 0020 00000000 		.4byte	.LFB4
 983 0024 34000000 		.4byte	.LFE4
 984 0028 00000000 		.4byte	.LFB5
 985 002c 34000000 		.4byte	.LFE5
 986 0030 00000000 		.4byte	.LFB6
 987 0034 18000000 		.4byte	.LFE6
 988 0038 00000000 		.4byte	.LFB7
 989 003c 0E000000 		.4byte	.LFE7
 990 0040 00000000 		.4byte	.LFB8
 991 0044 08000000 		.4byte	.LFE8
 992 0048 00000000 		.4byte	.LFB9
 993 004c 0C000000 		.4byte	.LFE9
 994 0050 00000000 		.4byte	.LFB10
 995 0054 50000000 		.4byte	.LFE10
 996 0058 00000000 		.4byte	0
 997 005c 00000000 		.4byte	0
 998              		.section	.debug_line,"",%progbits
 999              	.Ldebug_line0:
 1000 0000 56010000 		.section	.debug_str,"MS",%progbits,1
 1000      02005F00 
 1000      00000201 
 1000      FB0E0D00 
 1000      01010101 
 1001              	.LASF14:
 1002 0000 72656733 		.ascii	"reg32\000"
 1002      3200
 1003              	.LASF21:
 1004 0006 4932434D 		.ascii	"I2CMaster_SetTxFifoLevel\000"
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 33


 1004      61737465 
 1004      725F5365 
 1004      74547846 
 1004      69666F4C 
 1005              	.LASF24:
 1006 001f 74784669 		.ascii	"txFifoCtrl\000"
 1006      666F4374 
 1006      726C00
 1007              	.LASF22:
 1008 002a 6C657665 		.ascii	"level\000"
 1008      6C00
 1009              	.LASF31:
 1010 0030 4932434D 		.ascii	"I2CMaster_initVar\000"
 1010      61737465 
 1010      725F696E 
 1010      69745661 
 1010      7200
 1011              	.LASF3:
 1012 0042 73686F72 		.ascii	"short unsigned int\000"
 1012      7420756E 
 1012      7369676E 
 1012      65642069 
 1012      6E7400
 1013              	.LASF27:
 1014 0055 4932434D 		.ascii	"I2CMaster_ScbEnableIntr\000"
 1014      61737465 
 1014      725F5363 
 1014      62456E61 
 1014      626C6549 
 1015              	.LASF32:
 1016 006d 4932434D 		.ascii	"I2CMaster_customIntrHandler\000"
 1016      61737465 
 1016      725F6375 
 1016      73746F6D 
 1016      496E7472 
 1017              	.LASF35:
 1018 0089 453A5C50 		.ascii	"E:\\PSoC\\RosOnAStick\\RosOnAStick.cydsn\000"
 1018      536F435C 
 1018      526F734F 
 1018      6E415374 
 1018      69636B5C 
 1019              	.LASF23:
 1020 00af 72784669 		.ascii	"rxFifoCtrl\000"
 1020      666F4374 
 1020      726C00
 1021              	.LASF30:
 1022 00ba 4932434D 		.ascii	"I2CMaster_I2CSlaveNackGeneration\000"
 1022      61737465 
 1022      725F4932 
 1022      43536C61 
 1022      76654E61 
 1023              	.LASF11:
 1024 00db 666C6F61 		.ascii	"float\000"
 1024      7400
 1025              	.LASF19:
 1026 00e1 4932434D 		.ascii	"I2CMaster_Stop\000"
 1026      61737465 
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 34


 1026      725F5374 
 1026      6F7000
 1027              	.LASF1:
 1028 00f0 756E7369 		.ascii	"unsigned char\000"
 1028      676E6564 
 1028      20636861 
 1028      7200
 1029              	.LASF25:
 1030 00fe 4932434D 		.ascii	"I2CMaster_SetCustomInterruptHandler\000"
 1030      61737465 
 1030      725F5365 
 1030      74437573 
 1030      746F6D49 
 1031              	.LASF28:
 1032 0122 4932434D 		.ascii	"I2CMaster_ScbModePostEnable\000"
 1032      61737465 
 1032      725F5363 
 1032      624D6F64 
 1032      65506F73 
 1033              	.LASF5:
 1034 013e 6C6F6E67 		.ascii	"long unsigned int\000"
 1034      20756E73 
 1034      69676E65 
 1034      6420696E 
 1034      7400
 1035              	.LASF9:
 1036 0150 75696E74 		.ascii	"uint8\000"
 1036      3800
 1037              	.LASF33:
 1038 0156 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1038      4320342E 
 1038      392E3320 
 1038      32303135 
 1038      30333033 
 1039 0189 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 1039      20726576 
 1039      6973696F 
 1039      6E203232 
 1039      31323230 
 1040 01bc 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects -fno-rtti -"
 1040      66756E63 
 1040      74696F6E 
 1040      2D736563 
 1040      74696F6E 
 1041 01ef 666E6F2D 		.ascii	"fno-exceptions -funsigned-char -funsigned-bitfields"
 1041      65786365 
 1041      7074696F 
 1041      6E73202D 
 1041      66756E73 
 1042 0222 202D6673 		.ascii	" -fshort-enums\000"
 1042      686F7274 
 1042      2D656E75 
 1042      6D7300
 1043              	.LASF34:
 1044 0231 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\I2CMaster.c\000"
 1044      6E657261 
 1044      7465645F 
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 35


 1044      536F7572 
 1044      63655C50 
 1045              	.LASF12:
 1046 0256 646F7562 		.ascii	"double\000"
 1046      6C6500
 1047              	.LASF26:
 1048 025d 66756E63 		.ascii	"func\000"
 1048      00
 1049              	.LASF10:
 1050 0262 75696E74 		.ascii	"uint32\000"
 1050      333200
 1051              	.LASF8:
 1052 0269 756E7369 		.ascii	"unsigned int\000"
 1052      676E6564 
 1052      20696E74 
 1052      00
 1053              	.LASF7:
 1054 0276 6C6F6E67 		.ascii	"long long unsigned int\000"
 1054      206C6F6E 
 1054      6720756E 
 1054      7369676E 
 1054      65642069 
 1055              	.LASF18:
 1056 028d 4932434D 		.ascii	"I2CMaster_Start\000"
 1056      61737465 
 1056      725F5374 
 1056      61727400 
 1057              	.LASF20:
 1058 029d 4932434D 		.ascii	"I2CMaster_SetRxFifoLevel\000"
 1058      61737465 
 1058      725F5365 
 1058      74527846 
 1058      69666F4C 
 1059              	.LASF29:
 1060 02b6 4932434D 		.ascii	"I2CMaster_ScbModeStop\000"
 1060      61737465 
 1060      725F5363 
 1060      624D6F64 
 1060      6553746F 
 1061              	.LASF15:
 1062 02cc 73697A65 		.ascii	"sizetype\000"
 1062      74797065 
 1062      00
 1063              	.LASF6:
 1064 02d5 6C6F6E67 		.ascii	"long long int\000"
 1064      206C6F6E 
 1064      6720696E 
 1064      7400
 1065              	.LASF13:
 1066 02e3 63686172 		.ascii	"char\000"
 1066      00
 1067              	.LASF2:
 1068 02e8 73686F72 		.ascii	"short int\000"
 1068      7420696E 
 1068      7400
 1069              	.LASF17:
 1070 02f2 4932434D 		.ascii	"I2CMaster_Enable\000"
ARM GAS  C:\Users\Chuck\AppData\Local\Temp\ccrnYTbm.s 			page 36


 1070      61737465 
 1070      725F456E 
 1070      61626C65 
 1070      00
 1071              	.LASF4:
 1072 0303 6C6F6E67 		.ascii	"long int\000"
 1072      20696E74 
 1072      00
 1073              	.LASF0:
 1074 030c 7369676E 		.ascii	"signed char\000"
 1074      65642063 
 1074      68617200 
 1075              	.LASF16:
 1076 0318 4932434D 		.ascii	"I2CMaster_Init\000"
 1076      61737465 
 1076      725F496E 
 1076      697400
 1077              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
