$comment
	File created using the following command:
		vcd file ula02.msim.vcd -direction
$end
$date
	Mon Jun 13 18:14:04 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ula02_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 2 # C [1:0] $end
$var wire 1 $ F [3] $end
$var wire 1 % F [2] $end
$var wire 1 & F [1] $end
$var wire 1 ' F [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / F[0]~output_o $end
$var wire 1 0 F[1]~output_o $end
$var wire 1 1 F[2]~output_o $end
$var wire 1 2 F[3]~output_o $end
$var wire 1 3 A[0]~input_o $end
$var wire 1 4 C[0]~input_o $end
$var wire 1 5 C[1]~input_o $end
$var wire 1 6 B[0]~input_o $end
$var wire 1 7 Add0~0_combout $end
$var wire 1 8 Add0~1_combout $end
$var wire 1 9 Add0~3_cout $end
$var wire 1 : Add0~4_combout $end
$var wire 1 ; Add0~6_combout $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = Add0~8_combout $end
$var wire 1 > A[1]~input_o $end
$var wire 1 ? Add0~5 $end
$var wire 1 @ Add0~9_combout $end
$var wire 1 A Add0~7_combout $end
$var wire 1 B Add0~11_combout $end
$var wire 1 C A[2]~input_o $end
$var wire 1 D B[2]~input_o $end
$var wire 1 E Add0~13_combout $end
$var wire 1 F Add0~10 $end
$var wire 1 G Add0~14_combout $end
$var wire 1 H Add0~12_combout $end
$var wire 1 I Add0~16_combout $end
$var wire 1 J A[3]~input_o $end
$var wire 1 K B[3]~input_o $end
$var wire 1 L Add0~18_combout $end
$var wire 1 M Add0~15 $end
$var wire 1 N Add0~19_combout $end
$var wire 1 O Add0~17_combout $end
$var wire 1 P Add0~21_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
0'
0&
0%
0$
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
$end
#1000000
