#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Oct  8 09:36:06 2025
# Process ID         : 26836
# Current directory  : C:/Repositories/EGRE_426/Project_3
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent17884 C:\Repositories\EGRE_426\Project_3\Project_3.xpr
# Log file           : C:/Repositories/EGRE_426/Project_3/vivado.log
# Journal file       : C:/Repositories/EGRE_426/Project_3\vivado.jou
# Running On         : DESKTOP-9FRSU92
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16849 MB
# Swap memory        : 2684 MB
# Total Virtual      : 19533 MB
# Available Virtual  : 5628 MB
#-----------------------------------------------------------
start_gui
open_project C:/Repositories/EGRE_426/Project_3/Project_3.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Full_Adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top nBitAdder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source nBitAdder_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source ALU_tb.tcl
update_files -from_files C:/Users/Dustin/Documents/426Assembly/TestBench/top_level_tb.vhdl -to_files C:/Users/my1du/OneDrive/Documents/top_level_tb.vhdl -filesets [get_filesets *]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Registers_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Registers_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source top_level_tb.tcl
close_sim
launch_simulation
source top_level_tb.tcl
close_sim
launch_simulation
source top_level_tb.tcl
close_sim
launch_simulation
source top_level_tb.tcl
close_sim
launch_simulation
source top_level_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source top_level_tb.tcl
close_sim
launch_simulation
source top_level_tb.tcl
current_wave_config {Untitled 15}
add_wave {{/top_level_tb/DUT/RF/busB}} 
current_wave_config {Untitled 15}
add_wave {{/top_level_tb/DUT/RF/busA}} 
current_wave_config {Untitled 15}
add_wave {{/top_level_tb/DUT/RF/busW}} 
restart
run all
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source top_level_tb.tcl
close_sim
launch_simulation
source top_level_tb.tcl
current_wave_config {Untitled 17}
add_wave {{/top_level_tb/DUT/RF/busA}} 
current_wave_config {Untitled 17}
add_wave {{/top_level_tb/DUT/RF/busB}} 
current_wave_config {Untitled 17}
add_wave {{/top_level_tb/DUT/RF/busW}} 
restart
run 10 us
close_sim
launch_simulation
launch_simulation
source top_level_tb.tcl
save_wave_config {C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
set_property xsim.view C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source top_level_tb.tcl
current_wave_config {top_level_tb_behav.wcfg}
add_wave {{/top_level_tb/DUT/RF/busA}} 
current_wave_config {top_level_tb_behav.wcfg}
add_wave {{/top_level_tb/DUT/RF/busB}} 
current_wave_config {top_level_tb_behav.wcfg}
add_wave {{/top_level_tb/DUT/RF/busW}} 
restart
run 10 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source ALU_tb.tcl
restart
restart
run 10 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source top_level_tb.tcl
restart
run 10 us
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source top_level_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source top_level_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source top_level_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
source top_level_tb.tcl
close_sim
export_ip_user_files -of_objects  [get_files C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Repositories/EGRE_426/Project_3/top_level_tb_behav.wcfg
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/Dustin/Downloads/Lab3-1 (1)/top_level_sherif_tb.vhdl}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Repositories/EGRE_426/Project_3/top_level_sherif_tb.vhdl
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_sherif_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
