Figure 7.26: A data register using the clocked inputs to D-type ﬂip-ﬂops.