Analysis & Synthesis report for tta
Thu Nov  4 19:08:56 2021
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram
 15. Source assignments for stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated
 16. Source assignments for dataram:inst1|altsyncram:altsyncram_component|altsyncram_t7t3:auto_generated
 17. Source assignments for instrom:inst2|altsyncram:altsyncram_component|altsyncram_otr3:auto_generated
 18. Parameter Settings for User Entity Instance: toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU
 19. Parameter Settings for User Entity Instance: toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU
 20. Parameter Settings for User Entity Instance: toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch
 21. Parameter Settings for User Entity Instance: toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH
 22. Parameter Settings for User Entity Instance: toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch
 23. Parameter Settings for User Entity Instance: toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1
 24. Parameter Settings for User Entity Instance: toplevel:inst|fu_mul_always_2:fu_MUL
 25. Parameter Settings for User Entity Instance: toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch
 26. Parameter Settings for User Entity Instance: toplevel:inst|fifo_stream_out_1:fu_OUTPUT
 27. Parameter Settings for User Entity Instance: toplevel:inst|fifo_stream_in_1:fu_INPUT
 28. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0
 29. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_0:rf_BOOL
 30. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_1
 31. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_2
 32. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_3
 33. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_4
 34. Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_5
 35. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i1
 36. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:lsu_o1
 37. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i2
 38. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_i1
 39. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_o1
 40. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:bool_i1
 41. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:bool_o1
 42. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:gcu_i1
 43. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:gcu_i2
 44. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:gcu_o1
 45. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i1
 46. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i2
 47. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:ALU_o1
 48. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i1
 49. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i2
 50. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:ADDSH_o1
 51. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:MUL_i1
 52. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:MUL_i2
 53. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:MUL_o1
 54. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_0_1_o1
 55. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_1_i1
 56. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_0_2_o1
 57. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_2_i1
 58. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_2_1_o1
 59. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_1_i1
 60. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_2_2_o1
 61. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_2_i1
 62. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:fifo_u8_stream_out_fifo_u8_stream_out_status_i2
 63. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:fifo_u8_stream_out_fifo_u8_stream_out_status_o2
 64. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:INPUT_i1
 65. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:INPUT_o1
 66. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:INPUT_o2
 67. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_5_o1
 68. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_5_i1
 69. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1
 70. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1_1
 71. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1_2
 72. Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1_3
 73. Parameter Settings for User Entity Instance: stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component
 74. Parameter Settings for User Entity Instance: stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: stream_source_1:inst7|addr_gen:inst5
 76. Parameter Settings for User Entity Instance: dataram:inst1|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: checksum:inst4
 78. Parameter Settings for User Entity Instance: instrom:inst2|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: pc_init:inst5
 80. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 81. Parameter Settings for Inferred Entity Instance: toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0
 82. scfifo Parameter Settings by Entity Instance
 83. altsyncram Parameter Settings by Entity Instance
 84. lpm_mult Parameter Settings by Entity Instance
 85. Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_5"
 86. Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_4"
 87. Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_3"
 88. Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_2"
 89. Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_1"
 90. Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0"
 91. Port Connectivity Checks: "toplevel:inst|fifo_stream_in_1:fu_INPUT"
 92. Port Connectivity Checks: "toplevel:inst|fifo_stream_out_1:fu_OUTPUT"
 93. SignalTap II Logic Analyzer Settings
 94. Elapsed Time Per Partition
 95. Connections to In-System Debugging Instance "auto_signaltap_0"
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov  4 19:08:56 2021       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; tta                                         ;
; Top-level Entity Name              ; tta                                         ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 7,292                                       ;
;     Total combinational functions  ; 5,271                                       ;
;     Dedicated logic registers      ; 3,352                                       ;
; Total registers                    ; 3352                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 198,144                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; tta                ; tta                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                      ; Library ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../hdl_files/vhdl/util_pkg.vhdl                                             ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/util_pkg.vhdl                                             ;         ;
; ../hdl_files/vhdl/toplevel_params_pkg.vhdl                                  ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel_params_pkg.vhdl                                  ;         ;
; ../hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl                                ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl                                ;         ;
; ../hdl_files/vhdl/toplevel_globals_pkg.vhdl                                 ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel_globals_pkg.vhdl                                 ;         ;
; ../hdl_files/vhdl/toplevel.vhdl                                             ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel.vhdl                                             ;         ;
; ../hdl_files/vhdl/tce_util_pkg.vhdl                                         ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/tce_util_pkg.vhdl                                         ;         ;
; ../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_1.vhd                         ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_1.vhd                         ;         ;
; ../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd                         ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd                         ;         ;
; ../hdl_files/vhdl/mul.vhdl                                                  ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/mul.vhdl                                                  ;         ;
; ../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl                    ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl                    ;         ;
; ../hdl_files/vhdl/fifo_stream_out_1.vhdl                                    ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/fifo_stream_out_1.vhdl                                    ;         ;
; ../hdl_files/vhdl/fifo_stream_in_1.vhd                                      ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/fifo_stream_in_1.vhd                                      ;         ;
; ../hdl_files/vhdl/add_shl_shr_shru_sub.vhdl                                 ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/add_shl_shr_shru_sub.vhdl                                 ;         ;
; ../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl ;         ;
; ../hdl_files/gcu_ic/output_socket_4_1.vhdl                                  ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/output_socket_4_1.vhdl                                  ;         ;
; ../hdl_files/gcu_ic/output_socket_1_1.vhdl                                  ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/output_socket_1_1.vhdl                                  ;         ;
; ../hdl_files/gcu_ic/input_socket_4.vhdl                                     ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/input_socket_4.vhdl                                     ;         ;
; ../hdl_files/gcu_ic/ifetch.vhdl                                             ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/ifetch.vhdl                                             ;         ;
; ../hdl_files/gcu_ic/idecompressor.vhdl                                      ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/idecompressor.vhdl                                      ;         ;
; ../hdl_files/gcu_ic/ic.vhdl                                                 ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/ic.vhdl                                                 ;         ;
; ../hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl                                    ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl                                    ;         ;
; ../hdl_files/gcu_ic/decoder.vhdl                                            ; yes             ; User VHDL File                         ; /home/user/ASSP_2021/fir/hdl_files/gcu_ic/decoder.vhdl                                            ;         ;
; usedw_to_status.v                                                           ; yes             ; User Verilog HDL File                  ; /home/user/ASSP_2021/fir/quartus/usedw_to_status.v                                                ;         ;
; tiny_fifo.vhd                                                               ; yes             ; User Wizard-Generated File             ; /home/user/ASSP_2021/fir/quartus/tiny_fifo.vhd                                                    ;         ;
; stream_source_1.bdf                                                         ; yes             ; User Block Diagram/Schematic File      ; /home/user/ASSP_2021/fir/quartus/stream_source_1.bdf                                              ;         ;
; start_trigger.v                                                             ; yes             ; User Verilog HDL File                  ; /home/user/ASSP_2021/fir/quartus/start_trigger.v                                                  ;         ;
; pc_init.v                                                                   ; yes             ; User Verilog HDL File                  ; /home/user/ASSP_2021/fir/quartus/pc_init.v                                                        ;         ;
; fiforeader.v                                                                ; yes             ; User Verilog HDL File                  ; /home/user/ASSP_2021/fir/quartus/fiforeader.v                                                     ;         ;
; data_src1.v                                                                 ; yes             ; User Wizard-Generated File             ; /home/user/ASSP_2021/fir/quartus/data_src1.v                                                      ;         ;
; checksum.v                                                                  ; yes             ; User Verilog HDL File                  ; /home/user/ASSP_2021/fir/quartus/checksum.v                                                       ;         ;
; addr_gen.v                                                                  ; yes             ; User Verilog HDL File                  ; /home/user/ASSP_2021/fir/quartus/addr_gen.v                                                       ;         ;
; tta.bdf                                                                     ; yes             ; User Block Diagram/Schematic File      ; /home/user/ASSP_2021/fir/quartus/tta.bdf                                                          ;         ;
; dataram.vhd                                                                 ; yes             ; User Wizard-Generated File             ; /home/user/ASSP_2021/fir/quartus/dataram.vhd                                                      ;         ;
; instrom.vhd                                                                 ; yes             ; User Wizard-Generated File             ; /home/user/ASSP_2021/fir/quartus/instrom.vhd                                                      ;         ;
; scfifo.tdf                                                                  ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                 ;         ;
; a_regfifo.inc                                                               ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                              ;         ;
; a_dpfifo.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                               ;         ;
; a_i2fifo.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                               ;         ;
; a_fffifo.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                               ;         ;
; a_f2fifo.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                               ;         ;
; aglobal131.inc                                                              ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                             ;         ;
; db/scfifo_6i61.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/scfifo_6i61.tdf                                               ;         ;
; db/a_dpfifo_i431.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/a_dpfifo_i431.tdf                                             ;         ;
; db/altsyncram_ad81.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/altsyncram_ad81.tdf                                           ;         ;
; db/cmpr_br8.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cmpr_br8.tdf                                                  ;         ;
; db/cntr_m8b.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_m8b.tdf                                                  ;         ;
; db/cntr_397.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_397.tdf                                                  ;         ;
; db/cntr_n8b.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf                                                  ;         ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                                                  ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                                                  ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_sta1.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/altsyncram_sta1.tdf                                           ;         ;
; tta_stream_1_in.mif                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/user/ASSP_2021/fir/quartus/tta_stream_1_in.mif                                              ;         ;
; db/decode_37a.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/decode_37a.tdf                                                ;         ;
; db/mux_qlb.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/mux_qlb.tdf                                                   ;         ;
; db/altsyncram_t7t3.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/altsyncram_t7t3.tdf                                           ;         ;
; /home/user/ASSP_2021/fir/fir_data.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; /home/user/ASSP_2021/fir/fir_data.mif                                                             ;         ;
; db/altsyncram_otr3.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/altsyncram_otr3.tdf                                           ;         ;
; /home/user/ASSP_2021/fir/fir.mif                                            ; yes             ; Auto-Found Memory Initialization File  ; /home/user/ASSP_2021/fir/fir.mif                                                                  ;         ;
; sld_signaltap.vhd                                                           ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;         ;
; sld_signaltap_impl.vhd                                                      ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;         ;
; sld_ela_control.vhd                                                         ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;         ;
; lpm_shiftreg.tdf                                                            ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;         ;
; lpm_constant.inc                                                            ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;         ;
; dffeea.inc                                                                  ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                 ;         ;
; sld_mbpmg.vhd                                                               ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;         ;
; sld_buffer_manager.vhd                                                      ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;         ;
; db/altsyncram_nt14.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/altsyncram_nt14.tdf                                           ;         ;
; altdpram.tdf                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                               ;         ;
; memmodes.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                             ;         ;
; a_hdffe.inc                                                                 ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                ;         ;
; alt_le_rden_reg.inc                                                         ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;         ;
; altsyncram.inc                                                              ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                             ;         ;
; lpm_mux.tdf                                                                 ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;         ;
; muxlut.inc                                                                  ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                 ;         ;
; bypassff.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mux_lrc.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/mux_lrc.tdf                                                   ;         ;
; lpm_decode.tdf                                                              ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                             ;         ;
; declut.inc                                                                  ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/declut.inc                                 ;         ;
; lpm_compare.inc                                                             ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;         ;
; db/decode_4uf.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/decode_4uf.tdf                                                ;         ;
; lpm_counter.tdf                                                             ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;         ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; cmpconst.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                               ;         ;
; lpm_counter.inc                                                             ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;         ;
; alt_counter_stratix.inc                                                     ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;         ;
; db/cntr_hfi.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_hfi.tdf                                                  ;         ;
; db/cmpr_kfc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cmpr_kfc.tdf                                                  ;         ;
; db/cntr_c5j.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_c5j.tdf                                                  ;         ;
; db/cntr_8fi.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_8fi.tdf                                                  ;         ;
; db/cmpr_ifc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cmpr_ifc.tdf                                                  ;         ;
; db/cntr_p1j.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cntr_p1j.tdf                                                  ;         ;
; db/cmpr_efc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/cmpr_efc.tdf                                                  ;         ;
; sld_rom_sr.vhd                                                              ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;         ;
; sld_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                ;         ;
; sld_jtag_hub.vhd                                                            ; yes             ; Encrypted Megafunction                 ; /home/user/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;         ;
; lpm_mult.tdf                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                               ;         ;
; multcore.inc                                                                ; yes             ; Megafunction                           ; /home/user/altera/13.1/quartus/libraries/megafunctions/multcore.inc                               ;         ;
; db/mult_r4t.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/user/ASSP_2021/fir/quartus/db/mult_r4t.tdf                                                  ;         ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,292     ;
;                                             ;           ;
; Total combinational functions               ; 5271      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3538      ;
;     -- 3 input functions                    ; 1302      ;
;     -- <=2 input functions                  ; 431       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4905      ;
;     -- arithmetic mode                      ; 366       ;
;                                             ;           ;
; Total registers                             ; 3352      ;
;     -- Dedicated logic registers            ; 3352      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 198144    ;
; Embedded Multiplier 9-bit elements          ; 6         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3073      ;
; Total fan-out                               ; 34780     ;
; Average fan-out                             ; 3.88      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tta                                                                                                    ; 5271 (1)          ; 3352 (0)     ; 198144      ; 6            ; 0       ; 3         ; 6    ; 0            ; |tta                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |checksum:inst4|                                                                                     ; 47 (47)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|checksum:inst4                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |dataram:inst1|                                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|dataram:inst1                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|dataram:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_t7t3:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|dataram:inst1|altsyncram:altsyncram_component|altsyncram_t7t3:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |instrom:inst2|                                                                                      ; 0 (0)             ; 0 (0)        ; 44032       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|instrom:inst2                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 44032       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|instrom:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_otr3:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 44032       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|instrom:inst2|altsyncram:altsyncram_component|altsyncram_otr3:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 565 (1)           ; 1234 (157)   ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 564 (0)           ; 1077 (0)     ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 564 (88)          ; 1077 (388)   ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_lrc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lrc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_nt14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nt14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 70 (70)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 188 (3)           ; 409 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 156 (0)           ; 390 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 234 (234)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 156 (0)           ; 156 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 27 (27)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 149 (10)          ; 133 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_hfi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hfi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_c5j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_8fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 78 (78)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |stream_source_1:inst7|                                                                              ; 85 (0)            ; 60 (0)       ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7                                                                                                                                                                                                                                                                                                                ; work         ;
;       |addr_gen:inst5|                                                                                  ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|addr_gen:inst5                                                                                                                                                                                                                                                                                                 ; work         ;
;       |data_src1:inst|                                                                                  ; 0 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|data_src1:inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_sta1:auto_generated|                                                            ; 0 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated                                                                                                                                                                                                                                  ; work         ;
;       |fiforeader:inst3|                                                                                ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|fiforeader:inst3                                                                                                                                                                                                                                                                                               ; work         ;
;       |start_trigger:inst7|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|start_trigger:inst7                                                                                                                                                                                                                                                                                            ; work         ;
;       |tiny_fifo:inst1|                                                                                 ; 60 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1                                                                                                                                                                                                                                                                                                ; work         ;
;          |scfifo:scfifo_component|                                                                      ; 60 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component                                                                                                                                                                                                                                                                        ; work         ;
;             |scfifo_6i61:auto_generated|                                                                ; 60 (6)            ; 34 (1)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated                                                                                                                                                                                                                                             ; work         ;
;                |a_dpfifo_i431:dpfifo|                                                                   ; 54 (31)           ; 33 (13)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_ad81:FIFOram|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram                                                                                                                                                                                                ; work         ;
;                   |cntr_397:usedw_counter|                                                              ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter                                                                                                                                                                                                 ; work         ;
;                   |cntr_m8b:rd_ptr_msb|                                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_m8b:rd_ptr_msb                                                                                                                                                                                                    ; work         ;
;                   |cntr_n8b:wr_ptr|                                                                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr                                                                                                                                                                                                        ; work         ;
;    |toplevel:inst|                                                                                      ; 4452 (0)          ; 1927 (0)     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tta|toplevel:inst                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |fifo_stream_in_1:fu_INPUT|                                                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fifo_stream_in_1:fu_INPUT                                                                                                                                                                                                                                                                                              ; work         ;
;       |fifo_stream_out_1:fu_OUTPUT|                                                                     ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fifo_stream_out_1:fu_OUTPUT                                                                                                                                                                                                                                                                                            ; work         ;
;       |fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|                         ; 779 (34)          ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU                                                                                                                                                                                                                                                ; work         ;
;          |add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|                           ; 745 (745)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch                                                                                                                                                                             ; work         ;
;       |fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|                                                       ; 351 (34)          ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH                                                                                                                                                                                                                                                                              ; work         ;
;          |add_shl_shr_shru_sub_arith:fu_arch|                                                           ; 317 (140)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch                                                                                                                                                                                                                                           ; work         ;
;             |shl_shr_shru_arith:shl_shr_shru_arith_1|                                                   ; 177 (177)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1                                                                                                                                                                                                   ; work         ;
;       |fu_lsu_with_bytemask_always_3:fu_LSU|                                                            ; 224 (224)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU                                                                                                                                                                                                                                                                                   ; work         ;
;       |fu_mul_always_2:fu_MUL|                                                                          ; 31 (17)           ; 97 (97)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tta|toplevel:inst|fu_mul_always_2:fu_MUL                                                                                                                                                                                                                                                                                                 ; work         ;
;          |mul_arith:fu_arch|                                                                            ; 14 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tta|toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch                                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 14 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tta|toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                |mult_r4t:auto_generated|                                                                ; 14 (14)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tta|toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0|mult_r4t:auto_generated                                                                                                                                                                                                                                        ; work         ;
;       |rf_1wr_1rd_always_1_guarded_0:rf_BOOL|                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_0:rf_BOOL                                                                                                                                                                                                                                                                                  ; work         ;
;       |rf_1wr_1rd_always_1_guarded_1:rf_RF_0|                                                           ; 103 (103)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0                                                                                                                                                                                                                                                                                  ; work         ;
;       |rf_1wr_1rd_always_1_guarded_1:rf_RF_1|                                                           ; 102 (102)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_1                                                                                                                                                                                                                                                                                  ; work         ;
;       |rf_1wr_1rd_always_1_guarded_1:rf_RF_2|                                                           ; 79 (79)           ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_2                                                                                                                                                                                                                                                                                  ; work         ;
;       |rf_1wr_1rd_always_1_guarded_1:rf_RF_3|                                                           ; 103 (103)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_3                                                                                                                                                                                                                                                                                  ; work         ;
;       |rf_1wr_1rd_always_1_guarded_1:rf_RF_4|                                                           ; 103 (103)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_4                                                                                                                                                                                                                                                                                  ; work         ;
;       |rf_1wr_1rd_always_1_guarded_1:rf_RF_5|                                                           ; 103 (103)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_5                                                                                                                                                                                                                                                                                  ; work         ;
;       |toplevel_decoder:inst_decoder|                                                                   ; 473 (473)         ; 298 (298)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_decoder:inst_decoder                                                                                                                                                                                                                                                                                          ; work         ;
;       |toplevel_ifetch:inst_fetch|                                                                      ; 111 (111)         ; 229 (229)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_ifetch:inst_fetch                                                                                                                                                                                                                                                                                             ; work         ;
;       |toplevel_interconn:ic|                                                                           ; 1882 (964)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic                                                                                                                                                                                                                                                                                                  ; work         ;
;          |toplevel_input_socket_cons_4:ADDSH_i1|                                                        ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i1                                                                                                                                                                                                                                                            ; work         ;
;          |toplevel_input_socket_cons_4:ADDSH_i2|                                                        ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i2                                                                                                                                                                                                                                                            ; work         ;
;          |toplevel_input_socket_cons_4:ALU_i1|                                                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i1                                                                                                                                                                                                                                                              ; work         ;
;          |toplevel_input_socket_cons_4:ALU_i2|                                                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i2                                                                                                                                                                                                                                                              ; work         ;
;          |toplevel_input_socket_cons_4:MUL_i1|                                                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:MUL_i1                                                                                                                                                                                                                                                              ; work         ;
;          |toplevel_input_socket_cons_4:MUL_i2|                                                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:MUL_i2                                                                                                                                                                                                                                                              ; work         ;
;          |toplevel_input_socket_cons_4:RF_0_1_i1|                                                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_1_i1                                                                                                                                                                                                                                                           ; work         ;
;          |toplevel_input_socket_cons_4:RF_0_2_i1|                                                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_2_i1                                                                                                                                                                                                                                                           ; work         ;
;          |toplevel_input_socket_cons_4:RF_2_1_i1|                                                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_1_i1                                                                                                                                                                                                                                                           ; work         ;
;          |toplevel_input_socket_cons_4:RF_2_2_i1|                                                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_2_i1                                                                                                                                                                                                                                                           ; work         ;
;          |toplevel_input_socket_cons_4:RF_5_i1|                                                         ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_5_i1                                                                                                                                                                                                                                                             ; work         ;
;          |toplevel_input_socket_cons_4:RF_i1|                                                           ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_i1                                                                                                                                                                                                                                                               ; work         ;
;          |toplevel_input_socket_cons_4:bool_i1|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:bool_i1                                                                                                                                                                                                                                                             ; work         ;
;          |toplevel_input_socket_cons_4:fifo_u8_stream_out_fifo_u8_stream_out_status_i2|                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:fifo_u8_stream_out_fifo_u8_stream_out_status_i2                                                                                                                                                                                                                     ; work         ;
;          |toplevel_input_socket_cons_4:lsu_i1|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i1                                                                                                                                                                                                                                                              ; work         ;
;          |toplevel_input_socket_cons_4:lsu_i2|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i2                                                                                                                                                                                                                                                              ; work         ;
;          |toplevel_output_socket_cons_4_1:RF_0_1_o1|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_0_1_o1                                                                                                                                                                                                                                                        ; work         ;
;          |toplevel_output_socket_cons_4_1:RF_0_2_o1|                                                    ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_0_2_o1                                                                                                                                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; dataram:inst1|altsyncram:altsyncram_component|altsyncram_t7t3:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048   ; ../fir_data.mif     ;
; instrom:inst2|altsyncram:altsyncram_component|altsyncram_otr3:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; 256          ; 172          ; --           ; --           ; 44032  ; ../../fir.mif       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nt14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 78           ; 256          ; 78           ; 19968  ; None                ;
; stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; tta_stream_1_in.mif ;
; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |tta|dataram:inst1                         ; /home/user/ASSP_2021/fir/quartus/dataram.vhd   ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |tta|instrom:inst2                         ; /home/user/ASSP_2021/fir/quartus/instrom.vhd   ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |tta|stream_source_1:inst7|data_src1:inst  ; /home/user/ASSP_2021/fir/quartus/data_src1.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |tta|stream_source_1:inst7|tiny_fifo:inst1 ; /home/user/ASSP_2021/fir/quartus/tiny_fifo.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+---------------------------------------------------+-----------------------------------------------------------+
; Register name                                     ; Reason for Removal                                        ;
+---------------------------------------------------+-----------------------------------------------------------+
; checksum:inst4|statusreg[1..7]                    ; Stuck at GND due to stuck port data_in                    ;
; stream_source_1:inst7|fiforeader:inst3|ack_reg    ; Merged with stream_source_1:inst7|fiforeader:inst3|dv_reg ;
; stream_source_1:inst7|fiforeader:inst3|delay2_reg ; Merged with stream_source_1:inst7|fiforeader:inst3|dv_reg ;
; Total Number of Removed Registers = 9             ;                                                           ;
+---------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3352  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 93    ;
; Number of registers using Asynchronous Clear ; 2452  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2508  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; checksum:inst4|statusreg[0]                                                                                                                                                   ; 6       ;
; stream_source_1:inst7|start_trigger:inst7|out_reg                                                                                                                             ; 228     ;
; toplevel:inst|toplevel_ifetch:inst_fetch|reset_lock                                                                                                                           ; 28      ;
; toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|wr_en_x_reg[0]                                                                                                             ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 17                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[3]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|o1reg[3]                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|t1reg[8]                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|o1reg[23]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|t1reg[6]                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|addr_reg[2]                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_ifetch:inst_fetch|pc_reg[0]                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|r1_reg[20]                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|bytemask_reg[0]                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|bytemask_reg[2]                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_0_rd_opc_reg[2]                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_ifetch:inst_fetch|return_addr_reg[1]                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_1_wr_opc_reg[0]                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_2_wr_opc_reg[2]                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_3_wr_opc_reg[0]                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_4_wr_opc_reg[2]                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_5_wr_opc_reg[2]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_fifo_u8_stream_out_fifo_u8_stream_out_status_i2_bus_cntrl_reg[0]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_gcu_i1_bus_cntrl_reg[0]                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |tta|stream_source_1:inst7|fiforeader:inst3|q_reg[6]                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_bool_i1_bus_cntrl_reg[0]                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_RF_i1_bus_cntrl_reg[1]                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_0_wr_opc_reg[0]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_gcu_i2_bus_cntrl_reg[1]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_ALU_i2_bus_cntrl_reg[0]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_ALU_i1_bus_cntrl_reg[1]                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|fu_ALU_opc_reg[3]                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_ADDSH_i1_bus_cntrl_reg[0]                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|fu_ADDSH_opc_reg[1]                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_ADDSH_i2_bus_cntrl_reg[0]                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_RF_0_1_i1_bus_cntrl_reg[0]                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_1_rd_opc_reg[1]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_RF_0_2_i1_bus_cntrl_reg[0]                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_2_rd_opc_reg[0]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_RF_2_1_i1_bus_cntrl_reg[0]                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_3_rd_opc_reg[2]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_RF_2_2_i1_bus_cntrl_reg[1]                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_4_rd_opc_reg[0]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_RF_5_i1_bus_cntrl_reg[0]                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|rf_RF_5_rd_opc_reg[0]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_MUL_i1_bus_cntrl_reg[1]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_MUL_i2_bus_cntrl_reg[1]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_lsu_i1_bus_cntrl_reg[0]                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|fu_LSU_opc_reg[2]                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tta|toplevel:inst|toplevel_decoder:inst_decoder|socket_lsu_i2_bus_cntrl_reg[1]                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|r1_reg[8]                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|r1_reg[6]                                                                                                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|data_out_reg[2]                                                                                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|data_out_reg[18]                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|data_out_reg[11]                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|data_out_reg[26]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_mul_always_2:fu_MUL|t1reg[0]                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tta|toplevel:inst|fu_mul_always_2:fu_MUL|o1reg[0]                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|Mux30                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1|y_temp[5][20]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_i1|Mux4                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i2|Mux29                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i2|Mux9                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_1_i1|Mux30                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_2_i1|Mux28                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_1_i1|Mux22                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_2_i1|Mux16                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_5_i1|Mux2                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i2|Mux25                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tta|toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i1|Mux6                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0|Mux8                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1|y_temp[5][24]               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_1|Mux30                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_2|Mux6                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_3|Mux27                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_4|Mux21                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_5|Mux21                                                                                                      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |tta|toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU|data_out_reg                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tta|toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1|y_temp[5][28]               ;
; 20:1               ; 3 bits    ; 39 LEs        ; 24 LEs               ; 15 LEs                 ; No         ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|Mux27 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|Mux28 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 63 LEs               ; 7 LEs                  ; No         ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|Mux21 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|Mux14 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|Mux6  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; No         ; |tta|toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch|Mux3  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dataram:inst1|altsyncram:altsyncram_component|altsyncram_t7t3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for instrom:inst2|altsyncram:altsyncram_component|altsyncram_otr3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                         ;
; addrw          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                                                            ;
; shiftw         ; 5     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                                                                                                                               ;
; shiftw         ; 5     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                              ;
; busw           ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; gen_opc_shl    ; 1     ; Signed Integer                                                                                                                                         ;
; gen_opc_shr    ; 2     ; Signed Integer                                                                                                                                         ;
; gen_opc_shru   ; 3     ; Signed Integer                                                                                                                                         ;
; dataw          ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_mul_always_2:fu_MUL ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                           ;
; busw           ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fifo_stream_out_1:fu_OUTPUT ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; busw           ; 8     ; Signed Integer                                                ;
; dataw          ; 8     ; Signed Integer                                                ;
; statusw        ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|fifo_stream_in_1:fu_INPUT ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; dataw          ; 8     ; Signed Integer                                              ;
; busw           ; 8     ; Signed Integer                                              ;
; statusw        ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                          ;
; rf_size        ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_0:rf_BOOL ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 1     ; Signed Integer                                                          ;
; rf_size        ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                          ;
; rf_size        ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                          ;
; rf_size        ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                          ;
; rf_size        ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_4 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                          ;
; rf_size        ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_5 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; dataw          ; 32    ; Signed Integer                                                          ;
; rf_size        ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:lsu_o1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw_0        ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                             ;
; busw_1         ; 32    ; Signed Integer                                                                             ;
; busw_2         ; 32    ; Signed Integer                                                                             ;
; busw_3         ; 32    ; Signed Integer                                                                             ;
; dataw          ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_o1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                ;
; busw_1         ; 32    ; Signed Integer                                                                                ;
; busw_2         ; 32    ; Signed Integer                                                                                ;
; busw_3         ; 32    ; Signed Integer                                                                                ;
; dataw_0        ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:bool_i1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                               ;
; busw_1         ; 32    ; Signed Integer                                                                               ;
; busw_2         ; 32    ; Signed Integer                                                                               ;
; busw_3         ; 32    ; Signed Integer                                                                               ;
; dataw          ; 1     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:bool_o1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                  ;
; busw_1         ; 32    ; Signed Integer                                                                                  ;
; busw_2         ; 32    ; Signed Integer                                                                                  ;
; busw_3         ; 32    ; Signed Integer                                                                                  ;
; dataw_0        ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:gcu_i1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:gcu_i2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:gcu_o1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw_0        ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ALU_i2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:ALU_o1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw_0        ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                ;
; busw_1         ; 32    ; Signed Integer                                                                                ;
; busw_2         ; 32    ; Signed Integer                                                                                ;
; busw_3         ; 32    ; Signed Integer                                                                                ;
; dataw          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:ADDSH_i2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                ;
; busw_1         ; 32    ; Signed Integer                                                                                ;
; busw_2         ; 32    ; Signed Integer                                                                                ;
; busw_3         ; 32    ; Signed Integer                                                                                ;
; dataw          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:ADDSH_o1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                   ;
; busw_1         ; 32    ; Signed Integer                                                                                   ;
; busw_2         ; 32    ; Signed Integer                                                                                   ;
; busw_3         ; 32    ; Signed Integer                                                                                   ;
; dataw_0        ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:MUL_i1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:MUL_i2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                              ;
; busw_1         ; 32    ; Signed Integer                                                                              ;
; busw_2         ; 32    ; Signed Integer                                                                              ;
; busw_3         ; 32    ; Signed Integer                                                                              ;
; dataw          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:MUL_o1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw_0        ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_0_1_o1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                    ;
; busw_1         ; 32    ; Signed Integer                                                                                    ;
; busw_2         ; 32    ; Signed Integer                                                                                    ;
; busw_3         ; 32    ; Signed Integer                                                                                    ;
; dataw_0        ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_1_i1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_0_2_o1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                    ;
; busw_1         ; 32    ; Signed Integer                                                                                    ;
; busw_2         ; 32    ; Signed Integer                                                                                    ;
; busw_3         ; 32    ; Signed Integer                                                                                    ;
; dataw_0        ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_0_2_i1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_2_1_o1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                    ;
; busw_1         ; 32    ; Signed Integer                                                                                    ;
; busw_2         ; 32    ; Signed Integer                                                                                    ;
; busw_3         ; 32    ; Signed Integer                                                                                    ;
; dataw_0        ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_1_i1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_2_2_o1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                    ;
; busw_1         ; 32    ; Signed Integer                                                                                    ;
; busw_2         ; 32    ; Signed Integer                                                                                    ;
; busw_3         ; 32    ; Signed Integer                                                                                    ;
; dataw_0        ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_2_2_i1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                 ;
; busw_1         ; 32    ; Signed Integer                                                                                 ;
; busw_2         ; 32    ; Signed Integer                                                                                 ;
; busw_3         ; 32    ; Signed Integer                                                                                 ;
; dataw          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:fifo_u8_stream_out_fifo_u8_stream_out_status_i2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                                                       ;
; busw_1         ; 32    ; Signed Integer                                                                                                                       ;
; busw_2         ; 32    ; Signed Integer                                                                                                                       ;
; busw_3         ; 32    ; Signed Integer                                                                                                                       ;
; dataw          ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:fifo_u8_stream_out_fifo_u8_stream_out_status_o2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                                                          ;
; busw_1         ; 32    ; Signed Integer                                                                                                                          ;
; busw_2         ; 32    ; Signed Integer                                                                                                                          ;
; busw_3         ; 32    ; Signed Integer                                                                                                                          ;
; dataw_0        ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:INPUT_i1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                ;
; busw_1         ; 32    ; Signed Integer                                                                                ;
; busw_2         ; 32    ; Signed Integer                                                                                ;
; busw_3         ; 32    ; Signed Integer                                                                                ;
; dataw          ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:INPUT_o1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                   ;
; busw_1         ; 32    ; Signed Integer                                                                                   ;
; busw_2         ; 32    ; Signed Integer                                                                                   ;
; busw_3         ; 32    ; Signed Integer                                                                                   ;
; dataw_0        ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:INPUT_o2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                   ;
; busw_1         ; 32    ; Signed Integer                                                                                   ;
; busw_2         ; 32    ; Signed Integer                                                                                   ;
; busw_3         ; 32    ; Signed Integer                                                                                   ;
; dataw_0        ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:RF_5_o1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                  ;
; busw_1         ; 32    ; Signed Integer                                                                                  ;
; busw_2         ; 32    ; Signed Integer                                                                                  ;
; busw_3         ; 32    ; Signed Integer                                                                                  ;
; dataw_0        ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:RF_5_i1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                               ;
; busw_1         ; 32    ; Signed Integer                                                                               ;
; busw_2         ; 32    ; Signed Integer                                                                               ;
; busw_3         ; 32    ; Signed Integer                                                                               ;
; dataw          ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                         ;
; dataw_0        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                           ;
; dataw_0        ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                           ;
; dataw_0        ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; busw_0         ; 32    ; Signed Integer                                                                                           ;
; dataw_0        ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 64          ; Signed Integer                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_6i61 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; tta_stream_1_in.mif  ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_sta1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stream_source_1:inst7|addr_gen:inst5 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; cntr_limit     ; 16384 ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataram:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../fir_data.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_t7t3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checksum:inst4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; cntr_limit     ; 16384 ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrom:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 172                  ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../../fir.mif        ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_otr3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_init:inst5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 78                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 78                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 58777                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 5497                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 256                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+---------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                    ;
+------------------------------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_r4t    ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                 ;
+------------------------------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 1                                                             ;
; Entity Instance            ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                            ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                    ;
; Entity Instance                           ; stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 16384                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; dataram:inst1|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; instrom:inst2|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 172                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+-----------------------------------------------------------------------+
; Name                                  ; Value                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                     ;
; Entity Instance                       ; toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_5"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; guard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_4"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; guard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_3"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; guard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_2"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; guard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_1"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; guard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; guard ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|fifo_stream_in_1:fu_INPUT"                  ;
+-----------+--------+----------+------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                              ;
+-----------+--------+----------+------------------------------------------------------+
; t1opcode  ; Input  ; Info     ; Connecting a non-array bit to a single-element array ;
; ext_rdack ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+-----------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:inst|fifo_stream_out_1:fu_OUTPUT"               ;
+----------+--------+----------+------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                              ;
+----------+--------+----------+------------------------------------------------------+
; t1opcode ; Input  ; Info     ; Connecting a non-array bit to a single-element array ;
; ext_dv   ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+----------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 78                  ; 78               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                          ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                            ; Details ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; checksum:inst4|counter[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[0]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[0]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[10]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[10]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[11]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[11]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[12]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[12]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[13]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[13]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[14]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[14]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[15]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[15]                                                                                                                   ; N/A     ;
; checksum:inst4|counter[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[1]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[1]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[2]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[2]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[3]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[3]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[4]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[4]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[5]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[5]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[6]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[6]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[7]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[7]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[8]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[8]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[9]                                                                                                                    ; N/A     ;
; checksum:inst4|counter[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|counter[9]                                                                                                                    ; N/A     ;
; checksum:inst4|data[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[0]                                                                                        ; N/A     ;
; checksum:inst4|data[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[0]                                                                                        ; N/A     ;
; checksum:inst4|data[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[1]                                                                                        ; N/A     ;
; checksum:inst4|data[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[1]                                                                                        ; N/A     ;
; checksum:inst4|data[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[2]                                                                                        ; N/A     ;
; checksum:inst4|data[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[2]                                                                                        ; N/A     ;
; checksum:inst4|data[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[3]                                                                                        ; N/A     ;
; checksum:inst4|data[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[3]                                                                                        ; N/A     ;
; checksum:inst4|data[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[4]                                                                                        ; N/A     ;
; checksum:inst4|data[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[4]                                                                                        ; N/A     ;
; checksum:inst4|data[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[5]                                                                                        ; N/A     ;
; checksum:inst4|data[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[5]                                                                                        ; N/A     ;
; checksum:inst4|data[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[6]                                                                                        ; N/A     ;
; checksum:inst4|data[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[6]                                                                                        ; N/A     ;
; checksum:inst4|data[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[7]                                                                                        ; N/A     ;
; checksum:inst4|data[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|fifo_stream_out_1:fu_OUTPUT|reg_data[7]                                                                                        ; N/A     ;
; checksum:inst4|status[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|statusreg[0]~_wirecell                                                                                                        ; N/A     ;
; checksum:inst4|sum[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[0]                                                                                                                ; N/A     ;
; checksum:inst4|sum[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[0]                                                                                                                ; N/A     ;
; checksum:inst4|sum[10]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[10]                                                                                                               ; N/A     ;
; checksum:inst4|sum[10]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[10]                                                                                                               ; N/A     ;
; checksum:inst4|sum[11]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[11]                                                                                                               ; N/A     ;
; checksum:inst4|sum[11]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[11]                                                                                                               ; N/A     ;
; checksum:inst4|sum[12]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[12]                                                                                                               ; N/A     ;
; checksum:inst4|sum[12]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[12]                                                                                                               ; N/A     ;
; checksum:inst4|sum[13]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[13]                                                                                                               ; N/A     ;
; checksum:inst4|sum[13]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[13]                                                                                                               ; N/A     ;
; checksum:inst4|sum[14]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[14]                                                                                                               ; N/A     ;
; checksum:inst4|sum[14]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[14]                                                                                                               ; N/A     ;
; checksum:inst4|sum[15]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[15]                                                                                                               ; N/A     ;
; checksum:inst4|sum[15]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[15]                                                                                                               ; N/A     ;
; checksum:inst4|sum[16]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[16]                                                                                                               ; N/A     ;
; checksum:inst4|sum[16]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[16]                                                                                                               ; N/A     ;
; checksum:inst4|sum[17]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[17]                                                                                                               ; N/A     ;
; checksum:inst4|sum[17]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[17]                                                                                                               ; N/A     ;
; checksum:inst4|sum[18]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[18]                                                                                                               ; N/A     ;
; checksum:inst4|sum[18]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[18]                                                                                                               ; N/A     ;
; checksum:inst4|sum[19]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[19]                                                                                                               ; N/A     ;
; checksum:inst4|sum[19]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[19]                                                                                                               ; N/A     ;
; checksum:inst4|sum[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[1]                                                                                                                ; N/A     ;
; checksum:inst4|sum[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[1]                                                                                                                ; N/A     ;
; checksum:inst4|sum[20]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[20]                                                                                                               ; N/A     ;
; checksum:inst4|sum[20]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[20]                                                                                                               ; N/A     ;
; checksum:inst4|sum[21]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[21]                                                                                                               ; N/A     ;
; checksum:inst4|sum[21]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[21]                                                                                                               ; N/A     ;
; checksum:inst4|sum[22]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[22]                                                                                                               ; N/A     ;
; checksum:inst4|sum[22]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[22]                                                                                                               ; N/A     ;
; checksum:inst4|sum[23]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[23]                                                                                                               ; N/A     ;
; checksum:inst4|sum[23]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[23]                                                                                                               ; N/A     ;
; checksum:inst4|sum[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[2]                                                                                                                ; N/A     ;
; checksum:inst4|sum[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[2]                                                                                                                ; N/A     ;
; checksum:inst4|sum[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[3]                                                                                                                ; N/A     ;
; checksum:inst4|sum[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[3]                                                                                                                ; N/A     ;
; checksum:inst4|sum[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[4]                                                                                                                ; N/A     ;
; checksum:inst4|sum[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[4]                                                                                                                ; N/A     ;
; checksum:inst4|sum[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[5]                                                                                                                ; N/A     ;
; checksum:inst4|sum[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[5]                                                                                                                ; N/A     ;
; checksum:inst4|sum[6]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[6]                                                                                                                ; N/A     ;
; checksum:inst4|sum[6]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[6]                                                                                                                ; N/A     ;
; checksum:inst4|sum[7]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[7]                                                                                                                ; N/A     ;
; checksum:inst4|sum[7]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[7]                                                                                                                ; N/A     ;
; checksum:inst4|sum[8]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[8]                                                                                                                ; N/A     ;
; checksum:inst4|sum[8]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[8]                                                                                                                ; N/A     ;
; checksum:inst4|sum[9]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[9]                                                                                                                ; N/A     ;
; checksum:inst4|sum[9]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; checksum:inst4|accumulator[9]                                                                                                                ; N/A     ;
; clk                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                          ; N/A     ;
; instrom:inst2|address[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[0]~0                                                                                      ; N/A     ;
; instrom:inst2|address[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[0]~0                                                                                      ; N/A     ;
; instrom:inst2|address[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[1]~1                                                                                      ; N/A     ;
; instrom:inst2|address[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[1]~1                                                                                      ; N/A     ;
; instrom:inst2|address[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[2]~2                                                                                      ; N/A     ;
; instrom:inst2|address[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[2]~2                                                                                      ; N/A     ;
; instrom:inst2|address[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[3]~3                                                                                      ; N/A     ;
; instrom:inst2|address[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[3]~3                                                                                      ; N/A     ;
; instrom:inst2|address[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[4]~4                                                                                      ; N/A     ;
; instrom:inst2|address[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[4]~4                                                                                      ; N/A     ;
; instrom:inst2|address[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[5]~5                                                                                      ; N/A     ;
; instrom:inst2|address[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[5]~5                                                                                      ; N/A     ;
; instrom:inst2|address[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[6]~6                                                                                      ; N/A     ;
; instrom:inst2|address[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[6]~6                                                                                      ; N/A     ;
; instrom:inst2|address[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[7]~7                                                                                      ; N/A     ;
; instrom:inst2|address[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; toplevel:inst|toplevel_ifetch:inst_fetch|imem_addr[7]~7                                                                                      ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[0]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[0]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[10]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[10]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[11]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[11]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[12]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[12]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[13]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[13]                                                                                             ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[1]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[1]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[2]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[2]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[3]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[3]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[4]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[4]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[5]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[5]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[6]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[6]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[7]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[7]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[8]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[8]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[9]                                                                                              ; N/A     ;
; stream_source_1:inst7|addr_gen:inst5|addr[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|addr_gen:inst5|counter[9]                                                                                              ; N/A     ;
; stream_source_1:inst7|data[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[0] ; N/A     ;
; stream_source_1:inst7|data[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[0] ; N/A     ;
; stream_source_1:inst7|data[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[1] ; N/A     ;
; stream_source_1:inst7|data[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[1] ; N/A     ;
; stream_source_1:inst7|data[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[2] ; N/A     ;
; stream_source_1:inst7|data[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[2] ; N/A     ;
; stream_source_1:inst7|data[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[3] ; N/A     ;
; stream_source_1:inst7|data[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[3] ; N/A     ;
; stream_source_1:inst7|data[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[4] ; N/A     ;
; stream_source_1:inst7|data[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[4] ; N/A     ;
; stream_source_1:inst7|data[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[5] ; N/A     ;
; stream_source_1:inst7|data[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[5] ; N/A     ;
; stream_source_1:inst7|data[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[6] ; N/A     ;
; stream_source_1:inst7|data[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[6] ; N/A     ;
; stream_source_1:inst7|data[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[7] ; N/A     ;
; stream_source_1:inst7|data[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram|q_b[7] ; N/A     ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Nov  4 19:08:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tta -c tta
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 4 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/util_pkg.vhdl
    Info (12022): Found design unit 1: util
    Info (12022): Found design unit 2: util-body
    Info (12022): Found design unit 3: util_inverter-rtl
    Info (12023): Found entity 1: util_inverter
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel_params_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_params
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_imem_mau
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel_globals_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_globals
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/toplevel.vhdl
    Info (12022): Found design unit 1: toplevel-structural
    Info (12023): Found entity 1: toplevel
Info (12021): Found 4 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/tce_util_pkg.vhdl
    Info (12022): Found design unit 1: tce_util
    Info (12022): Found design unit 2: tce_util-body
    Info (12022): Found design unit 3: tce_util_inverter-rtl
    Info (12023): Found entity 1: tce_util_inverter
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_1.vhd
    Info (12022): Found design unit 1: rf_1wr_1rd_always_1_guarded_1-rtl
    Info (12023): Found entity 1: rf_1wr_1rd_always_1_guarded_1
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd
    Info (12022): Found design unit 1: rf_1wr_1rd_always_1_guarded_0-rtl
    Info (12023): Found entity 1: rf_1wr_1rd_always_1_guarded_0
Info (12021): Found 4 design units, including 2 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/mul.vhdl
    Info (12022): Found design unit 1: mul_arith-comb
    Info (12022): Found design unit 2: fu_mul_always_2-rtl
    Info (12023): Found entity 1: mul_arith
    Info (12023): Found entity 2: fu_mul_always_2
Info (12021): Found 3 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl
    Info (12022): Found design unit 1: ldw_ldq_ldh_stw_stq_sth_ldqu_ldhu_opcodes
    Info (12022): Found design unit 2: fu_lsu_with_bytemask_always_3-rtl
    Info (12023): Found entity 1: fu_lsu_with_bytemask_always_3
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/fifo_stream_out_1.vhdl
    Info (12022): Found design unit 1: fifo_stream_out_1-rtl
    Info (12023): Found entity 1: fifo_stream_out_1
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/fifo_stream_in_1.vhd
    Info (12022): Found design unit 1: fifo_stream_in_1-rtl
    Info (12023): Found entity 1: fifo_stream_in_1
Info (12021): Found 9 design units, including 4 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/add_shl_shr_shru_sub.vhdl
    Info (12022): Found design unit 1: shl_shr_shru_arith-comb
    Info (12022): Found design unit 2: add_shl_shr_shru_sub_opcodes
    Info (12022): Found design unit 3: add_shl_shr_shru_sub_arith-comb
    Info (12022): Found design unit 4: fu_add_shl_shr_shru_sub_always_1-rtl
    Info (12022): Found design unit 5: fu_add_shl_shr_shru_sub_always_2-rtl
    Info (12023): Found entity 1: shl_shr_shru_arith
    Info (12023): Found entity 2: add_shl_shr_shru_sub_arith
    Info (12023): Found entity 3: fu_add_shl_shr_shru_sub_always_1
    Info (12023): Found entity 4: fu_add_shl_shr_shru_sub_always_2
Info (12021): Found 9 design units, including 3 entities, in source file /home/user/ASSP_2021/fir/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl
    Info (12022): Found design unit 1: opcodes_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor
    Info (12022): Found design unit 2: shl_shr_shru_pkg
    Info (12022): Found design unit 3: shl_shr_shru_pkg-body
    Info (12022): Found design unit 4: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith-comb
    Info (12022): Found design unit 5: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1-rtl
    Info (12022): Found design unit 6: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2-rtl
    Info (12023): Found entity 1: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith
    Info (12023): Found entity 2: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1
    Info (12023): Found entity 3: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/output_socket_4_1.vhdl
    Info (12022): Found design unit 1: toplevel_output_socket_cons_4_1-output_socket_andor
    Info (12023): Found entity 1: toplevel_output_socket_cons_4_1
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/output_socket_1_1.vhdl
    Info (12022): Found design unit 1: toplevel_output_socket_cons_1_1-output_socket_andor
    Info (12023): Found entity 1: toplevel_output_socket_cons_1_1
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/input_socket_4.vhdl
    Info (12022): Found design unit 1: toplevel_input_socket_cons_4-input_socket
    Info (12023): Found entity 1: toplevel_input_socket_cons_4
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/ifetch.vhdl
    Info (12022): Found design unit 1: toplevel_ifetch-rtl_andor
    Info (12023): Found entity 1: toplevel_ifetch
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/idecompressor.vhdl
    Info (12022): Found design unit 1: toplevel_decompressor-structural
    Info (12023): Found entity 1: toplevel_decompressor
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/ic.vhdl
    Info (12022): Found design unit 1: toplevel_interconn-comb_andor
    Info (12023): Found entity 1: toplevel_interconn
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_gcu_opcodes
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/ASSP_2021/fir/hdl_files/gcu_ic/decoder.vhdl
    Info (12022): Found design unit 1: toplevel_decoder-rtl_andor
    Info (12023): Found entity 1: toplevel_decoder
Info (12021): Found 1 design units, including 1 entities, in source file usedw_to_status.v
    Info (12023): Found entity 1: usedw_to_status
Info (12021): Found 2 design units, including 1 entities, in source file tiny_fifo.vhd
    Info (12022): Found design unit 1: tiny_fifo-SYN
    Info (12023): Found entity 1: tiny_fifo
Info (12021): Found 1 design units, including 1 entities, in source file stream_source_2.bdf
    Info (12023): Found entity 1: stream_source_2
Info (12021): Found 1 design units, including 1 entities, in source file stream_source_1.bdf
    Info (12023): Found entity 1: stream_source_1
Info (12021): Found 1 design units, including 1 entities, in source file start_trigger.v
    Info (12023): Found entity 1: start_trigger
Info (12021): Found 1 design units, including 1 entities, in source file pc_init.v
    Info (12023): Found entity 1: pc_init
Info (12021): Found 1 design units, including 1 entities, in source file fiforeader.v
    Info (12023): Found entity 1: fiforeader
Info (12021): Found 1 design units, including 1 entities, in source file data_src2.v
    Info (12023): Found entity 1: data_src2
Info (12021): Found 1 design units, including 1 entities, in source file data_src1.v
    Info (12023): Found entity 1: data_src1
Info (12021): Found 1 design units, including 1 entities, in source file checksum.v
    Info (12023): Found entity 1: checksum
Info (12021): Found 1 design units, including 1 entities, in source file addr_gen.v
    Info (12023): Found entity 1: addr_gen
Info (12021): Found 1 design units, including 1 entities, in source file tta.bdf
    Info (12023): Found entity 1: tta
Info (12021): Found 2 design units, including 1 entities, in source file dataram.vhd
    Info (12022): Found design unit 1: dataram-SYN
    Info (12023): Found entity 1: dataram
Info (12021): Found 2 design units, including 1 entities, in source file instrom.vhd
    Info (12022): Found design unit 1: instrom-SYN
    Info (12023): Found entity 1: instrom
Info (12127): Elaborating entity "tta" for the top level hierarchy
Info (12128): Elaborating entity "toplevel" for hierarchy "toplevel:inst"
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(55): object "rf_RF_1_guard_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(69): object "rf_RF_4_guard_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(89): object "rf_RF_3_guard_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(97): object "rf_RF_2_guard_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(222): object "rf_RF_0_guard_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(313): object "rf_RF_5_guard_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhdl(315): object "ground_signal" assigned a value but never read
Info (12128): Elaborating entity "toplevel_ifetch" for hierarchy "toplevel:inst|toplevel_ifetch:inst_fetch"
Warning (10492): VHDL Process Statement warning at ifetch.vhdl(97): signal "pc_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "toplevel_decompressor" for hierarchy "toplevel:inst|toplevel_decompressor:decomp"
Info (12128): Elaborating entity "toplevel_decoder" for hierarchy "toplevel:inst|toplevel_decoder:inst_decoder"
Info (12128): Elaborating entity "fu_lsu_with_bytemask_always_3" for hierarchy "toplevel:inst|fu_lsu_with_bytemask_always_3:fu_LSU"
Warning (10036): Verilog HDL or VHDL warning at ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl(129): object "idx" assigned a value but never read
Info (12128): Elaborating entity "fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1" for hierarchy "toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU"
Warning (10492): VHDL Process Statement warning at add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264): signal "o1load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264): signal "t1load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith" for hierarchy "toplevel:inst|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch"
Info (12128): Elaborating entity "fu_add_shl_shr_shru_sub_always_1" for hierarchy "toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH"
Warning (10492): VHDL Process Statement warning at add_shl_shr_shru_sub.vhdl(288): signal "o1load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add_shl_shr_shru_sub.vhdl(288): signal "t1load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "add_shl_shr_shru_sub_arith" for hierarchy "toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch"
Info (12128): Elaborating entity "shl_shr_shru_arith" for hierarchy "toplevel:inst|fu_add_shl_shr_shru_sub_always_1:fu_ADDSH|add_shl_shr_shru_sub_arith:fu_arch|shl_shr_shru_arith:shl_shr_shru_arith_1"
Warning (10036): Verilog HDL or VHDL warning at add_shl_shr_shru_sub.vhdl(83): object "opc_shl_v" assigned a value but never read
Info (12128): Elaborating entity "fu_mul_always_2" for hierarchy "toplevel:inst|fu_mul_always_2:fu_MUL"
Info (12128): Elaborating entity "mul_arith" for hierarchy "toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch"
Info (12128): Elaborating entity "fifo_stream_out_1" for hierarchy "toplevel:inst|fifo_stream_out_1:fu_OUTPUT"
Warning (10445): VHDL Subtype or Type Declaration warning at fifo_stream_out_1.vhdl(103): subtype or type has null range
Warning (10296): VHDL warning at fifo_stream_out_1.vhdl(103): ignored assignment of value to null range
Info (12128): Elaborating entity "fifo_stream_in_1" for hierarchy "toplevel:inst|fifo_stream_in_1:fu_INPUT"
Warning (10445): VHDL Subtype or Type Declaration warning at fifo_stream_in_1.vhd(93): subtype or type has null range
Warning (10296): VHDL warning at fifo_stream_in_1.vhd(93): ignored assignment of value to null range
Info (12128): Elaborating entity "rf_1wr_1rd_always_1_guarded_1" for hierarchy "toplevel:inst|rf_1wr_1rd_always_1_guarded_1:rf_RF_0"
Info (12128): Elaborating entity "rf_1wr_1rd_always_1_guarded_0" for hierarchy "toplevel:inst|rf_1wr_1rd_always_1_guarded_0:rf_BOOL"
Warning (10036): Verilog HDL or VHDL warning at rf_1wr_1rd_always_1_guarded_0.vhd(103): object "idx" assigned a value but never read
Info (12128): Elaborating entity "toplevel_interconn" for hierarchy "toplevel:inst|toplevel_interconn:ic"
Info (12128): Elaborating entity "toplevel_input_socket_cons_4" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i1"
Info (12128): Elaborating entity "toplevel_output_socket_cons_4_1" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:lsu_o1"
Info (12128): Elaborating entity "toplevel_input_socket_cons_4" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:lsu_i2"
Info (12128): Elaborating entity "toplevel_input_socket_cons_4" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_input_socket_cons_4:bool_i1"
Info (12128): Elaborating entity "toplevel_output_socket_cons_4_1" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:bool_o1"
Info (12128): Elaborating entity "toplevel_output_socket_cons_4_1" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_4_1:gcu_o1"
Info (12128): Elaborating entity "toplevel_output_socket_cons_1_1" for hierarchy "toplevel:inst|toplevel_interconn:ic|toplevel_output_socket_cons_1_1:simm_socket_B1"
Info (12128): Elaborating entity "stream_source_1" for hierarchy "stream_source_1:inst7"
Info (12128): Elaborating entity "start_trigger" for hierarchy "stream_source_1:inst7|start_trigger:inst7"
Info (12128): Elaborating entity "tiny_fifo" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1"
Info (12128): Elaborating entity "scfifo" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "64"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6i61.tdf
    Info (12023): Found entity 1: scfifo_6i61
Info (12128): Elaborating entity "scfifo_6i61" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_i431.tdf
    Info (12023): Found entity 1: a_dpfifo_i431
Info (12128): Elaborating entity "a_dpfifo_i431" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ad81.tdf
    Info (12023): Found entity 1: altsyncram_ad81
Info (12128): Elaborating entity "altsyncram_ad81" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|altsyncram_ad81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf
    Info (12023): Found entity 1: cmpr_br8
Info (12128): Elaborating entity "cmpr_br8" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cmpr_br8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_br8" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cmpr_br8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m8b.tdf
    Info (12023): Found entity 1: cntr_m8b
Info (12128): Elaborating entity "cntr_m8b" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_m8b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_397.tdf
    Info (12023): Found entity 1: cntr_397
Info (12128): Elaborating entity "cntr_397" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf
    Info (12023): Found entity 1: cntr_n8b
Info (12128): Elaborating entity "cntr_n8b" for hierarchy "stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr"
Info (12128): Elaborating entity "fiforeader" for hierarchy "stream_source_1:inst7|fiforeader:inst3"
Info (12128): Elaborating entity "data_src1" for hierarchy "stream_source_1:inst7|data_src1:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tta_stream_1_in.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sta1.tdf
    Info (12023): Found entity 1: altsyncram_sta1
Info (12128): Elaborating entity "altsyncram_sta1" for hierarchy "stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info (12023): Found entity 1: decode_37a
Info (12128): Elaborating entity "decode_37a" for hierarchy "stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated|decode_37a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf
    Info (12023): Found entity 1: mux_qlb
Info (12128): Elaborating entity "mux_qlb" for hierarchy "stream_source_1:inst7|data_src1:inst|altsyncram:altsyncram_component|altsyncram_sta1:auto_generated|mux_qlb:mux2"
Info (12128): Elaborating entity "addr_gen" for hierarchy "stream_source_1:inst7|addr_gen:inst5"
Warning (10230): Verilog HDL assignment warning at addr_gen.v(26): truncated value with size 32 to match size of target (14)
Warning (10240): Verilog HDL Always Construct warning at addr_gen.v(17): inferring latch(es) for variable "statusreg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "statusreg.00000001" at addr_gen.v(17)
Info (10041): Inferred latch for "statusreg.00000000" at addr_gen.v(17)
Info (12128): Elaborating entity "usedw_to_status" for hierarchy "stream_source_1:inst7|usedw_to_status:inst6"
Info (12128): Elaborating entity "dataram" for hierarchy "dataram:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataram:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dataram:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dataram:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../fir_data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7t3.tdf
    Info (12023): Found entity 1: altsyncram_t7t3
Info (12128): Elaborating entity "altsyncram_t7t3" for hierarchy "dataram:inst1|altsyncram:altsyncram_component|altsyncram_t7t3:auto_generated"
Info (12128): Elaborating entity "checksum" for hierarchy "checksum:inst4"
Warning (10230): Verilog HDL assignment warning at checksum.v(32): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "instrom" for hierarchy "instrom:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instrom:inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instrom:inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instrom:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../fir.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "172"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otr3.tdf
    Info (12023): Found entity 1: altsyncram_otr3
Info (12128): Elaborating entity "altsyncram_otr3" for hierarchy "instrom:inst2|altsyncram:altsyncram_component|altsyncram_otr3:auto_generated"
Info (12128): Elaborating entity "pc_init" for hierarchy "pc_init:inst5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nt14.tdf
    Info (12023): Found entity 1: altsyncram_nt14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf
    Info (12023): Found entity 1: mux_lrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hfi.tdf
    Info (12023): Found entity 1: cntr_hfi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info (12023): Found entity 1: cmpr_kfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf
    Info (12023): Found entity 1: cntr_c5j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf
    Info (12023): Found entity 1: cntr_8fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|Mult0"
Info (12130): Elaborated megafunction instantiation "toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf
    Info (12023): Found entity 1: mult_r4t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "toplevel:inst|fu_mul_always_2:fu_MUL|mul_arith:fu_arch|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out8"
Info (13014): Ignored 70 buffer(s)
    Info (13019): Ignored 70 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register toplevel:inst|toplevel_ifetch:inst_fetch|reset_cntr[0] will power up to Low
    Critical Warning (18010): Register toplevel:inst|toplevel_ifetch:inst_fetch|reset_cntr[31] will power up to Low
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file /home/user/ASSP_2021/fir/quartus/output_files/tta.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 158 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7959 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 7636 logic cells
    Info (21064): Implemented 306 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 466 megabytes
    Info: Processing ended: Thu Nov  4 19:08:56 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/user/ASSP_2021/fir/quartus/output_files/tta.map.smsg.


