Timing Analyzer report for Smart_traffic_light
Sat Jan  4 01:35:05 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'
 13. Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 14. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 15. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 16. Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 17. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 18. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 19. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 20. Slow 1200mV 85C Model Setup: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'
 21. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 22. Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 23. Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 24. Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 25. Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 26. Slow 1200mV 85C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'
 27. Slow 1200mV 85C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 28. Slow 1200mV 85C Model Setup: 'i_CLK'
 29. Slow 1200mV 85C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'
 30. Slow 1200mV 85C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'
 31. Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 32. Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 33. Slow 1200mV 85C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'
 34. Slow 1200mV 85C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'
 35. Slow 1200mV 85C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'
 36. Slow 1200mV 85C Model Hold: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'
 37. Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 38. Slow 1200mV 85C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 39. Slow 1200mV 85C Model Hold: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'
 40. Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 41. Slow 1200mV 85C Model Hold: 'i_CLK'
 42. Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 43. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 44. Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 45. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 46. Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 47. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 48. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 49. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 50. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 51. Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 52. Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 53. Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 54. Slow 1200mV 85C Model Metastability Summary
 55. Slow 1200mV 0C Model Fmax Summary
 56. Slow 1200mV 0C Model Setup Summary
 57. Slow 1200mV 0C Model Hold Summary
 58. Slow 1200mV 0C Model Recovery Summary
 59. Slow 1200mV 0C Model Removal Summary
 60. Slow 1200mV 0C Model Minimum Pulse Width Summary
 61. Slow 1200mV 0C Model Setup: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'
 62. Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 63. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 64. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 65. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 66. Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 67. Slow 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'
 68. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 69. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 70. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
 71. Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
 72. Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 73. Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 74. Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 75. Slow 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'
 76. Slow 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 77. Slow 1200mV 0C Model Setup: 'i_CLK'
 78. Slow 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'
 79. Slow 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'
 80. Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 81. Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 82. Slow 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'
 83. Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
 84. Slow 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'
 85. Slow 1200mV 0C Model Hold: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'
 86. Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
 87. Slow 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
 88. Slow 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'
 89. Slow 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'
 90. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
 91. Slow 1200mV 0C Model Hold: 'i_CLK'
 92. Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 93. Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 94. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
 95. Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
 96. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
 97. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
 98. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
 99. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
100. Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
101. Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
102. Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
103. Slow 1200mV 0C Model Metastability Summary
104. Fast 1200mV 0C Model Setup Summary
105. Fast 1200mV 0C Model Hold Summary
106. Fast 1200mV 0C Model Recovery Summary
107. Fast 1200mV 0C Model Removal Summary
108. Fast 1200mV 0C Model Minimum Pulse Width Summary
109. Fast 1200mV 0C Model Setup: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'
110. Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
111. Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
112. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
113. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
114. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
115. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
116. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
117. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
118. Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
119. Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
120. Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
121. Fast 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'
122. Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
123. Fast 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'
124. Fast 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
125. Fast 1200mV 0C Model Setup: 'i_CLK'
126. Fast 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'
127. Fast 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'
128. Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
129. Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
130. Fast 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'
131. Fast 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'
132. Fast 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'
133. Fast 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'
134. Fast 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'
135. Fast 1200mV 0C Model Hold: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'
136. Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'
137. Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'
138. Fast 1200mV 0C Model Hold: 'i_CLK'
139. Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'
140. Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'
141. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'
142. Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'
143. Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'
144. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'
145. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'
146. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'
147. Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'
148. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'
149. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'
150. Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'
151. Fast 1200mV 0C Model Metastability Summary
152. Multicorner Timing Analysis Summary
153. Board Trace Model Assignments
154. Input Transition Times
155. Signal Integrity Metrics (Slow 1200mv 0c Model)
156. Signal Integrity Metrics (Slow 1200mv 85c Model)
157. Signal Integrity Metrics (Fast 1200mv 0c Model)
158. Setup Transfers
159. Hold Transfers
160. Report TCCS
161. Report RSKM
162. Unconstrained Paths Summary
163. Clock Status Summary
164. Unconstrained Input Ports
165. Unconstrained Output Ports
166. Unconstrained Input Ports
167. Unconstrained Output Ports
168. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Smart_traffic_light                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.6%      ;
;     Processor 3            ;   5.1%      ;
;     Processor 4            ;   2.6%      ;
;     Processors 5-6         ;   1.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK }                                                             ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK }                                                            ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIV:c_STL_CLK|CLK }                                                                                   ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK }                                                        ;
; i_CLK                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLK }                                                                                                   ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK }                                                   ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK }                      ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK } ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK }                                                                      ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK }                                                                      ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK }                                                                      ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK }                                                                      ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK }                                                                     ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK }                                                            ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                      ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                              ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 10.83 MHz  ; 10.83 MHz       ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ;                                                ;
; 102.76 MHz ; 102.76 MHz      ; CLK_DIV:c_STL_CLK|CLK                                                                                   ;                                                ;
; 169.92 MHz ; 169.92 MHz      ; i_CLK                                                                                                   ;                                                ;
; 179.99 MHz ; 179.99 MHz      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ;                                                ;
; 219.54 MHz ; 219.54 MHz      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ;                                                ;
; 283.53 MHz ; 283.53 MHz      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 289.77 MHz ; 289.77 MHz      ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 293.0 MHz  ; 293.0 MHz       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 294.9 MHz  ; 294.9 MHz       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 301.02 MHz ; 301.02 MHz      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 302.94 MHz ; 302.94 MHz      ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 326.8 MHz  ; 326.8 MHz       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ;                                                ;
; 326.48 MHz ; 326.48 MHz      ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 331.13 MHz ; 331.13 MHz      ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 333.89 MHz ; 333.89 MHz      ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 347.71 MHz ; 347.71 MHz      ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 363.11 MHz ; 363.11 MHz      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 366.03 MHz ; 366.03 MHz      ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 387.75 MHz ; 387.75 MHz      ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ;                                                ;
; 394.48 MHz ; 394.48 MHz      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ;                                                ;
; 457.88 MHz ; 402.09 MHz      ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                               ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -91.329 ; -1184.823     ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -34.462 ; -43.797       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -34.161 ; -42.607       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -34.133 ; -42.464       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -34.069 ; -42.367       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -34.067 ; -43.493       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.931 ; -42.877       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.899 ; -42.064       ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -33.885 ; -407.609      ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.865 ; -43.728       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.799 ; -43.363       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -33.713 ; -44.293       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -32.693 ; -41.040       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -31.726 ; -41.861       ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; -8.731  ; -1157.681     ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -7.176  ; -52.504       ;
; i_CLK                                                                                                   ; -4.885  ; -537.960      ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -4.556  ; -157.419      ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -2.060  ; -11.022       ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -1.535  ; -14.339       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -1.184  ; -10.894       ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 0.432 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 0.452 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.452 ; 0.000         ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; 0.452 ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; 0.453 ; 0.000         ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 0.453 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 0.453 ; 0.000         ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; 0.454 ; 0.000         ;
; i_CLK                                                                                                   ; 0.715 ; 0.000         ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.739 ; 0.000         ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.751 ; 0.000         ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.795 ; 0.000         ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.795 ; 0.000         ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.800 ; 0.000         ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.801 ; 0.000         ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.801 ; 0.000         ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.801 ; 0.000         ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.801 ; 0.000         ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.802 ; 0.000         ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.803 ; 0.000         ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.803 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -4.000 ; -239.525      ;
; i_CLK                                                                                                   ; -3.000 ; -223.076      ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; -1.487 ; -272.121      ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -1.487 ; -95.168       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -1.487 ; -63.941       ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -1.487 ; -25.279       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -1.487 ; -25.279       ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -1.487 ; -19.331       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -1.487 ; -14.870       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'                                                                                                                                                ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.329 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.382     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.035 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.088     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.075     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[0]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[1]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[2]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[3]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[4]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[5]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[6]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[7]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[8]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[9]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[10] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[11] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[12] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[13] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[14] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[15] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[16] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -91.013 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[17] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.050      ; 92.064     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.984 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 92.037     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.889 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.942     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
; -90.877 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.052      ; 91.930     ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -34.462 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.027     ; 33.446     ;
; -34.434 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.027     ; 33.418     ;
; -34.311 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.027     ; 33.295     ;
; -34.189 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.027     ; 33.173     ;
; -34.184 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.520     ; 32.675     ;
; -34.159 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.520     ; 32.650     ;
; -34.127 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.520     ; 32.618     ;
; -34.065 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.027     ; 33.049     ;
; -2.322  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 3.235      ;
; -2.228  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 3.141      ;
; -2.184  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 3.097      ;
; -2.081  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.994      ;
; -2.034  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.947      ;
; -2.022  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.935      ;
; -1.909  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.822      ;
; -1.875  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.788      ;
; -1.858  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.824      ;
; -1.847  ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.638     ; 1.220      ;
; -1.796  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.760      ;
; -1.777  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.690      ;
; -1.638  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.551      ;
; -1.590  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.556      ;
; -1.589  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.553      ;
; -1.573  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.537      ;
; -1.542  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.506      ;
; -1.508  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.030     ; 2.499      ;
; -1.505  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.469      ;
; -1.430  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.394      ;
; -1.427  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.391      ;
; -1.353  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.317      ;
; -1.244  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.208      ;
; -1.214  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.030     ; 2.205      ;
; -1.165  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.129      ;
; -1.155  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.119      ;
; -1.052  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.016      ;
; -1.035  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.999      ;
; -1.034  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.030     ; 2.025      ;
; -1.018  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.982      ;
; -0.989  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.953      ;
; -0.926  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.892      ;
; -0.920  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.884      ;
; -0.897  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.861      ;
; -0.889  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.853      ;
; -0.888  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.854      ;
; -0.509  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.030     ; 1.500      ;
; -0.335  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.307      ;
; -0.313  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.285      ;
; -0.312  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.284      ;
; -0.311  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -34.161 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.008     ; 33.164     ;
; -34.133 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.008     ; 33.136     ;
; -34.010 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.008     ; 33.013     ;
; -33.888 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.008     ; 32.891     ;
; -33.883 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.501     ; 32.393     ;
; -33.858 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.501     ; 32.368     ;
; -33.826 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.501     ; 32.336     ;
; -33.764 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.008     ; 32.767     ;
; -2.394  ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.611     ; 1.794      ;
; -1.995  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 3.202      ;
; -1.880  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 3.087      ;
; -1.859  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.825      ;
; -1.784  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 2.991      ;
; -1.776  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.742      ;
; -1.723  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.689      ;
; -1.719  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 2.926      ;
; -1.629  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.595      ;
; -1.604  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.570      ;
; -1.601  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 2.808      ;
; -1.580  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.546      ;
; -1.569  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.535      ;
; -1.514  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.480      ;
; -1.488  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.454      ;
; -1.486  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.452      ;
; -1.486  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 2.693      ;
; -1.459  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.425      ;
; -1.378  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.344      ;
; -1.307  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.273      ;
; -1.148  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.114      ;
; -1.065  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.031      ;
; -1.042  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.008      ;
; -1.012  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.978      ;
; -1.007  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.973      ;
; -0.972  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.938      ;
; -0.918  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.884      ;
; -0.914  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.880      ;
; -0.897  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.863      ;
; -0.896  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.862      ;
; -0.728  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.694      ;
; -0.702  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.668      ;
; -0.694  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.660      ;
; -0.532  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.498      ;
; -0.528  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.494      ;
; -0.437  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.186      ; 1.644      ;
; -0.389  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.355      ;
; -0.333  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.305      ;
; -0.328  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.300      ;
; -0.307  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.279      ;
; -0.297  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.269      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -34.133 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.049     ; 33.095     ;
; -34.105 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.049     ; 33.067     ;
; -33.982 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.049     ; 32.944     ;
; -33.860 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.049     ; 32.822     ;
; -33.855 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.542     ; 32.324     ;
; -33.830 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.542     ; 32.299     ;
; -33.798 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.542     ; 32.267     ;
; -33.736 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.049     ; 32.698     ;
; -2.246  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.670     ; 1.587      ;
; -1.876  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 3.039      ;
; -1.872  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.838      ;
; -1.777  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.743      ;
; -1.739  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.705      ;
; -1.638  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.604      ;
; -1.627  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 2.790      ;
; -1.604  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.570      ;
; -1.580  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.546      ;
; -1.526  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.492      ;
; -1.503  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 2.666      ;
; -1.490  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.456      ;
; -1.454  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.420      ;
; -1.437  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 2.600      ;
; -1.429  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.395      ;
; -1.393  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.359      ;
; -1.334  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.300      ;
; -1.328  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 2.491      ;
; -1.308  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.274      ;
; -1.297  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 2.460      ;
; -1.160  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.126      ;
; -1.065  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.031      ;
; -1.042  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.008      ;
; -1.027  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.993      ;
; -1.017  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.983      ;
; -1.015  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.981      ;
; -0.984  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.950      ;
; -0.926  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.892      ;
; -0.896  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.862      ;
; -0.892  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.858      ;
; -0.838  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.804      ;
; -0.834  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.800      ;
; -0.697  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.663      ;
; -0.680  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.646      ;
; -0.525  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.491      ;
; -0.521  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.487      ;
; -0.350  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.142      ; 1.513      ;
; -0.334  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.306      ;
; -0.328  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.300      ;
; -0.322  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.294      ;
; -0.309  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -34.069 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.669     ; 33.411     ;
; -34.041 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.669     ; 33.383     ;
; -33.918 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.669     ; 33.260     ;
; -33.796 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.669     ; 33.138     ;
; -33.791 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.162     ; 32.640     ;
; -33.766 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.162     ; 32.615     ;
; -33.734 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.162     ; 32.583     ;
; -33.672 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.669     ; 33.014     ;
; -1.754  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.720      ;
; -1.712  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.678      ;
; -1.698  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.664      ;
; -1.629  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.595      ;
; -1.601  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.567      ;
; -1.575  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.541      ;
; -1.561  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.527      ;
; -1.553  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 3.096      ;
; -1.486  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 3.029      ;
; -1.469  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.435      ;
; -1.462  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.428      ;
; -1.435  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.401      ;
; -1.418  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.384      ;
; -1.406  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 2.949      ;
; -1.361  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 2.904      ;
; -1.337  ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.280     ; 1.068      ;
; -1.335  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.301      ;
; -1.333  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.299      ;
; -1.304  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 2.847      ;
; -1.246  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 2.789      ;
; -1.148  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.114      ;
; -1.065  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.031      ;
; -1.042  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.008      ;
; -1.039  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.005      ;
; -1.039  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.005      ;
; -1.011  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.977      ;
; -0.972  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.938      ;
; -0.905  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.896  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.862      ;
; -0.889  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.855      ;
; -0.882  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.848      ;
; -0.882  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.848      ;
; -0.735  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.701      ;
; -0.716  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.682      ;
; -0.711  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.677      ;
; -0.677  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.643      ;
; -0.328  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.300      ;
; -0.324  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.296      ;
; -0.307  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.279      ;
; -0.297  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.269      ;
; -0.230  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.522      ; 1.773      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -34.067 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.990     ; 33.088     ;
; -34.039 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.990     ; 33.060     ;
; -33.916 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.990     ; 32.937     ;
; -33.794 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.990     ; 32.815     ;
; -33.789 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.483     ; 32.317     ;
; -33.764 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.483     ; 32.292     ;
; -33.732 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.483     ; 32.260     ;
; -33.670 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.990     ; 32.691     ;
; -2.451  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 3.417      ;
; -2.344  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 3.310      ;
; -2.074  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 3.040      ;
; -2.035  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 3.001      ;
; -1.983  ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.611     ; 1.383      ;
; -1.915  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.881      ;
; -1.892  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.433     ; 2.480      ;
; -1.879  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.845      ;
; -1.793  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.759      ;
; -1.788  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.754      ;
; -1.759  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 3.057      ;
; -1.752  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.718      ;
; -1.709  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.675      ;
; -1.652  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 2.950      ;
; -1.645  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.611      ;
; -1.609  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.575      ;
; -1.605  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.571      ;
; -1.603  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 2.901      ;
; -1.563  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.529      ;
; -1.510  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 2.808      ;
; -1.499  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.465      ;
; -1.465  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.431      ;
; -1.461  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 2.759      ;
; -1.459  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.425      ;
; -1.371  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.277      ; 2.669      ;
; -1.169  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.135      ;
; -1.069  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.433     ; 1.657      ;
; -1.062  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.028      ;
; -1.040  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.006      ;
; -1.013  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.979      ;
; -0.993  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.959      ;
; -0.962  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.928      ;
; -0.953  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.433     ; 1.541      ;
; -0.936  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 1.872      ;
; -0.920  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.886      ;
; -0.897  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.863      ;
; -0.894  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.860      ;
; -0.337  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.309      ;
; -0.325  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.297      ;
; -0.319  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.291      ;
; -0.309  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -33.931 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.972     ; 32.970     ;
; -33.903 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.972     ; 32.942     ;
; -33.780 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.972     ; 32.819     ;
; -33.658 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.972     ; 32.697     ;
; -33.653 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.465     ; 32.199     ;
; -33.628 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.465     ; 32.174     ;
; -33.596 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.465     ; 32.142     ;
; -33.534 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.972     ; 32.573     ;
; -2.694  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.602     ; 2.103      ;
; -2.063  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.963      ;
; -2.022  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.922      ;
; -1.971  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.871      ;
; -1.924  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.824      ;
; -1.917  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.817      ;
; -1.871  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.771      ;
; -1.830  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.795      ;
; -1.820  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.720      ;
; -1.778  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.678      ;
; -1.769  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.669      ;
; -1.647  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.613      ;
; -1.630  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.121     ; 2.530      ;
; -1.571  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.537      ;
; -1.500  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.466      ;
; -1.463  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 2.457      ;
; -1.432  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.398      ;
; -1.422  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.388      ;
; -1.417  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.383      ;
; -1.355  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.321      ;
; -1.334  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.300      ;
; -1.294  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.259      ;
; -1.163  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.129      ;
; -1.065  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.031      ;
; -1.064  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.030      ;
; -1.042  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 2.008      ;
; -1.028  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.993      ;
; -1.025  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.990      ;
; -1.012  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.978      ;
; -1.005  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.999      ;
; -0.993  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.987      ;
; -0.987  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.953      ;
; -0.931  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.897      ;
; -0.919  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.885      ;
; -0.896  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.862      ;
; -0.896  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.055     ; 1.862      ;
; -0.533  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.027     ; 1.527      ;
; -0.328  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.300      ;
; -0.326  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.298      ;
; -0.312  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.284      ;
; -0.308  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.280      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -33.899 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.324     ; 33.586     ;
; -33.871 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.324     ; 33.558     ;
; -33.748 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.324     ; 33.435     ;
; -33.626 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.324     ; 33.313     ;
; -33.621 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.817     ; 32.815     ;
; -33.596 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.817     ; 32.790     ;
; -33.564 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.817     ; 32.758     ;
; -33.502 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.324     ; 33.189     ;
; -2.020  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 3.912      ;
; -1.943  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 3.835      ;
; -1.811  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 3.703      ;
; -1.719  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.686      ;
; -1.697  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 3.589      ;
; -1.623  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.590      ;
; -1.601  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.568      ;
; -1.591  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.558      ;
; -1.576  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.543      ;
; -1.543  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 3.435      ;
; -1.524  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.491      ;
; -1.483  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.450      ;
; -1.474  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 3.366      ;
; -1.453  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.420      ;
; -1.427  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.394      ;
; -1.381  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.348      ;
; -1.334  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.301      ;
; -1.331  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.298      ;
; -1.331  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.945     ; 1.397      ;
; -1.310  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.277      ;
; -1.158  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.125      ;
; -1.062  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.029      ;
; -1.040  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.007      ;
; -1.015  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.982      ;
; -0.982  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.949      ;
; -0.922  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.889      ;
; -0.894  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.861      ;
; -0.892  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.859      ;
; -0.892  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.859      ;
; -0.855  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.822      ;
; -0.844  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.811      ;
; -0.733  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.700      ;
; -0.691  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.658      ;
; -0.578  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.871      ; 2.470      ;
; -0.520  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.487      ;
; -0.517  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.484      ;
; -0.517  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.484      ;
; -0.329  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.301      ;
; -0.326  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.298      ;
; -0.311  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
; -0.309  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'                                                                                                                                                            ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                        ; Launch Clock                                 ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -33.885 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.463     ;
; -33.870 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.448     ;
; -33.701 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 35.273     ;
; -33.686 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 35.258     ;
; -33.664 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.242     ;
; -33.576 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.154     ;
; -33.546 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.124     ;
; -33.540 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.118     ;
; -33.527 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 35.105     ;
; -33.480 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 35.052     ;
; -33.392 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 34.964     ;
; -33.362 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 34.934     ;
; -33.356 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 34.928     ;
; -33.343 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 34.915     ;
; -33.323 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.577      ; 34.901     ;
; -33.139 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 34.711     ;
; -32.494 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 34.065     ;
; -32.492 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 34.063     ;
; -32.491 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 34.062     ;
; -32.479 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 34.050     ;
; -32.477 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 34.048     ;
; -32.476 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 34.047     ;
; -32.273 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.844     ;
; -32.271 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.842     ;
; -32.270 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.841     ;
; -32.185 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.756     ;
; -32.183 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.754     ;
; -32.182 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.753     ;
; -32.155 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.726     ;
; -32.153 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.724     ;
; -32.152 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.723     ;
; -32.149 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.720     ;
; -32.147 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.718     ;
; -32.146 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.717     ;
; -32.136 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.707     ;
; -32.134 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.705     ;
; -32.133 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.704     ;
; -31.932 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.503     ;
; -31.930 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.501     ;
; -31.929 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.570      ; 33.500     ;
; -31.544 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 33.116     ;
; -31.529 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 33.101     ;
; -31.323 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.895     ;
; -31.235 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.807     ;
; -31.205 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.777     ;
; -31.199 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.771     ;
; -31.186 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.758     ;
; -31.136 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.708     ;
; -31.121 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.693     ;
; -30.982 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.554     ;
; -30.915 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.487     ;
; -30.838 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.410     ;
; -30.827 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.399     ;
; -30.823 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.395     ;
; -30.797 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.369     ;
; -30.791 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.363     ;
; -30.778 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.350     ;
; -30.617 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.189     ;
; -30.574 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.146     ;
; -30.529 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.101     ;
; -30.499 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.071     ;
; -30.493 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.065     ;
; -30.480 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 32.052     ;
; -30.276 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.571      ; 31.848     ;
; -6.080  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 7.073      ;
; -6.056  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 7.049      ;
; -6.032  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 7.025      ;
; -5.971  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.964      ;
; -5.970  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.963      ;
; -5.967  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.958      ;
; -5.948  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.941      ;
; -5.942  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.935      ;
; -5.939  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.932      ;
; -5.931  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.924      ;
; -5.922  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.545      ; 7.468      ;
; -5.921  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.914      ;
; -5.883  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.007     ; 6.877      ;
; -5.882  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.873      ;
; -5.873  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.866      ;
; -5.859  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.850      ;
; -5.846  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.839      ;
; -5.836  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.827      ;
; -5.835  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.007     ; 6.829      ;
; -5.823  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.816      ;
; -5.816  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.545      ; 7.362      ;
; -5.811  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.804      ;
; -5.798  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.791      ;
; -5.780  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.008     ; 6.773      ;
; -5.773  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.007     ; 6.767      ;
; -5.742  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.007     ; 6.736      ;
; -5.699  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.690      ;
; -5.688  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[24] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.538      ; 7.227      ;
; -5.658  ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.547      ; 7.206      ;
; -5.634  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.545      ; 7.180      ;
; -5.606  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.597      ;
; -5.589  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.580      ;
; -5.583  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; -0.010     ; 6.574      ;
; -5.568  ; Flow_counter:WEST_EAST|CAR_FLOW[4]   ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.547      ; 7.116      ;
; -5.540  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[7] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.545      ; 7.086      ;
; -5.535  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.545      ; 7.081      ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -33.865 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.809     ; 33.067     ;
; -33.837 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.809     ; 33.039     ;
; -33.714 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.809     ; 32.916     ;
; -33.592 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.809     ; 32.794     ;
; -33.587 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.302     ; 32.296     ;
; -33.562 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.302     ; 32.271     ;
; -33.530 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.302     ; 32.239     ;
; -33.468 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.809     ; 32.670     ;
; -2.301  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 3.268      ;
; -2.245  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 3.201      ;
; -2.209  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 3.165      ;
; -2.142  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 3.098      ;
; -2.112  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 3.068      ;
; -2.101  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 3.057      ;
; -2.070  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 3.026      ;
; -2.003  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 2.959      ;
; -1.980  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 2.916      ;
; -1.967  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 2.923      ;
; -1.952  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 2.908      ;
; -1.894  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.861      ;
; -1.827  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.794      ;
; -1.818  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.065     ; 2.774      ;
; -1.791  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.758      ;
; -1.779  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.746      ;
; -1.759  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.726      ;
; -1.752  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.719      ;
; -1.682  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.649      ;
; -1.642  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.609      ;
; -1.588  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.555      ;
; -1.504  ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.416     ; 1.099      ;
; -1.498  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.465      ;
; -1.448  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 2.384      ;
; -1.377  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.344      ;
; -1.306  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.273      ;
; -1.279  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 2.215      ;
; -1.161  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.128      ;
; -1.064  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.031      ;
; -1.040  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.007      ;
; -1.022  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.989      ;
; -1.016  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.085     ; 1.952      ;
; -0.985  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.952      ;
; -0.919  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.886      ;
; -0.896  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.863      ;
; -0.894  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.861      ;
; -0.879  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.846      ;
; -0.328  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.300      ;
; -0.326  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.298      ;
; -0.319  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.291      ;
; -0.311  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.283      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -33.799 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.704     ; 33.106     ;
; -33.771 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.704     ; 33.078     ;
; -33.648 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.704     ; 32.955     ;
; -33.526 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.704     ; 32.833     ;
; -33.521 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.197     ; 32.335     ;
; -33.496 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.197     ; 32.310     ;
; -33.464 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.197     ; 32.278     ;
; -33.402 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.704     ; 32.709     ;
; -2.391  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 3.253      ;
; -2.271  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 3.133      ;
; -2.231  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 3.093      ;
; -2.174  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.334     ; 1.851      ;
; -2.126  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.988      ;
; -2.098  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 3.065      ;
; -2.081  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.943      ;
; -2.044  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.906      ;
; -1.957  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.819      ;
; -1.899  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.761      ;
; -1.818  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.783      ;
; -1.802  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.664      ;
; -1.755  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.722      ;
; -1.670  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.637      ;
; -1.664  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.159     ; 2.526      ;
; -1.645  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.612      ;
; -1.630  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.004     ; 2.647      ;
; -1.609  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.576      ;
; -1.571  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 2.536      ;
; -1.517  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.484      ;
; -1.498  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.465      ;
; -1.443  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.410      ;
; -1.295  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.004     ; 2.312      ;
; -1.268  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.235      ;
; -1.159  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.126      ;
; -1.132  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.099      ;
; -1.072  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.039      ;
; -1.055  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.022      ;
; -1.026  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.004     ; 2.043      ;
; -1.014  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.981      ;
; -0.983  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.950      ;
; -0.917  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.884      ;
; -0.909  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.876      ;
; -0.895  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.862      ;
; -0.794  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.759      ;
; -0.668  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.004     ; 1.685      ;
; -0.521  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.056     ; 1.486      ;
; -0.336  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.308      ;
; -0.336  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.308      ;
; -0.310  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.282      ;
; -0.309  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.281      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -33.713 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.756     ; 32.968     ;
; -33.685 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.756     ; 32.940     ;
; -33.562 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.756     ; 32.817     ;
; -33.440 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.756     ; 32.695     ;
; -33.435 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.249     ; 32.197     ;
; -33.410 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.249     ; 32.172     ;
; -33.378 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.249     ; 32.140     ;
; -33.316 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.756     ; 32.571     ;
; -2.527  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 3.491      ;
; -2.471  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.504      ;
; -2.381  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.414      ;
; -2.361  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.394      ;
; -2.304  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.337      ;
; -2.284  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.317      ;
; -2.221  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.254      ;
; -2.201  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.234      ;
; -2.161  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.194      ;
; -2.134  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.167      ;
; -2.093  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 3.056      ;
; -2.085  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 3.048      ;
; -2.071  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.186     ; 2.906      ;
; -2.033  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.997      ;
; -1.980  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.013      ;
; -1.978  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.941      ;
; -1.969  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.932      ;
; -1.958  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.921      ;
; -1.851  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.814      ;
; -1.773  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.736      ;
; -1.671  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 2.635      ;
; -1.646  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.609      ;
; -1.605  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.568      ;
; -1.538  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.186     ; 2.373      ;
; -1.501  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.464      ;
; -1.462  ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.359     ; 1.114      ;
; -1.271  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.186     ; 2.106      ;
; -1.243  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.186     ; 2.078      ;
; -1.175  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.138      ;
; -1.078  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.041      ;
; -1.061  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 2.024      ;
; -1.015  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 1.978      ;
; -1.006  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.057     ; 1.970      ;
; -0.999  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 1.962      ;
; -0.928  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 1.891      ;
; -0.915  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 1.878      ;
; -0.894  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.058     ; 1.857      ;
; -0.338  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.310      ;
; -0.326  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.298      ;
; -0.321  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.293      ;
; -0.308  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.280      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -32.693 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.319     ; 32.385     ;
; -32.665 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.319     ; 32.357     ;
; -32.542 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.319     ; 32.234     ;
; -32.420 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.319     ; 32.112     ;
; -32.415 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.812     ; 31.614     ;
; -32.390 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.812     ; 31.589     ;
; -32.358 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.812     ; 31.557     ;
; -32.296 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.319     ; 31.988     ;
; -1.896  ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.940     ; 1.967      ;
; -1.732  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.699      ;
; -1.620  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.587      ;
; -1.601  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.568      ;
; -1.590  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.557      ;
; -1.573  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.540      ;
; -1.548  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 3.445      ;
; -1.537  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.504      ;
; -1.480  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.447      ;
; -1.478  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.445      ;
; -1.459  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 3.356      ;
; -1.457  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.424      ;
; -1.439  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 3.336      ;
; -1.430  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.397      ;
; -1.378  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.345      ;
; -1.377  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 3.274      ;
; -1.332  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.299      ;
; -1.311  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.278      ;
; -1.192  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 3.089      ;
; -1.170  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.137      ;
; -1.160  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 3.057      ;
; -1.058  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.025      ;
; -1.039  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 2.006      ;
; -1.014  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.981      ;
; -1.011  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.978      ;
; -0.994  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.961      ;
; -0.993  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.960      ;
; -0.982  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.949      ;
; -0.918  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.885      ;
; -0.895  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.862      ;
; -0.893  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.860      ;
; -0.706  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.673      ;
; -0.706  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.673      ;
; -0.700  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.667      ;
; -0.537  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.504      ;
; -0.386  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.054     ; 1.353      ;
; -0.326  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.298      ;
; -0.322  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.294      ;
; -0.320  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.292      ;
; -0.308  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.280      ;
; -0.230  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.876      ; 2.127      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -31.726 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 32.757     ;
; -31.698 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 32.729     ;
; -31.575 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 32.606     ;
; -31.453 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 32.484     ;
; -31.448 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.463     ; 31.986     ;
; -31.423 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.463     ; 31.961     ;
; -31.391 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.463     ; 31.929     ;
; -31.329 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.030      ; 32.360     ;
; -2.413  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.335      ;
; -2.392  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.314      ;
; -2.317  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.239      ;
; -2.238  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.160      ;
; -2.134  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.056      ;
; -2.129  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.051      ;
; -2.125  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 3.047      ;
; -2.064  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.984      ;
; -2.008  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.929      ;
; -1.967  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.568     ; 2.400      ;
; -1.834  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.755      ;
; -1.714  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.636      ;
; -1.651  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.568     ; 2.084      ;
; -1.646  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.567      ;
; -1.582  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.503      ;
; -1.545  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.389      ; 2.935      ;
; -1.502  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.422      ;
; -1.472  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.081     ; 2.392      ;
; -1.430  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.569     ; 1.862      ;
; -1.424  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.345      ;
; -1.390  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.312      ;
; -1.356  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.277      ;
; -1.334  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.079     ; 2.256      ;
; -1.309  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.390      ; 2.700      ;
; -1.216  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.137      ;
; -1.200  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.390      ; 2.591      ;
; -1.151  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.390      ; 2.542      ;
; -1.107  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.028      ;
; -1.084  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.005      ;
; -1.058  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.979      ;
; -1.040  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.961      ;
; -1.007  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.390      ; 2.398      ;
; -0.959  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.099     ; 1.861      ;
; -0.938  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.859      ;
; -0.910  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.390      ; 2.301      ;
; -0.777  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.698      ;
; -0.688  ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.423      ; 2.112      ;
; -0.378  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.299      ;
; -0.376  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.297      ;
; -0.371  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.292      ;
; -0.360  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.281      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                   ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -8.731 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 10.109     ;
; -8.731 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 10.109     ;
; -8.731 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 10.109     ;
; -8.654 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 10.024     ;
; -8.654 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 10.024     ;
; -8.654 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 10.024     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.625 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 10.031     ;
; -8.600 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.970      ;
; -8.600 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.970      ;
; -8.600 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.970      ;
; -8.587 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.965      ;
; -8.587 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.965      ;
; -8.587 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.965      ;
; -8.564 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.942      ;
; -8.564 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.942      ;
; -8.564 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.942      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.548 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.946      ;
; -8.515 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.943      ;
; -8.515 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.943      ;
; -8.515 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.943      ;
; -8.514 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.942      ;
; -8.514 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.942      ;
; -8.514 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.942      ;
; -8.514 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.942      ;
; -8.513 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.941      ;
; -8.513 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.941      ;
; -8.513 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.427      ; 9.941      ;
; -8.512 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; TRLH_EW_EN[0]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.077     ; 9.436      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.504 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.397      ; 9.902      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.491 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.897      ;
; -8.489 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; TRLH_EW_EN[0]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.085     ; 9.405      ;
; -8.476 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; TRLH_EW_EN[0]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.077     ; 9.400      ;
; -8.471 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.849      ;
; -8.471 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.849      ;
; -8.471 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.377      ; 9.849      ;
; -8.466 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.836      ;
; -8.466 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.836      ;
; -8.466 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.836      ;
; -8.463 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[3] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.833      ;
; -8.463 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[3] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.833      ;
; -8.463 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[3] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.369      ; 9.833      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
; -8.458 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.405      ; 9.864      ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.176 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.923      ;
; -7.147 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.894      ;
; -7.145 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.892      ;
; -7.091 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.838      ;
; -7.068 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.815      ;
; -7.062 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.809      ;
; -7.060 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.807      ;
; -7.045 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.792      ;
; -7.039 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.786      ;
; -7.037 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.784      ;
; -7.016 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.763      ;
; -7.014 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.761      ;
; -7.014 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.761      ;
; -7.011 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.758      ;
; -6.992 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.739      ;
; -6.989 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.736      ;
; -6.946 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.693      ;
; -6.944 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.691      ;
; -6.940 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.687      ;
; -6.929 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.676      ;
; -6.906 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.653      ;
; -6.903 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.650      ;
; -6.884 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.631      ;
; -6.882 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.629      ;
; -6.881 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.628      ;
; -6.881 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.628      ;
; -6.878 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.625      ;
; -6.877 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.624      ;
; -6.487 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.234      ;
; -6.458 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.205      ;
; -6.456 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.203      ;
; -6.397 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.144      ;
; -6.395 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.142      ;
; -6.391 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.138      ;
; -6.357 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 7.104      ;
; -5.612 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.359      ;
; -5.583 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.330      ;
; -5.581 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.328      ;
; -5.529 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.276      ;
; -5.527 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.274      ;
; -5.523 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.270      ;
; -5.489 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 6.236      ;
; -4.174 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.921      ;
; -4.172 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.919      ;
; -4.170 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.917      ;
; -4.169 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.916      ;
; -4.168 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.915      ;
; -4.168 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.915      ;
; -4.165 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.912      ;
; -4.091 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.838      ;
; -4.089 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.836      ;
; -4.087 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.834      ;
; -4.086 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.833      ;
; -4.085 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.832      ;
; -4.085 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.832      ;
; -4.082 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.254     ; 4.829      ;
; -1.579 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.971      ;
; -1.552 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.944      ;
; -1.530 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.922      ;
; -1.422 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.814      ;
; -1.419 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.811      ;
; -1.417 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.809      ;
; -1.417 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.809      ;
; -1.413 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.805      ;
; -1.379 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.771      ;
; -1.377 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.769      ;
; -1.281 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.673      ;
; -1.280 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.672      ;
; -1.277 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.669      ;
; -1.265 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.391      ; 2.657      ;
; -0.609 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.529      ;
; -0.608 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.528      ;
; -0.607 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.527      ;
; -0.604 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.524      ;
; -0.602 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.522      ;
; -0.418 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.338      ;
; -0.414 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.334      ;
; -0.360 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.280      ;
; -0.337 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 1.257      ;
; 0.062  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLK'                                                                                                                         ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.885 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.782      ;
; -4.856 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.763      ;
; -4.817 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.712      ;
; -4.789 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.700      ;
; -4.760 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.681      ;
; -4.753 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.650      ;
; -4.742 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.653      ;
; -4.731 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.628      ;
; -4.724 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.631      ;
; -4.721 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.630      ;
; -4.713 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.634      ;
; -4.702 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.609      ;
; -4.689 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.103     ; 5.587      ;
; -4.685 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.580      ;
; -4.674 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.583      ;
; -4.668 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.565      ;
; -4.663 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.558      ;
; -4.639 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.546      ;
; -4.626 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.063     ; 5.564      ;
; -4.600 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.495      ;
; -4.593 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.505      ;
; -4.583 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.480      ;
; -4.557 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.103     ; 5.455      ;
; -4.554 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.461      ;
; -4.546 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.458      ;
; -4.535 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.103     ; 5.433      ;
; -4.534 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.445      ;
; -4.532 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.443      ;
; -4.530 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 5.482      ;
; -4.520 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.431      ;
; -4.515 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.412      ;
; -4.515 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.410      ;
; -4.511 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.423      ;
; -4.505 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.426      ;
; -4.503 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.424      ;
; -4.494 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.063     ; 5.432      ;
; -4.491 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.402      ;
; -4.486 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.393      ;
; -4.483 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 5.435      ;
; -4.472 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.103     ; 5.370      ;
; -4.472 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.063     ; 5.410      ;
; -4.469 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.381      ;
; -4.466 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.375      ;
; -4.465 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.362      ;
; -4.464 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.373      ;
; -4.462 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.383      ;
; -4.455 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.361      ;
; -4.447 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.342      ;
; -4.445 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.356      ;
; -4.436 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 5.366      ;
; -4.436 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.343      ;
; -4.424 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.076     ; 5.349      ;
; -4.423 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.332      ;
; -4.416 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.337      ;
; -4.415 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.075     ; 5.341      ;
; -4.409 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.063     ; 5.347      ;
; -4.405 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.316      ;
; -4.397 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.292      ;
; -4.388 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.299      ;
; -4.387 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.103     ; 5.285      ;
; -4.379 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.291      ;
; -4.379 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.290      ;
; -4.377 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.286      ;
; -4.377 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.076     ; 5.302      ;
; -4.377 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.288      ;
; -4.376 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.297      ;
; -4.374 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.271      ;
; -4.373 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.075     ; 5.299      ;
; -4.368 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.075     ; 5.294      ;
; -4.366 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.277      ;
; -4.359 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 5.279      ;
; -4.357 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.269      ;
; -4.353 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.104     ; 5.250      ;
; -4.350 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.271      ;
; -4.348 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.269      ;
; -4.345 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.252      ;
; -4.340 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.057     ; 5.284      ;
; -4.338 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.250      ;
; -4.337 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.246      ;
; -4.337 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.249      ;
; -4.336 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.248      ;
; -4.326 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.075     ; 5.252      ;
; -4.324 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.094     ; 5.231      ;
; -4.324 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.063     ; 5.262      ;
; -4.323 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.229      ;
; -4.319 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.103     ; 5.217      ;
; -4.315 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.227      ;
; -4.312 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.081     ; 5.232      ;
; -4.311 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.220      ;
; -4.309 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.218      ;
; -4.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.201      ;
; -4.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 5.234      ;
; -4.303 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.214      ;
; -4.301 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.207      ;
; -4.295 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.207      ;
; -4.294 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.089     ; 5.206      ;
; -4.293 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.057     ; 5.237      ;
; -4.285 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.106     ; 5.180      ;
; -4.282 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.071     ; 5.212      ;
; -4.280 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.090     ; 5.191      ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.556 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.476      ;
; -4.462 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.381      ;
; -4.460 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.379      ;
; -4.409 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.329      ;
; -4.407 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.327      ;
; -4.400 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.320      ;
; -4.398 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.318      ;
; -4.378 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.080     ; 5.299      ;
; -4.365 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.285      ;
; -4.343 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.263      ;
; -4.334 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.253      ;
; -4.333 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.252      ;
; -4.332 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.251      ;
; -4.331 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.250      ;
; -4.328 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.247      ;
; -4.326 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.245      ;
; -4.324 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.244      ;
; -4.323 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.242      ;
; -4.322 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.242      ;
; -4.321 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.240      ;
; -4.320 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.239      ;
; -4.308 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.227      ;
; -4.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.225      ;
; -4.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.080     ; 5.225      ;
; -4.299 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.218      ;
; -4.297 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.216      ;
; -4.290 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.210      ;
; -4.288 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.208      ;
; -4.282 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.201      ;
; -4.281 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.201      ;
; -4.280 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.199      ;
; -4.280 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.200      ;
; -4.279 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.199      ;
; -4.278 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.198      ;
; -4.275 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.195      ;
; -4.274 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.193      ;
; -4.273 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.193      ;
; -4.272 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.192      ;
; -4.272 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.191      ;
; -4.271 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.191      ;
; -4.270 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.190      ;
; -4.270 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.190      ;
; -4.270 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.190      ;
; -4.269 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.189      ;
; -4.268 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.188      ;
; -4.267 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.187      ;
; -4.266 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.186      ;
; -4.264 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.184      ;
; -4.261 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.181      ;
; -4.259 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.179      ;
; -4.258 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.178      ;
; -4.232 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.080     ; 5.153      ;
; -4.218 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.138      ;
; -4.201 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.121      ;
; -4.199 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.119      ;
; -4.196 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.116      ;
; -4.194 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.114      ;
; -4.193 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.113      ;
; -4.190 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.110      ;
; -4.187 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.080     ; 5.108      ;
; -4.185 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.105      ;
; -4.182 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.102      ;
; -4.181 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.100      ;
; -4.180 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.099      ;
; -4.180 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.099      ;
; -4.179 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.098      ;
; -4.178 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.097      ;
; -4.177 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.096      ;
; -4.175 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.095      ;
; -4.174 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.093      ;
; -4.173 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.093      ;
; -4.172 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.091      ;
; -4.171 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.090      ;
; -4.170 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.089      ;
; -4.169 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.088      ;
; -4.169 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.088      ;
; -4.168 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.087      ;
; -4.167 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.086      ;
; -4.166 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.085      ;
; -4.165 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.080     ; 5.086      ;
; -4.165 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.084      ;
; -4.163 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.082      ;
; -4.162 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.081      ;
; -4.162 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.082      ;
; -4.161 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.080      ;
; -4.160 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.080      ;
; -4.160 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.079      ;
; -4.159 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.078      ;
; -4.159 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.079      ;
; -4.158 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.077      ;
; -4.158 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.077      ;
; -4.157 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.076      ;
; -4.156 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.076      ;
; -4.156 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 5.076      ;
; -4.154 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.073      ;
; -4.154 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.073      ;
; -4.153 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.072      ;
; -4.152 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.071      ;
; -4.152 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.071      ;
; -4.151 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 5.070      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.060 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 2.978      ;
; -2.010 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[1]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.398     ; 2.613      ;
; -1.818 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 2.420      ;
; -1.817 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 2.735      ;
; -1.815 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 2.417      ;
; -1.699 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.398     ; 2.302      ;
; -1.638 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 2.240      ;
; -1.626 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.084     ; 2.543      ;
; -1.449 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.079     ; 2.371      ;
; -1.449 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.079     ; 2.371      ;
; -1.449 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.079     ; 2.371      ;
; -1.424 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 2.343      ;
; -1.424 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 2.343      ;
; -1.424 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 2.343      ;
; -1.329 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.084     ; 2.246      ;
; -1.266 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 1.868      ;
; -1.159 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 1.761      ;
; -1.159 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 1.761      ;
; -1.159 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 1.761      ;
; -1.131 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 2.049      ;
; -1.117 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 2.037      ;
; -0.945 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 1.863      ;
; -0.916 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 1.834      ;
; -0.869 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 1.788      ;
; -0.837 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 1.755      ;
; -0.801 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 1.721      ;
; -0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 1.362      ;
; -0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.399     ; 1.362      ;
; -0.742 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.079     ; 1.664      ;
; -0.716 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 1.634      ;
; -0.565 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.084     ; 1.482      ;
; -0.554 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 1.472      ;
; -0.490 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.083     ; 1.408      ;
; -0.478 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.401     ; 1.078      ;
; -0.464 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 1.384      ;
; -0.339 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 1.258      ;
; -0.338 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 1.258      ;
; -0.326 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 1.246      ;
; -0.324 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 1.244      ;
; -0.146 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 1.066      ;
; -0.027 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 0.947      ;
; 0.062  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.081     ; 0.858      ;
; 0.097  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 0.822      ;
; 0.097  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.082     ; 0.822      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                          ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.535 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.455      ;
; -1.440 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.360      ;
; -1.428 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.348      ;
; -1.428 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.348      ;
; -1.428 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.348      ;
; -1.428 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.348      ;
; -1.012 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.392      ; 2.405      ;
; -1.012 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.392      ; 2.405      ;
; -1.012 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.392      ; 2.405      ;
; -0.938 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.079     ; 1.860      ;
; -0.753 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.079     ; 1.675      ;
; -0.376 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 1.297      ;
; -0.254 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 1.175      ;
; -0.151 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.079     ; 1.073      ;
; -0.144 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.079     ; 1.066      ;
; 0.027  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.894      ;
; 0.038  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.883      ;
; 0.099  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.822      ;
; 0.099  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.080     ; 0.822      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.184 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.104      ;
; -1.184 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 2.104      ;
; -1.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.053      ;
; -1.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.053      ;
; -1.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.053      ;
; -1.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.053      ;
; -1.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.053      ;
; -1.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 2.053      ;
; -0.448 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 1.368      ;
; -0.364 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 1.284      ;
; -0.351 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 1.271      ;
; -0.299 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.082     ; 1.218      ;
; -0.134 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 1.054      ;
; -0.126 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 1.046      ;
; 0.025  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.895      ;
; 0.026  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.894      ;
; 0.027  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.893      ;
; 0.098  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.822      ;
; 0.098  ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.081     ; 0.822      ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.432 ; clks[26]                              ; clks[26]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[14]                              ; clks[14]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[15]                              ; clks[15]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[16]                              ; clks[16]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[17]                              ; clks[17]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[18]                              ; clks[18]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[19]                              ; clks[19]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[20]                              ; clks[20]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[21]                              ; clks[21]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[22]                              ; clks[22]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[23]                              ; clks[23]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[24]                              ; clks[24]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[25]                              ; clks[25]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[28]                              ; clks[28]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[27]                              ; clks[27]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[30]                              ; clks[30]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[29]                              ; clks[29]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; clks[31]                              ; clks[31]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.102      ; 0.746      ;
; 0.435 ; act_state.YELLOW                      ; act_state.YELLOW                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; TRLH_EW_EN[0]                         ; TRLH_EW_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; PTL_EW_EN[1]                          ; PTL_EW_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PTL_NS_EN[1]                          ; PTL_NS_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TRLH_EW_EN[2]                         ; TRLH_EW_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TRLH_NS_EN[2]                         ; TRLH_NS_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TRLH_NS_EN[0]                         ; TRLH_NS_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.723 ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; Flow_counter:WEST_EAST|CAR_FLOW[10]   ; Flow_counter:WEST_EAST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.017      ;
; 0.729 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.023      ;
; 0.729 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.022      ;
; 0.730 ; Flow_counter:EAST_WEST|CAR_FLOW[20]   ; Flow_counter:EAST_WEST|CAR_FLOW[20]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.023      ;
; 0.730 ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.023      ;
; 0.730 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[17] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[17] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.023      ;
; 0.731 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[13] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[13] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.024      ;
; 0.739 ; Flow_counter:WEST_EAST|CAR_FLOW[3]    ; Flow_counter:WEST_EAST|CAR_FLOW[3]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.032      ;
; 0.745 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[19] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Flow_counter:WEST_EAST|CAR_FLOW[23]   ; Flow_counter:WEST_EAST|CAR_FLOW[23]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; Flow_counter:EAST_WEST|CAR_FLOW[23]   ; Flow_counter:EAST_WEST|CAR_FLOW[23]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.040      ;
; 0.752 ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[23] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[7]    ; Flow_counter:EAST_WEST|CAR_FLOW[7]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; Flow_counter:EAST_WEST|CAR_FLOW[27]   ; Flow_counter:EAST_WEST|CAR_FLOW[27]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; Flow_counter:WEST_EAST|CAR_FLOW[1]    ; Flow_counter:WEST_EAST|CAR_FLOW[1]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.048      ;
; 0.763 ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Flow_counter:WEST_EAST|CAR_FLOW[4]    ; Flow_counter:WEST_EAST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.913 ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.207      ;
; 0.918 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.211      ;
; 0.926 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[20] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.219      ;
; 0.933 ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.227      ;
; 0.939 ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.233      ;
; 0.942 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[10] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[10] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.236      ;
; 0.943 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.237      ;
; 0.943 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.236      ;
; 0.944 ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.238      ;
; 0.945 ; Flow_counter:WEST_EAST|CAR_FLOW[27]   ; Flow_counter:WEST_EAST|CAR_FLOW[27]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.239      ;
; 0.946 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.240      ;
; 0.947 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[23] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.240      ;
; 0.948 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[14] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.241      ;
; 0.949 ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.242      ;
; 0.950 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.244      ;
; 0.950 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[27] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.244      ;
; 0.951 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.244      ;
; 0.952 ; Flow_counter:EAST_WEST|CAR_FLOW[21]   ; Flow_counter:EAST_WEST|CAR_FLOW[21]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.245      ;
; 0.952 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[16] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.246      ;
; 0.952 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[29] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[29] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.245      ;
; 0.955 ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.248      ;
; 0.956 ; Flow_counter:WEST_EAST|CAR_FLOW[16]   ; Flow_counter:WEST_EAST|CAR_FLOW[16]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.250      ;
; 0.956 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.249      ;
; 0.957 ; Flow_counter:WEST_EAST|CAR_FLOW[11]   ; Flow_counter:WEST_EAST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.250      ;
; 0.958 ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.252      ;
; 0.963 ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.256      ;
; 0.963 ; Flow_counter:EAST_WEST|CAR_FLOW[25]   ; Flow_counter:EAST_WEST|CAR_FLOW[25]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.082      ; 1.257      ;
; 0.964 ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; Flow_counter:WEST_EAST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.081      ; 1.257      ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                         ; Launch Clock                                                                                            ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.487 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY               ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.780      ;
; 0.845 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.138      ;
; 0.845 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.138      ;
; 0.846 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.139      ;
; 0.884 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.177      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.397      ; 1.655      ;
; 1.043 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.336      ;
; 1.054 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.347      ;
; 1.091 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.384      ;
; 1.258 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.551      ;
; 1.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.596      ;
; 1.312 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.605      ;
; 1.329 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.397      ; 1.958      ;
; 1.379 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.672      ;
; 1.393 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.686      ;
; 1.418 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.713      ;
; 1.418 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.713      ;
; 1.418 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.713      ;
; 1.419 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.714      ;
; 1.420 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.715      ;
; 1.467 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.685     ; 1.014      ;
; 1.480 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.685     ; 1.027      ;
; 1.486 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.780      ;
; 1.487 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.781      ;
; 1.487 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.781      ;
; 1.487 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.781      ;
; 1.488 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.782      ;
; 1.488 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.782      ;
; 1.489 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.783      ;
; 1.490 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.784      ;
; 1.491 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.785      ;
; 1.491 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.785      ;
; 1.491 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.785      ;
; 1.492 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.786      ;
; 1.501 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.080      ; 1.793      ;
; 1.524 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.080      ; 1.816      ;
; 1.545 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.080      ; 1.837      ;
; 1.546 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.080      ; 1.838      ;
; 1.620 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.915      ;
; 1.623 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.918      ;
; 1.630 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.925      ;
; 1.630 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.925      ;
; 1.630 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.925      ;
; 1.641 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.936      ;
; 1.648 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.941      ;
; 1.653 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.948      ;
; 1.653 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.948      ;
; 1.654 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.949      ;
; 1.654 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.949      ;
; 1.654 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.949      ;
; 1.698 ; Interface_Comm:c_Interface_Comm|TX_message[32]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.684     ; 1.246      ;
; 1.721 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.685     ; 1.268      ;
; 1.748 ; Interface_Comm:c_Interface_Comm|TX_message[12]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.684     ; 1.296      ;
; 1.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.053      ;
; 1.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.054      ;
; 1.805 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.398      ; 2.435      ;
; 1.806 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.397      ; 2.435      ;
; 1.861 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.154      ;
; 1.866 ; Interface_Comm:c_Interface_Comm|TX_message[12]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.684     ; 1.414      ;
; 1.874 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 2.169      ;
; 1.887 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.180      ;
; 1.890 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.183      ;
; 1.897 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.080      ; 2.189      ;
; 1.902 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.195      ;
; 1.908 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 2.203      ;
; 1.909 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 2.204      ;
; 1.923 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.216      ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.758      ;
; 0.557 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.850      ;
; 0.646 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 0.939      ;
; 0.773 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.067      ;
; 0.791 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.084      ;
; 0.809 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.104      ;
; 0.809 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.104      ;
; 0.809 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.083      ; 1.104      ;
; 0.826 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.082      ; 1.120      ;
; 0.933 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.150     ; 1.015      ;
; 0.983 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.276      ;
; 1.007 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.298      ;
; 1.089 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.380      ;
; 1.092 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.383      ;
; 1.167 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.147     ; 1.252      ;
; 1.168 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.147     ; 1.253      ;
; 1.187 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.084      ; 1.483      ;
; 1.196 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.489      ;
; 1.246 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.537      ;
; 1.313 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.606      ;
; 1.376 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.667      ;
; 1.432 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.723      ;
; 1.458 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[1]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.542      ;
; 1.462 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.753      ;
; 1.497 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.581      ;
; 1.533 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 1.826      ;
; 1.572 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.863      ;
; 1.585 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 1.876      ;
; 1.693 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.777      ;
; 1.693 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.777      ;
; 1.693 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.777      ;
; 1.713 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 2.004      ;
; 1.756 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.840      ;
; 1.795 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.879      ;
; 1.914 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 1.998      ;
; 1.971 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 2.262      ;
; 1.980 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.148     ; 2.064      ;
; 2.008 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.081      ; 2.301      ;
; 2.137 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.079      ; 2.428      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.452 ; US_HCSR_04:c_US_HCSR_04|TRIG_state    ; US_HCSR_04:c_US_HCSR_04|TRIG_state    ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.759 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.059      ;
; 0.785 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.079      ;
; 1.114 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.411      ;
; 1.123 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.069      ; 1.408      ;
; 1.127 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.420      ;
; 1.132 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.429      ;
; 1.145 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.069      ; 1.426      ;
; 1.245 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.539      ;
; 1.246 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.542      ;
; 1.254 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.069      ; 1.539      ;
; 1.258 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.081      ; 1.551      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                             ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.453 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.485 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.778      ;
; 0.509 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.803      ;
; 0.635 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.928      ;
; 0.649 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.942      ;
; 0.740 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 1.033      ;
; 0.747 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 1.040      ;
; 0.857 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 1.150      ;
; 0.949 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 1.243      ;
; 1.810 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.104      ;
; 1.810 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.104      ;
; 1.810 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.104      ;
; 1.810 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.104      ;
; 1.810 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.104      ;
; 1.810 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.104      ;
; 1.861 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.155      ;
; 1.861 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.082      ; 2.155      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 0.758      ;
; 0.791 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.084      ;
; 0.815 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.108      ;
; 0.839 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.132      ;
; 0.867 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.160      ;
; 1.136 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.430      ;
; 1.138 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.431      ;
; 1.151 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.444      ;
; 1.153 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.081      ; 1.446      ;
; 1.222 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.007      ;
; 1.222 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.007      ;
; 1.225 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.010      ;
; 1.225 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.010      ;
; 1.240 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.025      ;
; 1.241 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.026      ;
; 1.244 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.029      ;
; 1.295 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.080      ;
; 1.297 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.082      ;
; 1.297 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.082      ;
; 1.298 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.083      ;
; 1.299 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.084      ;
; 1.319 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.104      ;
; 1.319 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.573      ; 2.104      ;
; 3.800 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.090      ;
; 3.811 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.101      ;
; 3.857 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.147      ;
; 3.859 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.149      ;
; 3.859 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.149      ;
; 3.869 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.159      ;
; 3.881 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.171      ;
; 4.148 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.439      ;
; 4.148 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.439      ;
; 4.149 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.440      ;
; 4.150 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.441      ;
; 4.152 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.443      ;
; 4.154 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.445      ;
; 4.176 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.059      ; 4.467      ;
; 4.195 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.485      ;
; 4.195 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.485      ;
; 4.198 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.488      ;
; 4.198 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.488      ;
; 4.200 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.490      ;
; 4.224 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.514      ;
; 4.227 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.517      ;
; 4.586 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.876      ;
; 4.586 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.876      ;
; 4.589 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.879      ;
; 4.589 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.879      ;
; 4.591 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.881      ;
; 4.615 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.905      ;
; 4.618 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.908      ;
; 4.631 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.921      ;
; 4.633 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.923      ;
; 4.633 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.923      ;
; 4.634 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.924      ;
; 4.635 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.925      ;
; 4.655 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.945      ;
; 4.655 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.945      ;
; 4.656 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.946      ;
; 4.660 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.950      ;
; 4.663 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 4.953      ;
; 4.773 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.063      ;
; 4.774 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.064      ;
; 4.777 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.067      ;
; 4.801 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.091      ;
; 4.981 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.271      ;
; 4.985 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.275      ;
; 4.988 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.278      ;
; 5.019 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.309      ;
; 5.021 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.311      ;
; 5.021 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.311      ;
; 5.022 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.312      ;
; 5.023 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.313      ;
; 5.037 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.327      ;
; 5.043 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.333      ;
; 5.098 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.388      ;
; 5.099 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.389      ;
; 5.102 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.392      ;
; 5.126 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.058      ; 5.416      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                       ; Launch Clock                                                                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_message[16]                    ; Interface_Comm:c_Interface_Comm|TX_message[16]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_message[24]                    ; Interface_Comm:c_Interface_Comm|TX_message[24]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_message[8]                     ; Interface_Comm:c_Interface_Comm|TX_message[8]                 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST           ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME            ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND              ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND          ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP               ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.502 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST        ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.795      ;
; 0.540 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|TX_ST                         ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.833      ;
; 0.557 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 0.850      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|clks[15]                          ; Interface_Comm:c_Interface_Comm|clks[15]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|clks[3]                           ; Interface_Comm:c_Interface_Comm|clks[3]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|clks[19]                          ; Interface_Comm:c_Interface_Comm|clks[19]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|clks[13]                          ; Interface_Comm:c_Interface_Comm|clks[13]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|clks[11]                          ; Interface_Comm:c_Interface_Comm|clks[11]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|clks[5]                           ; Interface_Comm:c_Interface_Comm|clks[5]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|clks[1]                           ; Interface_Comm:c_Interface_Comm|clks[1]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|clks[29]                          ; Interface_Comm:c_Interface_Comm|clks[29]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|clks[27]                          ; Interface_Comm:c_Interface_Comm|clks[27]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|clks[21]                          ; Interface_Comm:c_Interface_Comm|clks[21]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|clks[17]                          ; Interface_Comm:c_Interface_Comm|clks[17]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|clks[31]                          ; Interface_Comm:c_Interface_Comm|clks[31]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[16]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|clks[9]                           ; Interface_Comm:c_Interface_Comm|clks[9]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|clks[7]                           ; Interface_Comm:c_Interface_Comm|clks[7]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|clks[6]                           ; Interface_Comm:c_Interface_Comm|clks[6]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[2]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[25]                          ; Interface_Comm:c_Interface_Comm|clks[25]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[22]                          ; Interface_Comm:c_Interface_Comm|clks[22]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[23]                          ; Interface_Comm:c_Interface_Comm|clks[23]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[18]                          ; Interface_Comm:c_Interface_Comm|clks[18]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[14]                          ; Interface_Comm:c_Interface_Comm|clks[14]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[12]                          ; Interface_Comm:c_Interface_Comm|clks[12]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|clks[4]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|clks[30]                          ; Interface_Comm:c_Interface_Comm|clks[30]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|clks[20]                          ; Interface_Comm:c_Interface_Comm|clks[20]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|clks[8]                           ; Interface_Comm:c_Interface_Comm|clks[8]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|clks[10]                          ; Interface_Comm:c_Interface_Comm|clks[10]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Interface_Comm:c_Interface_Comm|clks[28]                          ; Interface_Comm:c_Interface_Comm|clks[28]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Interface_Comm:c_Interface_Comm|clks[26]                          ; Interface_Comm:c_Interface_Comm|clks[26]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Interface_Comm:c_Interface_Comm|clks[24]                          ; Interface_Comm:c_Interface_Comm|clks[24]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.059      ;
; 0.786 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[0]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.079      ;
; 0.799 ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.092      ;
; 0.805 ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.098      ;
; 0.828 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.976      ; 2.036      ;
; 0.832 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.125      ;
; 0.908 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.079      ; 1.199      ;
; 0.951 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND          ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.244      ;
; 0.955 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.973      ; 2.160      ;
; 0.956 ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP               ; Interface_Comm:c_Interface_Comm|TX_message[36]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.078      ; 1.246      ;
; 0.971 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND              ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.264      ;
; 1.005 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_SN_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.975      ; 2.212      ;
; 1.019 ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.084      ; 1.315      ;
; 1.096 ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST           ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.083      ; 1.391      ;
; 1.115 ; Interface_Comm:c_Interface_Comm|clks[1]                           ; Interface_Comm:c_Interface_Comm|clks[2]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Interface_Comm:c_Interface_Comm|clks[3]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; Interface_Comm:c_Interface_Comm|clks[15]                          ; Interface_Comm:c_Interface_Comm|clks[16]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; Interface_Comm:c_Interface_Comm|clks[5]                           ; Interface_Comm:c_Interface_Comm|clks[6]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Interface_Comm:c_Interface_Comm|clks[17]                          ; Interface_Comm:c_Interface_Comm|clks[18]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Interface_Comm:c_Interface_Comm|clks[13]                          ; Interface_Comm:c_Interface_Comm|clks[14]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Interface_Comm:c_Interface_Comm|clks[11]                          ; Interface_Comm:c_Interface_Comm|clks[12]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Interface_Comm:c_Interface_Comm|clks[19]                          ; Interface_Comm:c_Interface_Comm|clks[20]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; Interface_Comm:c_Interface_Comm|clks[21]                          ; Interface_Comm:c_Interface_Comm|clks[22]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Interface_Comm:c_Interface_Comm|clks[29]                          ; Interface_Comm:c_Interface_Comm|clks[30]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Interface_Comm:c_Interface_Comm|clks[7]                           ; Interface_Comm:c_Interface_Comm|clks[8]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Interface_Comm:c_Interface_Comm|clks[9]                           ; Interface_Comm:c_Interface_Comm|clks[10]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Interface_Comm:c_Interface_Comm|clks[27]                          ; Interface_Comm:c_Interface_Comm|clks[28]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Interface_Comm:c_Interface_Comm|clks[25]                          ; Interface_Comm:c_Interface_Comm|clks[26]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; Interface_Comm:c_Interface_Comm|clks[23]                          ; Interface_Comm:c_Interface_Comm|clks[24]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.411      ;
; 1.123 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.978      ; 2.333      ;
; 1.124 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[3]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[1]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[17]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; Interface_Comm:c_Interface_Comm|clks[6]                           ; Interface_Comm:c_Interface_Comm|clks[7]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; Interface_Comm:c_Interface_Comm|clks[14]                          ; Interface_Comm:c_Interface_Comm|clks[15]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Interface_Comm:c_Interface_Comm|clks[18]                          ; Interface_Comm:c_Interface_Comm|clks[19]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Interface_Comm:c_Interface_Comm|clks[12]                          ; Interface_Comm:c_Interface_Comm|clks[13]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Interface_Comm:c_Interface_Comm|clks[4]                           ; Interface_Comm:c_Interface_Comm|clks[5]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Interface_Comm:c_Interface_Comm|clks[22]                          ; Interface_Comm:c_Interface_Comm|clks[23]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Interface_Comm:c_Interface_Comm|clks[10]                          ; Interface_Comm:c_Interface_Comm|clks[11]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Interface_Comm:c_Interface_Comm|clks[20]                          ; Interface_Comm:c_Interface_Comm|clks[21]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Interface_Comm:c_Interface_Comm|clks[30]                          ; Interface_Comm:c_Interface_Comm|clks[31]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Interface_Comm:c_Interface_Comm|clks[8]                           ; Interface_Comm:c_Interface_Comm|clks[9]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; Interface_Comm:c_Interface_Comm|clks[28]                          ; Interface_Comm:c_Interface_Comm|clks[29]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; Interface_Comm:c_Interface_Comm|clks[26]                          ; Interface_Comm:c_Interface_Comm|clks[27]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; Interface_Comm:c_Interface_Comm|clks[24]                          ; Interface_Comm:c_Interface_Comm|clks[25]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[2]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[18]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.081      ; 1.426      ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.454 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.777      ;
; 0.503 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 0.795      ;
; 0.699 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 0.994      ;
; 0.765 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 1.057      ;
; 0.800 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.080      ; 1.092      ;
; 1.285 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 1.578      ;
; 1.468 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.081      ; 1.761      ;
; 1.545 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.572      ; 2.329      ;
; 1.545 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.572      ; 2.329      ;
; 1.545 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.572      ; 2.329      ;
; 1.924 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.079      ; 2.215      ;
; 1.975 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.079      ; 2.266      ;
; 1.975 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.079      ; 2.266      ;
; 1.975 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.079      ; 2.266      ;
; 1.975 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.079      ; 2.266      ;
; 2.094 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.079      ; 2.385      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLK'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.715 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[1]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.102      ; 1.029      ;
; 0.716 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.101      ; 1.029      ;
; 0.731 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK       ; 0.000        ; 2.615      ; 3.839      ;
; 0.739 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[0]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.102      ; 1.054      ;
; 0.741 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.101      ; 1.054      ;
; 0.759 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[3]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[15] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[15] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[5]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[11] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[11] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[13] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[19] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[19] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[3]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[3]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[15]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[15]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[17] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[17] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[21] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[27] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[29] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[1]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[1]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[5]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[5]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[11]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[11]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[13]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[13]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[19]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[19]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[31] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[2]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[6]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[7]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[7]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[9]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[9]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[16] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[21]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[21]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[17]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[17]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[27]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[27]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[29]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[29]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[4]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[4]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[12] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[12] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[14] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[18] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[18] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[22] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[23] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[25] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[31]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[31]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[2]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[2]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[6]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[6]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[7]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[7]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[9]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[9]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[16]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[16]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[8]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[8]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[10] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[20] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[30] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[14]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[14]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[4]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[4]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[12]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[12]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[18]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[18]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[22]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[22]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[23]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[23]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[25]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[25]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[24] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[24] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[26] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[28] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[0]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[0]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.102      ; 1.079      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[8]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[8]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[10]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[10]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[20]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[20]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[30]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[30]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.081      ; 1.058      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.739 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.520      ;
; 0.770 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.062      ;
; 0.773 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.065      ;
; 0.786 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.078      ;
; 0.795 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.087      ;
; 0.910 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.691      ;
; 0.924 ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.718      ; 1.874      ;
; 0.953 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.734      ;
; 0.973 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.754      ;
; 1.012 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.569      ; 1.793      ;
; 1.125 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.417      ;
; 1.133 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.568      ; 1.914      ;
; 1.156 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.099      ; 1.467      ;
; 1.172 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.464      ;
; 1.271 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.563      ;
; 1.273 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.565      ;
; 1.280 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.572      ;
; 1.282 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.574      ;
; 1.398 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.690      ;
; 1.441 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.733      ;
; 1.461 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.753      ;
; 1.502 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.794      ;
; 1.622 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.913      ;
; 1.623 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.914      ;
; 1.683 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.079      ; 1.974      ;
; 1.795 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.088      ;
; 1.795 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.088      ;
; 1.805 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.098      ;
; 1.833 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.126      ;
; 1.838 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.390     ; 1.660      ;
; 1.978 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.270      ;
; 2.021 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.314      ;
; 2.079 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.371      ;
; 2.145 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.389     ; 1.968      ;
; 2.222 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.515      ;
; 2.331 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.624      ;
; 2.393 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.686      ;
; 2.435 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.389     ; 2.258      ;
; 2.506 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.799      ;
; 2.585 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.081      ; 2.878      ;
; 5.015 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 5.587      ;
; 5.150 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 5.722      ;
; 5.505 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 6.077      ;
; 6.076 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 6.648      ;
; 6.101 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 6.673      ;
; 6.561 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.133     ; 6.660      ;
; 6.612 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.133     ; 6.711      ;
; 6.793 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.133     ; 6.892      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.751 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.004      ;
; 0.801 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.805 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.066      ;
; 0.818 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.079      ;
; 0.826 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.087      ;
; 0.925 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.191      ;
; 0.968 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.234      ;
; 1.116 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.382      ;
; 1.151 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.417      ;
; 1.159 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.425      ;
; 1.162 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.428      ;
; 1.171 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.437      ;
; 1.198 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.464      ;
; 1.205 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.471      ;
; 1.240 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.506      ;
; 1.240 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.506      ;
; 1.241 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.507      ;
; 1.294 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.547      ;
; 1.298 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.564      ;
; 1.299 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.565      ;
; 1.307 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.573      ;
; 1.308 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.574      ;
; 1.324 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.590      ;
; 1.340 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.606      ;
; 1.393 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.646      ;
; 1.416 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.682      ;
; 1.417 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.683      ;
; 1.469 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.722      ;
; 1.510 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.776      ;
; 1.510 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.776      ;
; 1.511 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.777      ;
; 1.516 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.782      ;
; 1.516 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.782      ;
; 1.552 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.818      ;
; 1.605 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.871      ;
; 1.605 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.871      ;
; 1.606 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.872      ;
; 1.613 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.866      ;
; 1.631 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.884      ;
; 1.681 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.041      ; 2.934      ;
; 2.325 ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.701     ; 1.846      ;
; 6.064 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.066     ; 5.220      ;
; 6.374 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.066     ; 5.530      ;
; 6.688 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.066     ; 5.844      ;
; 7.080 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.066     ; 6.236      ;
; 7.484 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.539     ; 6.167      ;
; 7.553 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.066     ; 6.709      ;
; 7.878 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.539     ; 6.561      ;
; 7.985 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.539     ; 6.668      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.795 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.797 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 1.684      ;
; 0.801 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.805 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.066      ;
; 0.828 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.089      ;
; 0.927 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.194      ;
; 0.976 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.243      ;
; 1.101 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.368      ;
; 1.150 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.153 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.420      ;
; 1.160 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.427      ;
; 1.162 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.429      ;
; 1.191 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.458      ;
; 1.239 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.506      ;
; 1.240 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.507      ;
; 1.241 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.508      ;
; 1.241 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.508      ;
; 1.246 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.513      ;
; 1.274 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.541      ;
; 1.283 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.550      ;
; 1.296 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.563      ;
; 1.300 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.567      ;
; 1.309 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.576      ;
; 1.372 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.639      ;
; 1.374 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.641      ;
; 1.375 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.642      ;
; 1.403 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.670      ;
; 1.404 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.671      ;
; 1.429 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.696      ;
; 1.461 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 2.348      ;
; 1.520 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.787      ;
; 1.521 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 2.408      ;
; 1.542 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.809      ;
; 1.544 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.811      ;
; 1.573 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 2.460      ;
; 1.602 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.869      ;
; 1.629 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 2.516      ;
; 1.633 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 2.520      ;
; 1.743 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.010      ;
; 1.768 ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.054     ; 0.936      ;
; 1.799 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.675      ; 2.686      ;
; 6.446 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.429     ; 5.239      ;
; 6.788 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.429     ; 5.581      ;
; 6.801 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.429     ; 5.594      ;
; 7.429 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.429     ; 6.222      ;
; 7.715 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.429     ; 6.508      ;
; 7.857 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.902     ; 6.177      ;
; 8.200 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.902     ; 6.520      ;
; 8.251 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.902     ; 6.571      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.795 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.802 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.802 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.828 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.089      ;
; 0.958 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.225      ;
; 0.959 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.226      ;
; 1.021 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 1.558      ;
; 1.116 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.383      ;
; 1.118 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.385      ;
; 1.150 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.160 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.427      ;
; 1.161 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.428      ;
; 1.170 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.437      ;
; 1.195 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.462      ;
; 1.196 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.463      ;
; 1.196 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.463      ;
; 1.233 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.500      ;
; 1.254 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.521      ;
; 1.255 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.522      ;
; 1.256 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.523      ;
; 1.274 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.541      ;
; 1.283 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.550      ;
; 1.300 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.567      ;
; 1.309 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.576      ;
; 1.340 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.607      ;
; 1.382 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.649      ;
; 1.392 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.659      ;
; 1.393 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.660      ;
; 1.553 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.820      ;
; 1.554 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.821      ;
; 1.620 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.887      ;
; 1.636 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 2.173      ;
; 1.683 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.950      ;
; 1.754 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.021      ;
; 1.794 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.061      ;
; 1.875 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 2.412      ;
; 1.903 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 2.440      ;
; 2.009 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 2.546      ;
; 2.019 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 2.556      ;
; 2.236 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.325      ; 2.773      ;
; 2.826 ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.399     ; 1.649      ;
; 7.561 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.782     ; 6.001      ;
; 7.655 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.782     ; 6.095      ;
; 8.010 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.782     ; 6.450      ;
; 8.682 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.782     ; 7.122      ;
; 8.709 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.782     ; 7.149      ;
; 9.038 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.255     ; 7.005      ;
; 9.160 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.255     ; 7.127      ;
; 9.218 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.255     ; 7.185      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.800 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.061      ;
; 0.803 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.818 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.079      ;
; 0.843 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.104      ;
; 1.146 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.416      ;
; 1.154 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.424      ;
; 1.163 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.433      ;
; 1.172 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.442      ;
; 1.192 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.462      ;
; 1.239 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.508      ;
; 1.261 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.530      ;
; 1.294 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.564      ;
; 1.303 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.573      ;
; 1.312 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.582      ;
; 1.321 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.591      ;
; 1.476 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.745      ;
; 1.498 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.767      ;
; 1.529 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 1.927      ;
; 1.562 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.832      ;
; 1.563 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 1.961      ;
; 1.580 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 1.850      ;
; 1.708 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.106      ;
; 1.764 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 1.964      ;
; 1.766 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 1.966      ;
; 1.827 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.225      ;
; 1.829 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.099      ;
; 1.847 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.245      ;
; 1.850 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.120      ;
; 1.861 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.259      ;
; 1.965 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.235      ;
; 1.967 ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.137     ; 1.052      ;
; 2.006 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.404      ;
; 2.021 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.419      ;
; 2.031 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 2.231      ;
; 2.043 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.441      ;
; 2.146 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.186      ; 2.544      ;
; 2.173 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 2.373      ;
; 2.174 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.444      ;
; 2.264 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.534      ;
; 2.571 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.841      ;
; 2.646 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.058      ; 2.916      ;
; 6.931 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.520     ; 5.633      ;
; 7.084 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.520     ; 5.786      ;
; 7.439 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.520     ; 6.141      ;
; 8.079 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.520     ; 6.781      ;
; 8.239 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.520     ; 6.941      ;
; 8.717 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.993     ; 6.946      ;
; 8.775 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.993     ; 7.004      ;
; 8.916 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.993     ; 7.145      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.803 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.803 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.828 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.089      ;
; 1.074 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.121      ; 1.407      ;
; 1.150 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.160 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.427      ;
; 1.160 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.427      ;
; 1.169 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.436      ;
; 1.198 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.437      ;
; 1.198 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.465      ;
; 1.282 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.549      ;
; 1.291 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.558      ;
; 1.300 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.567      ;
; 1.309 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.576      ;
; 1.313 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.581      ;
; 1.344 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.583      ;
; 1.481 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.748      ;
; 1.492 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.731      ;
; 1.492 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.731      ;
; 1.500 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.739      ;
; 1.521 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.760      ;
; 1.527 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.795      ;
; 1.528 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.121      ; 1.861      ;
; 1.536 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.775      ;
; 1.548 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.816      ;
; 1.550 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.817      ;
; 1.553 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.121      ; 1.886      ;
; 1.568 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.835      ;
; 1.569 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.837      ;
; 1.572 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.839      ;
; 1.640 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 1.879      ;
; 1.662 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.929      ;
; 1.679 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.946      ;
; 1.679 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.121      ; 2.012      ;
; 1.788 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 2.027      ;
; 1.801 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.068      ;
; 1.820 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.087      ;
; 1.832 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.027      ; 2.071      ;
; 1.942 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.209      ;
; 3.131 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.389     ; 1.964      ;
; 7.045 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.746     ; 5.521      ;
; 7.499 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.746     ; 5.975      ;
; 7.854 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.746     ; 6.330      ;
; 8.188 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.746     ; 6.664      ;
; 8.420 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.746     ; 6.896      ;
; 8.822 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.219     ; 6.825      ;
; 8.905 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.219     ; 6.908      ;
; 8.956 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.219     ; 6.959      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.802 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.842 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.103      ;
; 1.108 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.376      ;
; 1.109 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.377      ;
; 1.151 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.417      ;
; 1.161 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.427      ;
; 1.170 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.436      ;
; 1.175 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.441      ;
; 1.199 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.465      ;
; 1.229 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.159      ; 1.600      ;
; 1.281 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.547      ;
; 1.290 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.556      ;
; 1.315 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.581      ;
; 1.324 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.590      ;
; 1.346 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.614      ;
; 1.347 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.056      ; 1.615      ;
; 1.476 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 1.692      ;
; 1.479 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 1.695      ;
; 1.521 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.159      ; 1.892      ;
; 1.549 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.815      ;
; 1.583 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.849      ;
; 1.622 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.888      ;
; 1.632 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 1.848      ;
; 1.635 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 1.851      ;
; 1.730 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 1.946      ;
; 1.731 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 1.947      ;
; 1.797 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.159      ; 2.168      ;
; 1.800 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 2.016      ;
; 1.801 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.159      ; 2.172      ;
; 1.803 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 2.019      ;
; 1.830 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.096      ;
; 1.859 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.125      ;
; 1.871 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 2.087      ;
; 1.874 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.004      ; 2.090      ;
; 1.975 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.241      ;
; 1.999 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.265      ;
; 2.211 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.477      ;
; 2.406 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.672      ;
; 2.579 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.109     ; 1.692      ;
; 6.960 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.466     ; 5.716      ;
; 7.285 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.466     ; 6.041      ;
; 7.315 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.466     ; 6.071      ;
; 8.019 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.939     ; 6.302      ;
; 8.088 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.466     ; 6.844      ;
; 8.353 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.466     ; 7.109      ;
; 8.413 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.939     ; 6.696      ;
; 8.520 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.939     ; 6.803      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.804 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.065      ;
; 0.817 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.078      ;
; 0.826 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.087      ;
; 0.934 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.231      ;
; 0.957 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.433      ; 1.602      ;
; 1.087 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.433      ; 1.732      ;
; 1.093 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.433      ; 1.738      ;
; 1.150 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.158 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.425      ;
; 1.161 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.428      ;
; 1.170 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.437      ;
; 1.194 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.433      ; 1.839      ;
; 1.297 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.564      ;
; 1.298 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.565      ;
; 1.306 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.573      ;
; 1.307 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.574      ;
; 1.336 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.603      ;
; 1.433 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.433      ; 2.078      ;
; 1.527 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.277     ; 1.462      ;
; 1.635 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.277     ; 1.570      ;
; 1.638 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.433      ; 2.283      ;
; 1.654 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.921      ;
; 1.676 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.943      ;
; 1.720 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.987      ;
; 1.806 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.073      ;
; 1.826 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.093      ;
; 1.828 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.095      ;
; 1.857 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.124      ;
; 1.972 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.239      ;
; 1.976 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.243      ;
; 2.114 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.381      ;
; 2.114 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.381      ;
; 2.220 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.487      ;
; 2.271 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.538      ;
; 2.356 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.277     ; 2.291      ;
; 2.395 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.662      ;
; 2.459 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.726      ;
; 2.464 ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.399     ; 1.287      ;
; 2.490 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.757      ;
; 2.531 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 2.798      ;
; 7.232 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.764     ; 5.690      ;
; 7.577 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.764     ; 6.035      ;
; 7.579 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.764     ; 6.037      ;
; 7.969 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.764     ; 6.427      ;
; 8.919 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.764     ; 7.377      ;
; 9.302 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.237     ; 7.287      ;
; 9.422 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.237     ; 7.407      ;
; 9.455 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.237     ; 7.440      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.801 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.062      ;
; 0.804 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.065      ;
; 0.806 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.067      ;
; 0.827 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.088      ;
; 0.923 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.189      ;
; 1.064 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 2.312      ;
; 1.099 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.365      ;
; 1.102 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.368      ;
; 1.153 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.419      ;
; 1.160 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.426      ;
; 1.160 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.426      ;
; 1.169 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.435      ;
; 1.198 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.464      ;
; 1.230 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.496      ;
; 1.231 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.497      ;
; 1.233 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.499      ;
; 1.245 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.511      ;
; 1.245 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.511      ;
; 1.282 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.548      ;
; 1.291 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.557      ;
; 1.300 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.566      ;
; 1.309 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.575      ;
; 1.379 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.645      ;
; 1.380 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.646      ;
; 1.383 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.649      ;
; 1.384 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.650      ;
; 1.384 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.650      ;
; 1.386 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.652      ;
; 1.532 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.798      ;
; 1.532 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.798      ;
; 1.534 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.800      ;
; 1.536 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.802      ;
; 1.536 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.802      ;
; 1.538 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.804      ;
; 1.600 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 2.848      ;
; 1.655 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 2.903      ;
; 1.787 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.706     ; 1.303      ;
; 1.851 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 3.099      ;
; 1.876 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 3.124      ;
; 1.903 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 3.151      ;
; 2.125 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.036      ; 3.373      ;
; 6.485 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.071     ; 5.636      ;
; 6.549 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.071     ; 5.700      ;
; 6.877 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.071     ; 6.028      ;
; 6.897 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.071     ; 6.048      ;
; 7.854 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.071     ; 7.005      ;
; 8.210 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.544     ; 6.888      ;
; 8.376 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.544     ; 7.054      ;
; 8.390 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.544     ; 7.068      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                           ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.802 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.803 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.820 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.081      ;
; 1.063 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 1.383      ;
; 1.148 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.417      ;
; 1.150 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.419      ;
; 1.157 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.426      ;
; 1.166 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.435      ;
; 1.195 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.464      ;
; 1.280 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.549      ;
; 1.289 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.558      ;
; 1.290 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.559      ;
; 1.299 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.568      ;
; 1.302 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.569      ;
; 1.417 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.684      ;
; 1.502 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 1.744      ;
; 1.503 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 1.745      ;
; 1.533 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 1.775      ;
; 1.536 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 1.778      ;
; 1.548 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.817      ;
; 1.551 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.818      ;
; 1.558 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.827      ;
; 1.560 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.827      ;
; 1.575 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 1.895      ;
; 1.638 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.907      ;
; 1.660 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.929      ;
; 1.678 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 1.947      ;
; 1.683 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 1.925      ;
; 1.692 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 1.934      ;
; 1.718 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 2.038      ;
; 1.722 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 2.042      ;
; 1.791 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 2.033      ;
; 1.800 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 2.042      ;
; 1.801 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.070      ;
; 1.818 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.087      ;
; 1.837 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 2.079      ;
; 1.846 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.030      ; 2.088      ;
; 2.066 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.335      ;
; 2.110 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.057      ; 2.379      ;
; 2.346 ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.427     ; 1.141      ;
; 7.132 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.802     ; 5.552      ;
; 7.139 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.802     ; 5.559      ;
; 7.157 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.802     ; 5.577      ;
; 7.507 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.802     ; 5.927      ;
; 8.233 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.275     ; 6.180      ;
; 8.302 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.802     ; 6.722      ;
; 8.627 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.275     ; 6.574      ;
; 8.734 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.275     ; 6.681      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.803 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.803 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.817 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.078      ;
; 0.828 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.089      ;
; 1.161 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.427      ;
; 1.162 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.428      ;
; 1.167 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.433      ;
; 1.171 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.437      ;
; 1.283 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.549      ;
; 1.292 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.558      ;
; 1.301 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.567      ;
; 1.310 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.576      ;
; 1.381 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.678      ;
; 1.381 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.647      ;
; 1.401 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.667      ;
; 1.440 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.706      ;
; 1.484 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.781      ;
; 1.501 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.767      ;
; 1.521 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 1.787      ;
; 1.557 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.065      ; 1.834      ;
; 1.632 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.929      ;
; 1.675 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.972      ;
; 1.686 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 1.983      ;
; 1.779 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.045      ;
; 1.780 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 2.077      ;
; 1.791 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.057      ;
; 1.824 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.065      ; 2.101      ;
; 1.834 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.100      ;
; 1.909 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.065      ; 2.186      ;
; 1.918 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 2.215      ;
; 1.926 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 2.223      ;
; 1.932 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 2.229      ;
; 1.972 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.238      ;
; 1.982 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.085      ; 2.279      ;
; 1.997 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.263      ;
; 2.013 ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.197     ; 1.038      ;
; 2.028 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.294      ;
; 2.090 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.065      ; 2.367      ;
; 2.115 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.381      ;
; 2.139 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.405      ;
; 2.375 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.054      ; 2.641      ;
; 6.980 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.575     ; 5.627      ;
; 7.067 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.575     ; 5.714      ;
; 7.151 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.575     ; 5.798      ;
; 7.372 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.575     ; 6.019      ;
; 7.675 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.575     ; 6.322      ;
; 8.160 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.048     ; 6.334      ;
; 8.211 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.048     ; 6.385      ;
; 8.393 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.048     ; 6.567      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.803 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.064      ;
; 0.804 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.065      ;
; 0.819 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.080      ;
; 0.828 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.089      ;
; 0.912 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 1.402      ;
; 0.957 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.224      ;
; 1.098 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.365      ;
; 1.099 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.366      ;
; 1.102 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.369      ;
; 1.159 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.426      ;
; 1.160 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.427      ;
; 1.167 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.434      ;
; 1.168 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.435      ;
; 1.196 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.463      ;
; 1.197 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.464      ;
; 1.217 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.484      ;
; 1.236 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.503      ;
; 1.240 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.507      ;
; 1.243 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.510      ;
; 1.247 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.514      ;
; 1.267 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.534      ;
; 1.283 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.550      ;
; 1.292 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.559      ;
; 1.300 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.567      ;
; 1.306 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.573      ;
; 1.309 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.576      ;
; 1.339 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.606      ;
; 1.375 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.642      ;
; 1.475 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.742      ;
; 1.496 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.763      ;
; 1.500 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.767      ;
; 1.524 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.791      ;
; 1.539 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 2.029      ;
; 1.585 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.852      ;
; 1.589 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.055      ; 1.856      ;
; 1.605 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 2.095      ;
; 1.690 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 2.180      ;
; 1.739 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 2.229      ;
; 1.823 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 2.313      ;
; 2.161 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.278      ; 2.651      ;
; 2.746 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.461     ; 1.507      ;
; 7.125 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.826     ; 5.521      ;
; 7.210 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.826     ; 5.606      ;
; 7.480 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.826     ; 5.876      ;
; 7.921 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.826     ; 6.317      ;
; 8.507 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.826     ; 6.903      ;
; 8.992 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.299     ; 6.915      ;
; 9.036 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.299     ; 6.959      ;
; 9.043 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.299     ; 6.966      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                              ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 11.84 MHz  ; 11.84 MHz       ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ;                                                ;
; 112.04 MHz ; 112.04 MHz      ; CLK_DIV:c_STL_CLK|CLK                                                                                   ;                                                ;
; 179.31 MHz ; 179.31 MHz      ; i_CLK                                                                                                   ;                                                ;
; 197.39 MHz ; 197.39 MHz      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ;                                                ;
; 228.52 MHz ; 228.52 MHz      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ;                                                ;
; 309.89 MHz ; 309.89 MHz      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 313.48 MHz ; 313.48 MHz      ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 319.18 MHz ; 319.18 MHz      ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 319.28 MHz ; 319.28 MHz      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 324.25 MHz ; 324.25 MHz      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 330.58 MHz ; 330.58 MHz      ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 344.35 MHz ; 344.35 MHz      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ;                                                ;
; 354.36 MHz ; 354.36 MHz      ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 362.32 MHz ; 362.32 MHz      ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 366.97 MHz ; 366.97 MHz      ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 384.47 MHz ; 384.47 MHz      ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ;                                                ;
; 398.25 MHz ; 398.25 MHz      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ;                                                ;
; 405.52 MHz ; 402.09 MHz      ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; limit due to minimum period restriction (tmin) ;
; 414.94 MHz ; 402.09 MHz      ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; limit due to minimum period restriction (tmin) ;
; 420.34 MHz ; 402.09 MHz      ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; limit due to minimum period restriction (tmin) ;
; 485.67 MHz ; 402.09 MHz      ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -83.442 ; -1083.750     ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -31.361 ; -39.292       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -31.077 ; -38.064       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -31.070 ; -37.953       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -30.998 ; -39.046       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -30.986 ; -37.840       ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -30.878 ; -370.925      ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -30.873 ; -38.393       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -30.819 ; -37.547       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -30.803 ; -39.217       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -30.729 ; -38.847       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -30.658 ; -39.739       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -29.717 ; -36.612       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -28.843 ; -37.587       ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; -7.925  ; -1069.600     ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -6.719  ; -48.705       ;
; i_CLK                                                                                                   ; -4.577  ; -494.732      ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -4.066  ; -142.748      ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -1.904  ; -9.817        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -1.379  ; -12.338       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -1.059  ; -9.260        ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 0.381 ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; 0.401 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 0.401 ; 0.000         ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; 0.401 ; 0.000         ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; 0.402 ; 0.000         ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 0.402 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 0.402 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.402 ; 0.000         ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.607 ; 0.000         ;
; i_CLK                                                                                                   ; 0.664 ; 0.000         ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.678 ; 0.000         ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.687 ; 0.000         ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.737 ; 0.000         ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.741 ; 0.000         ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.742 ; 0.000         ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.742 ; 0.000         ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.742 ; 0.000         ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.743 ; 0.000         ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.743 ; 0.000         ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.744 ; 0.000         ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.745 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                 ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -4.000 ; -239.525      ;
; i_CLK                                                                                                   ; -3.000 ; -223.076      ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; -1.487 ; -272.121      ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -1.487 ; -95.168       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -1.487 ; -63.941       ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -1.487 ; -25.279       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -1.487 ; -25.279       ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -1.487 ; -19.331       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -1.487 ; -14.870       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.487 ; -11.896       ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'                                                                                                                                                 ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.442 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.510     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.181 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.249     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.147 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.215     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.107 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.175     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[0]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[1]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[2]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[3]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[4]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[5]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[6]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[7]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[8]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[9]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[10] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[11] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[12] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[13] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[14] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[15] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[16] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.103 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[17] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.063      ; 84.168     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.055 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.123     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
; -83.022 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.066      ; 84.090     ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -31.361 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 30.535     ;
; -31.325 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 30.499     ;
; -31.222 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 30.396     ;
; -31.155 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.312     ; 29.855     ;
; -31.108 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.838     ; 30.282     ;
; -31.092 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.312     ; 29.792     ;
; -31.056 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.839     ; 30.229     ;
; -31.052 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.312     ; 29.752     ;
; -2.084  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.997      ;
; -1.976  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.889      ;
; -1.966  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.879      ;
; -1.849  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.762      ;
; -1.836  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.749      ;
; -1.764  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.677      ;
; -1.662  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.575      ;
; -1.637  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.550      ;
; -1.607  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.580      ;
; -1.581  ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.469     ; 1.124      ;
; -1.547  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.460      ;
; -1.512  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.483      ;
; -1.430  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.109     ; 2.343      ;
; -1.406  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.379      ;
; -1.398  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.369      ;
; -1.386  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.357      ;
; -1.319  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.290      ;
; -1.298  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.019     ; 2.301      ;
; -1.294  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.265      ;
; -1.261  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.232      ;
; -1.193  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.164      ;
; -1.131  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.102      ;
; -1.078  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.049      ;
; -1.051  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.019     ; 2.054      ;
; -0.994  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.965      ;
; -0.937  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.908      ;
; -0.891  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.019     ; 1.894      ;
; -0.846  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.817      ;
; -0.835  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.806      ;
; -0.810  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.781      ;
; -0.772  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.743      ;
; -0.737  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.710      ;
; -0.728  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.699      ;
; -0.720  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.691      ;
; -0.720  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.691      ;
; -0.698  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.671      ;
; -0.369  ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.019     ; 1.372      ;
; -0.202  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.180      ;
; -0.182  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.160      ;
; -0.181  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
; -0.180  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -31.077 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.827     ; 30.262     ;
; -31.041 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.827     ; 30.226     ;
; -30.938 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.827     ; 30.123     ;
; -30.871 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.301     ; 29.582     ;
; -30.824 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.827     ; 30.009     ;
; -30.808 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.301     ; 29.519     ;
; -30.772 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.828     ; 29.956     ;
; -30.768 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.301     ; 29.479     ;
; -2.154  ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.452     ; 1.714      ;
; -1.725  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 2.940      ;
; -1.626  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 2.841      ;
; -1.581  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.553      ;
; -1.555  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 2.770      ;
; -1.503  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.475      ;
; -1.464  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.436      ;
; -1.450  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 2.665      ;
; -1.378  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.350      ;
; -1.375  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.347      ;
; -1.358  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 2.573      ;
; -1.341  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.313      ;
; -1.331  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.303      ;
; -1.260  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 2.475      ;
; -1.256  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.228      ;
; -1.253  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.225      ;
; -1.250  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.222      ;
; -1.246  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.218      ;
; -1.129  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.101      ;
; -1.116  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.088      ;
; -0.924  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.896      ;
; -0.854  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.826      ;
; -0.846  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.818      ;
; -0.807  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.779      ;
; -0.803  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.775      ;
; -0.759  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.731      ;
; -0.729  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.701      ;
; -0.729  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.701      ;
; -0.728  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.700      ;
; -0.721  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.693      ;
; -0.582  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.554      ;
; -0.535  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.507      ;
; -0.523  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.495      ;
; -0.406  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.378      ;
; -0.400  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.372      ;
; -0.308  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.193      ; 1.523      ;
; -0.255  ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.227      ;
; -0.199  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.177      ;
; -0.194  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.172      ;
; -0.178  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.156      ;
; -0.169  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.147      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -31.070 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.870     ; 30.212     ;
; -31.034 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.870     ; 30.176     ;
; -30.931 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.870     ; 30.073     ;
; -30.864 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.344     ; 29.532     ;
; -30.817 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.870     ; 29.959     ;
; -30.801 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.344     ; 29.469     ;
; -30.765 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.871     ; 29.906     ;
; -30.761 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.344     ; 29.429     ;
; -1.993  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.510     ; 1.495      ;
; -1.601  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 2.767      ;
; -1.593  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.565      ;
; -1.504  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.476      ;
; -1.479  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.451      ;
; -1.386  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.358      ;
; -1.380  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 2.546      ;
; -1.375  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.347      ;
; -1.341  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.313      ;
; -1.276  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 2.442      ;
; -1.258  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.230      ;
; -1.257  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.229      ;
; -1.245  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.217      ;
; -1.204  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.176      ;
; -1.180  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 2.346      ;
; -1.143  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.115      ;
; -1.124  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 2.290      ;
; -1.117  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.089      ;
; -1.115  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.087      ;
; -1.058  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 2.224      ;
; -0.935  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.907      ;
; -0.855  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.827      ;
; -0.854  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.826      ;
; -0.846  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.818      ;
; -0.836  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.808      ;
; -0.821  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.793      ;
; -0.770  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.742      ;
; -0.728  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.700      ;
; -0.728  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.700      ;
; -0.724  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.696      ;
; -0.660  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.632      ;
; -0.656  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.628      ;
; -0.541  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.513      ;
; -0.526  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.498      ;
; -0.380  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.352      ;
; -0.376  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.348      ;
; -0.216  ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.144      ; 1.382      ;
; -0.200  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.178      ;
; -0.194  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.172      ;
; -0.192  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.180  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.998 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.810     ; 30.200     ;
; -30.962 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.810     ; 30.164     ;
; -30.859 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.810     ; 30.061     ;
; -30.792 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.284     ; 29.520     ;
; -30.745 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.810     ; 29.947     ;
; -30.729 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.284     ; 29.457     ;
; -30.693 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.811     ; 29.894     ;
; -30.689 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.284     ; 29.417     ;
; -2.190  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 3.162      ;
; -2.091  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 3.063      ;
; -1.830  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.802      ;
; -1.795  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.767      ;
; -1.754  ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.450     ; 1.316      ;
; -1.737  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.709      ;
; -1.660  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.407     ; 2.275      ;
; -1.642  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.614      ;
; -1.628  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.600      ;
; -1.522  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.494      ;
; -1.518  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.490      ;
; -1.510  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.482      ;
; -1.503  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.261      ; 2.786      ;
; -1.404  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.261      ; 2.687      ;
; -1.389  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.361      ;
; -1.387  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.359      ;
; -1.367  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.261      ; 2.650      ;
; -1.359  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.331      ;
; -1.313  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.285      ;
; -1.281  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.261      ; 2.564      ;
; -1.265  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.237      ;
; -1.256  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.228      ;
; -1.244  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.261      ; 2.527      ;
; -1.240  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.212      ;
; -1.163  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.261      ; 2.446      ;
; -0.943  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.915      ;
; -0.916  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.407     ; 1.531      ;
; -0.861  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.833      ;
; -0.852  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.824      ;
; -0.844  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.816      ;
; -0.836  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.407     ; 1.451      ;
; -0.822  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.764      ;
; -0.807  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.779      ;
; -0.778  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.750      ;
; -0.729  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.701      ;
; -0.726  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.698      ;
; -0.721  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.693      ;
; -0.203  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.181      ;
; -0.192  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.190  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.168      ;
; -0.180  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -30.986 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.497     ; 30.501     ;
; -30.950 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.497     ; 30.465     ;
; -30.847 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.497     ; 30.362     ;
; -30.780 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.971     ; 29.821     ;
; -30.733 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.497     ; 30.248     ;
; -30.717 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.971     ; 29.758     ;
; -30.681 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.498     ; 30.195     ;
; -30.677 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.971     ; 29.718     ;
; -1.511  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.483      ;
; -1.448  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.420      ;
; -1.413  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.385      ;
; -1.377  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.349      ;
; -1.369  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.341      ;
; -1.328  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.300      ;
; -1.316  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 2.855      ;
; -1.293  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.265      ;
; -1.257  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.229      ;
; -1.237  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 2.776      ;
; -1.233  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.205      ;
; -1.208  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.180      ;
; -1.194  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.166      ;
; -1.177  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 2.716      ;
; -1.139  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 2.678      ;
; -1.115  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.087      ;
; -1.115  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.087      ;
; -1.100  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 2.639      ;
; -1.083  ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.127     ; 0.968      ;
; -1.023  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 2.562      ;
; -0.925  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.897      ;
; -0.854  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.826      ;
; -0.846  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.818      ;
; -0.835  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.807      ;
; -0.835  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.807      ;
; -0.805  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.777      ;
; -0.760  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.732      ;
; -0.728  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.700      ;
; -0.720  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.692      ;
; -0.719  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.691      ;
; -0.710  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.682      ;
; -0.695  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.667      ;
; -0.569  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.541      ;
; -0.568  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.540      ;
; -0.547  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.519      ;
; -0.539  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.511      ;
; -0.194  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.172      ;
; -0.192  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.178  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.156      ;
; -0.170  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.148      ;
; -0.126  ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.517      ; 1.665      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'                                                                                                                                                             ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                        ; Launch Clock                                 ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -30.878 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.573      ; 32.453     ;
; -30.860 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.573      ; 32.435     ;
; -30.811 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 32.381     ;
; -30.793 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 32.363     ;
; -30.684 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.572      ; 32.258     ;
; -30.617 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 32.186     ;
; -30.616 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.573      ; 32.191     ;
; -30.614 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.573      ; 32.189     ;
; -30.569 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.573      ; 32.144     ;
; -30.564 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.573      ; 32.139     ;
; -30.549 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 32.119     ;
; -30.547 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 32.117     ;
; -30.502 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 32.072     ;
; -30.497 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 32.067     ;
; -30.377 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.572      ; 31.951     ;
; -30.310 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.879     ;
; -29.596 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.165     ;
; -29.593 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.162     ;
; -29.593 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.162     ;
; -29.578 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.147     ;
; -29.575 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.144     ;
; -29.575 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 31.144     ;
; -29.402 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.566      ; 30.970     ;
; -29.399 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.566      ; 30.967     ;
; -29.399 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.566      ; 30.967     ;
; -29.334 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.903     ;
; -29.332 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.901     ;
; -29.331 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.900     ;
; -29.331 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.900     ;
; -29.329 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.898     ;
; -29.329 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.898     ;
; -29.287 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.856     ;
; -29.284 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.853     ;
; -29.284 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.853     ;
; -29.282 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.851     ;
; -29.279 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.848     ;
; -29.279 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.848     ;
; -29.095 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.566      ; 30.663     ;
; -29.092 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.566      ; 30.660     ;
; -29.092 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.566      ; 30.660     ;
; -28.807 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 30.377     ;
; -28.789 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 30.359     ;
; -28.613 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 30.182     ;
; -28.545 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 30.115     ;
; -28.543 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 30.113     ;
; -28.498 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 30.068     ;
; -28.493 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 30.063     ;
; -28.419 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.989     ;
; -28.401 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.971     ;
; -28.306 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 29.875     ;
; -28.225 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 29.794     ;
; -28.163 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.733     ;
; -28.157 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.727     ;
; -28.155 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.725     ;
; -28.145 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.715     ;
; -28.110 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.680     ;
; -28.105 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.675     ;
; -27.969 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 29.538     ;
; -27.918 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 29.487     ;
; -27.901 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.471     ;
; -27.899 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.469     ;
; -27.854 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.424     ;
; -27.849 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.568      ; 29.419     ;
; -27.662 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.567      ; 29.231     ;
; -5.626  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.638      ;
; -5.617  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.629      ;
; -5.605  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.617      ;
; -5.603  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.615      ;
; -5.560  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.568      ;
; -5.552  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.564      ;
; -5.543  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.555      ;
; -5.531  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.543      ;
; -5.523  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.535      ;
; -5.512  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.520      ;
; -5.502  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.539      ; 7.043      ;
; -5.500  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.512      ;
; -5.495  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.507      ;
; -5.488  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.500      ;
; -5.483  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.495      ;
; -5.466  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.474      ;
; -5.461  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.469      ;
; -5.457  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.011      ; 6.470      ;
; -5.445  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.011      ; 6.458      ;
; -5.437  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.449      ;
; -5.432  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.444      ;
; -5.406  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.418      ;
; -5.397  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.539      ; 6.938      ;
; -5.378  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 6.390      ;
; -5.363  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.011      ; 6.376      ;
; -5.335  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.011      ; 6.348      ;
; -5.298  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[24] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.532      ; 6.832      ;
; -5.262  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.270      ;
; -5.221  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.539      ; 6.762      ;
; -5.214  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.222      ;
; -5.195  ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.540      ; 6.737      ;
; -5.168  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.176      ;
; -5.163  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.006      ; 6.171      ;
; -5.137  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[7] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.539      ; 6.678      ;
; -5.124  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4] ; Interface_Comm:c_Interface_Comm|TX_message[24] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.538      ; 6.664      ;
; -5.115  ; Flow_counter:WEST_EAST|CAR_FLOW[4]   ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.540      ; 6.657      ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.873 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.798     ; 30.087     ;
; -30.837 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.798     ; 30.051     ;
; -30.734 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.798     ; 29.948     ;
; -30.667 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.272     ; 29.407     ;
; -30.620 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.798     ; 29.834     ;
; -30.604 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.272     ; 29.344     ;
; -30.568 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.799     ; 29.781     ;
; -30.564 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.272     ; 29.304     ;
; -2.429  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.447     ; 1.994      ;
; -1.822  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.736      ;
; -1.752  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.666      ;
; -1.705  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.619      ;
; -1.696  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.610      ;
; -1.662  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.576      ;
; -1.623  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.537      ;
; -1.591  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.561      ;
; -1.576  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.490      ;
; -1.568  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.482      ;
; -1.536  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.450      ;
; -1.408  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.108     ; 2.322      ;
; -1.384  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.357      ;
; -1.317  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.290      ;
; -1.257  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.029     ; 2.250      ;
; -1.256  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.229      ;
; -1.237  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.210      ;
; -1.219  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.192      ;
; -1.187  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.160      ;
; -1.131  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.104      ;
; -1.122  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 2.092      ;
; -1.114  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.087      ;
; -0.935  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.908      ;
; -0.904  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.877      ;
; -0.897  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.029     ; 1.890      ;
; -0.870  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.840      ;
; -0.869  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.052     ; 1.839      ;
; -0.857  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.029     ; 1.850      ;
; -0.853  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.826      ;
; -0.845  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.818      ;
; -0.806  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.779      ;
; -0.773  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.746      ;
; -0.770  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.743      ;
; -0.727  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.700      ;
; -0.727  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.700      ;
; -0.719  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.692      ;
; -0.404  ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.029     ; 1.397      ;
; -0.194  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.172      ;
; -0.192  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.181  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
; -0.180  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.819 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.168     ; 30.663     ;
; -30.783 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.168     ; 30.627     ;
; -30.680 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.168     ; 30.524     ;
; -30.613 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.642     ; 29.983     ;
; -30.566 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.168     ; 30.410     ;
; -30.550 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.642     ; 29.920     ;
; -30.514 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.169     ; 30.357     ;
; -30.510 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.642     ; 29.880     ;
; -1.760  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 3.634      ;
; -1.693  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 3.567      ;
; -1.549  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 3.423      ;
; -1.457  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 3.331      ;
; -1.452  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.425      ;
; -1.373  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.346      ;
; -1.364  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.337      ;
; -1.342  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.315      ;
; -1.329  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.302      ;
; -1.318  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 3.192      ;
; -1.257  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 3.131      ;
; -1.254  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.227      ;
; -1.245  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.218      ;
; -1.242  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.215      ;
; -1.200  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.173      ;
; -1.131  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.104      ;
; -1.123  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.096      ;
; -1.122  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.808     ; 1.326      ;
; -1.114  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.087      ;
; -1.112  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.085      ;
; -0.932  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.905      ;
; -0.852  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.825      ;
; -0.844  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.817      ;
; -0.809  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.782      ;
; -0.767  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.740      ;
; -0.732  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.705      ;
; -0.726  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.699      ;
; -0.725  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.698      ;
; -0.721  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.694      ;
; -0.696  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.669      ;
; -0.687  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.660      ;
; -0.573  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.546      ;
; -0.535  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.508      ;
; -0.448  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.852      ; 2.322      ;
; -0.376  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.349      ;
; -0.373  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.346      ;
; -0.373  ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.346      ;
; -0.195  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.173      ;
; -0.193  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.171      ;
; -0.181  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
; -0.180  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.803 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.633     ; 30.182     ;
; -30.767 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.633     ; 30.146     ;
; -30.664 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.633     ; 30.043     ;
; -30.597 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.107     ; 29.502     ;
; -30.550 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.633     ; 29.929     ;
; -30.534 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.107     ; 29.439     ;
; -30.498 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.634     ; 29.876     ;
; -30.494 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.107     ; 29.399     ;
; -2.025  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.997      ;
; -2.000  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.961      ;
; -1.942  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.903      ;
; -1.883  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.844      ;
; -1.875  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.836      ;
; -1.852  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.813      ;
; -1.823  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.784      ;
; -1.764  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.725      ;
; -1.755  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.697      ;
; -1.746  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.707      ;
; -1.727  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.688      ;
; -1.677  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.649      ;
; -1.598  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.061     ; 2.559      ;
; -1.587  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.559      ;
; -1.585  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.557      ;
; -1.517  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.489      ;
; -1.516  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.488      ;
; -1.488  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.460      ;
; -1.427  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.399      ;
; -1.387  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.359      ;
; -1.383  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.355      ;
; -1.313  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.255      ;
; -1.285  ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.260     ; 1.037      ;
; -1.264  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.236      ;
; -1.222  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.194      ;
; -1.204  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.176      ;
; -1.153  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 2.095      ;
; -0.936  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.908      ;
; -0.893  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.080     ; 1.835      ;
; -0.854  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.826      ;
; -0.846  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.818      ;
; -0.817  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.789      ;
; -0.771  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.743      ;
; -0.729  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.701      ;
; -0.728  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.700      ;
; -0.721  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.693      ;
; -0.698  ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.670      ;
; -0.194  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.172      ;
; -0.192  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.190  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.168      ;
; -0.181  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.159      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -30.729 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.532     ; 30.209     ;
; -30.693 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.532     ; 30.173     ;
; -30.590 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.532     ; 30.070     ;
; -30.523 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.006     ; 29.529     ;
; -30.476 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.532     ; 29.956     ;
; -30.460 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.006     ; 29.466     ;
; -30.424 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.533     ; 29.903     ;
; -30.420 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.006     ; 29.426     ;
; -2.133  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 3.007      ;
; -2.001  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.875      ;
; -1.994  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.868      ;
; -1.929  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.181     ; 1.760      ;
; -1.876  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.750      ;
; -1.863  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.737      ;
; -1.816  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.790      ;
; -1.771  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.645      ;
; -1.692  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.566      ;
; -1.646  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.520      ;
; -1.569  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.541      ;
; -1.557  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.431      ;
; -1.488  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.462      ;
; -1.475  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.449      ;
; -1.439  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.148     ; 2.313      ;
; -1.408  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.003     ; 2.427      ;
; -1.389  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.363      ;
; -1.377  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 2.349      ;
; -1.372  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.346      ;
; -1.362  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.336      ;
; -1.297  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.271      ;
; -1.262  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.236      ;
; -1.167  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.003     ; 2.186      ;
; -1.096  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 2.070      ;
; -0.969  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.943      ;
; -0.932  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.906      ;
; -0.915  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.003     ; 1.934      ;
; -0.865  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.839      ;
; -0.853  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.827      ;
; -0.807  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.781      ;
; -0.767  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.741      ;
; -0.739  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.713      ;
; -0.726  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.700      ;
; -0.718  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.048     ; 1.692      ;
; -0.694  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.666      ;
; -0.547  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.003     ; 1.566      ;
; -0.377  ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.050     ; 1.349      ;
; -0.203  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.181      ;
; -0.202  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.180      ;
; -0.180  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
; -0.179  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.157      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -30.658 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.581     ; 30.089     ;
; -30.622 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.581     ; 30.053     ;
; -30.519 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.581     ; 29.950     ;
; -30.452 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.055     ; 29.409     ;
; -30.405 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.581     ; 29.836     ;
; -30.389 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.055     ; 29.346     ;
; -30.353 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.582     ; 29.783     ;
; -30.349 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -2.055     ; 29.306     ;
; -2.227  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 3.198      ;
; -2.224  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.258      ;
; -2.104  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.138      ;
; -2.096  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.130      ;
; -2.078  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.112      ;
; -2.006  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 3.040      ;
; -1.963  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 2.997      ;
; -1.956  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 2.990      ;
; -1.955  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 2.989      ;
; -1.876  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 2.910      ;
; -1.865  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.836      ;
; -1.861  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.832      ;
; -1.837  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.172     ; 2.687      ;
; -1.836  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.807      ;
; -1.811  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.782      ;
; -1.741  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.012      ; 2.775      ;
; -1.706  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.677      ;
; -1.702  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.673      ;
; -1.686  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.657      ;
; -1.556  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.527      ;
; -1.547  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.518      ;
; -1.392  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.172     ; 2.242      ;
; -1.390  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.361      ;
; -1.357  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.328      ;
; -1.264  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 2.235      ;
; -1.247  ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.206     ; 1.053      ;
; -1.143  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.172     ; 1.993      ;
; -1.096  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.172     ; 1.946      ;
; -0.948  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.919      ;
; -0.869  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.840      ;
; -0.858  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.829      ;
; -0.807  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.778      ;
; -0.801  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.772      ;
; -0.783  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.754      ;
; -0.743  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.714      ;
; -0.728  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.699      ;
; -0.723  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.051     ; 1.694      ;
; -0.205  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.183      ;
; -0.192  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.192  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.170      ;
; -0.179  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.157      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -29.717 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.158     ; 29.571     ;
; -29.681 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.158     ; 29.535     ;
; -29.578 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.158     ; 29.432     ;
; -29.511 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.632     ; 28.891     ;
; -29.464 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.158     ; 29.318     ;
; -29.448 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.632     ; 28.828     ;
; -29.412 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.159     ; 29.265     ;
; -29.408 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.632     ; 28.788     ;
; -1.657  ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.798     ; 1.871      ;
; -1.466  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.439      ;
; -1.371  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.344      ;
; -1.362  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.335      ;
; -1.351  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.324      ;
; -1.327  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.300      ;
; -1.300  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 3.184      ;
; -1.268  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.241      ;
; -1.250  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.223      ;
; -1.247  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.220      ;
; -1.241  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.214      ;
; -1.213  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 3.097      ;
; -1.211  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 3.095      ;
; -1.204  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.177      ;
; -1.152  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 3.036      ;
; -1.129  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.102      ;
; -1.122  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.095      ;
; -1.113  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 2.086      ;
; -0.982  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 2.866      ;
; -0.950  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 2.834      ;
; -0.945  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.918      ;
; -0.849  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.822      ;
; -0.848  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.821      ;
; -0.841  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.814      ;
; -0.820  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.793      ;
; -0.811  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.784      ;
; -0.806  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.779      ;
; -0.780  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.753      ;
; -0.728  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.701      ;
; -0.723  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.696      ;
; -0.720  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.693      ;
; -0.594  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.567      ;
; -0.594  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.567      ;
; -0.534  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.507      ;
; -0.404  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.377      ;
; -0.253  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.049     ; 1.226      ;
; -0.193  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.171      ;
; -0.191  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.169      ;
; -0.190  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.168      ;
; -0.180  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 1.158      ;
; -0.118  ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.862      ; 2.002      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -28.843 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 29.899     ;
; -28.807 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 29.863     ;
; -28.704 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 29.760     ;
; -28.637 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.420     ; 29.219     ;
; -28.590 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.054      ; 29.646     ;
; -28.574 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.420     ; 29.156     ;
; -28.538 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.053      ; 29.593     ;
; -28.534 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.420     ; 29.116     ;
; -2.132  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 3.062      ;
; -2.118  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 3.048      ;
; -2.059  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.989      ;
; -1.986  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.916      ;
; -1.898  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.828      ;
; -1.888  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.818      ;
; -1.884  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.814      ;
; -1.857  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.787      ;
; -1.838  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.768      ;
; -1.796  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.538     ; 2.260      ;
; -1.578  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.508      ;
; -1.517  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.447      ;
; -1.486  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.538     ; 1.950      ;
; -1.415  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.345      ;
; -1.318  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.696      ;
; -1.317  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.247      ;
; -1.309  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.239      ;
; -1.278  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.208      ;
; -1.218  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.538     ; 1.682      ;
; -1.217  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.147      ;
; -1.198  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.128      ;
; -1.171  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.101      ;
; -1.164  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 2.094      ;
; -1.061  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.439      ;
; -0.987  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.917      ;
; -0.959  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.337      ;
; -0.923  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.301      ;
; -0.894  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.824      ;
; -0.885  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.815      ;
; -0.849  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.779      ;
; -0.822  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.752      ;
; -0.799  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.177      ;
; -0.768  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.698      ;
; -0.768  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.090     ; 1.680      ;
; -0.709  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.376      ; 2.087      ;
; -0.623  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.553      ;
; -0.577  ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.427      ; 2.006      ;
; -0.241  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.171      ;
; -0.239  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.169      ;
; -0.238  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.168      ;
; -0.228  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.072     ; 1.158      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                    ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -7.925 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.281      ;
; -7.925 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.281      ;
; -7.925 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.281      ;
; -7.871 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.219      ;
; -7.871 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.219      ;
; -7.871 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.219      ;
; -7.856 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.212      ;
; -7.856 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.212      ;
; -7.856 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.212      ;
; -7.843 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.191      ;
; -7.843 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.191      ;
; -7.843 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.191      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.831 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.220      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.777 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.158      ;
; -7.766 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.122      ;
; -7.766 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.122      ;
; -7.766 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.122      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.762 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.387      ; 9.151      ;
; -7.760 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.108      ;
; -7.760 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.108      ;
; -7.760 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.108      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.749 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.379      ; 9.130      ;
; -7.740 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.148      ;
; -7.739 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.147      ;
; -7.739 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.147      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.738 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.406      ; 9.146      ;
; -7.688 ; Flow_counter:EAST_WEST|CAR_FLOW[0]   ; TRLH_EW_EN[2]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.076     ; 8.614      ;
; -7.686 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.086      ;
; -7.685 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.085      ;
; -7.685 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.085      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.684 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.398      ; 9.084      ;
; -7.683 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.039      ;
; -7.683 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.039      ;
; -7.683 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.354      ; 9.039      ;
; -7.681 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[3] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.029      ;
; -7.681 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[3] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.346      ; 9.029      ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -6.719 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.474      ;
; -6.695 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.450      ;
; -6.694 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.449      ;
; -6.671 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.426      ;
; -6.647 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.402      ;
; -6.646 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.401      ;
; -6.625 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.380      ;
; -6.620 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.375      ;
; -6.601 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.356      ;
; -6.600 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.355      ;
; -6.596 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.351      ;
; -6.595 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.350      ;
; -6.511 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.266      ;
; -6.508 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.263      ;
; -6.502 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.257      ;
; -6.496 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.251      ;
; -6.494 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.249      ;
; -6.494 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.249      ;
; -6.490 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.245      ;
; -6.467 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.222      ;
; -6.417 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.172      ;
; -6.414 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.169      ;
; -6.412 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.167      ;
; -6.408 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.163      ;
; -6.400 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.155      ;
; -6.395 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.150      ;
; -6.393 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.148      ;
; -6.380 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 7.135      ;
; -6.100 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.855      ;
; -6.076 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.831      ;
; -6.075 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.830      ;
; -5.985 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.740      ;
; -5.983 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.738      ;
; -5.979 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.734      ;
; -5.956 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.711      ;
; -5.325 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.080      ;
; -5.301 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.056      ;
; -5.300 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 6.055      ;
; -5.220 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 5.975      ;
; -5.218 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 5.973      ;
; -5.214 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 5.969      ;
; -5.191 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 5.946      ;
; -3.955 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.711      ;
; -3.952 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.708      ;
; -3.951 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.707      ;
; -3.950 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.706      ;
; -3.949 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.705      ;
; -3.949 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.705      ;
; -3.939 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.246     ; 4.695      ;
; -3.863 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.618      ;
; -3.860 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.615      ;
; -3.859 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.614      ;
; -3.858 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.613      ;
; -3.857 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.612      ;
; -3.857 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.612      ;
; -3.847 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.247     ; 4.602      ;
; -1.410 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.783      ;
; -1.384 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.757      ;
; -1.367 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.740      ;
; -1.240 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.614      ;
; -1.237 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.611      ;
; -1.236 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.610      ;
; -1.235 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.609      ;
; -1.232 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.606      ;
; -1.220 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.594      ;
; -1.219 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.372      ; 2.593      ;
; -1.141 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.514      ;
; -1.141 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.514      ;
; -1.137 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.510      ;
; -1.119 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.371      ; 2.492      ;
; -0.522 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.451      ;
; -0.521 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.450      ;
; -0.520 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.449      ;
; -0.510 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.439      ;
; -0.509 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 1.438      ;
; -0.271 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.072     ; 1.201      ;
; -0.269 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.072     ; 1.199      ;
; -0.218 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.072     ; 1.148      ;
; -0.196 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.072     ; 1.126      ;
; 0.159  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.073     ; 0.770      ;
; 0.160  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.072     ; 0.770      ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLK'                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.577 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.484      ;
; -4.569 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.485      ;
; -4.519 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.424      ;
; -4.472 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.391      ;
; -4.464 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.392      ;
; -4.438 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.345      ;
; -4.430 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.346      ;
; -4.421 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.328      ;
; -4.419 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.338      ;
; -4.414 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 5.331      ;
; -4.413 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.329      ;
; -4.411 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.339      ;
; -4.380 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.285      ;
; -4.376 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.283      ;
; -4.368 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.284      ;
; -4.363 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.268      ;
; -4.361 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.271      ;
; -4.361 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 5.278      ;
; -4.318 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.223      ;
; -4.307 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 5.253      ;
; -4.287 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.194      ;
; -4.279 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.195      ;
; -4.256 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.178      ;
; -4.234 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.153      ;
; -4.229 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.134      ;
; -4.228 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.150      ;
; -4.226 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.154      ;
; -4.225 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.132      ;
; -4.222 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.132      ;
; -4.221 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.140      ;
; -4.218 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 5.141      ;
; -4.217 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.133      ;
; -4.213 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.141      ;
; -4.205 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.115      ;
; -4.203 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.125      ;
; -4.202 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 5.160      ;
; -4.181 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.088      ;
; -4.179 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.098      ;
; -4.176 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 5.093      ;
; -4.173 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.089      ;
; -4.172 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 5.095      ;
; -4.171 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.099      ;
; -4.168 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 5.114      ;
; -4.167 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.072      ;
; -4.164 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.080      ;
; -4.163 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 5.080      ;
; -4.160 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 5.070      ;
; -4.157 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.076      ;
; -4.152 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.064     ; 5.090      ;
; -4.151 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 5.097      ;
; -4.149 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.077      ;
; -4.149 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 5.107      ;
; -4.123 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 5.028      ;
; -4.123 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.068     ; 5.057      ;
; -4.121 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 5.038      ;
; -4.116 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.035      ;
; -4.113 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.067     ; 5.048      ;
; -4.108 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.036      ;
; -4.106 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 5.052      ;
; -4.101 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 5.008      ;
; -4.099 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 5.016      ;
; -4.093 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 5.009      ;
; -4.089 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 5.011      ;
; -4.087 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.006      ;
; -4.083 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 5.002      ;
; -4.079 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 5.002      ;
; -4.079 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.007      ;
; -4.075 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 5.003      ;
; -4.072 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.994      ;
; -4.071 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.981      ;
; -4.070 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.068     ; 5.004      ;
; -4.067 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.067     ; 5.002      ;
; -4.062 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 4.985      ;
; -4.060 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.067     ; 4.995      ;
; -4.059 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 4.987      ;
; -4.058 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 4.975      ;
; -4.053 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.095     ; 4.960      ;
; -4.047 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.052     ; 4.997      ;
; -4.045 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.961      ;
; -4.043 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 4.948      ;
; -4.033 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 4.956      ;
; -4.029 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 4.946      ;
; -4.027 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.949      ;
; -4.025 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.941      ;
; -4.025 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.085     ; 4.942      ;
; -4.018 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.940      ;
; -4.017 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 4.963      ;
; -4.017 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 4.940      ;
; -4.016 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.079     ; 4.939      ;
; -4.014 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.067     ; 4.949      ;
; -4.013 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.064     ; 4.951      ;
; -4.009 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.092     ; 4.919      ;
; -4.008 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.086     ; 4.924      ;
; -4.006 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 4.934      ;
; -4.005 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.080     ; 4.927      ;
; -4.005 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.083     ; 4.924      ;
; -3.997 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.074     ; 4.925      ;
; -3.996 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.064     ; 4.934      ;
; -3.995 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.097     ; 4.900      ;
; -3.994 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.052     ; 4.944      ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.066 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.996      ;
; -4.028 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.958      ;
; -4.026 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.956      ;
; -3.996 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.927      ;
; -3.994 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.925      ;
; -3.991 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.922      ;
; -3.989 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.920      ;
; -3.927 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.856      ;
; -3.926 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.855      ;
; -3.925 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.854      ;
; -3.924 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.853      ;
; -3.921 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.850      ;
; -3.919 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.848      ;
; -3.917 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.848      ;
; -3.916 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.845      ;
; -3.914 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.843      ;
; -3.913 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.842      ;
; -3.905 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.836      ;
; -3.903 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.834      ;
; -3.900 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.831      ;
; -3.895 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.825      ;
; -3.894 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.824      ;
; -3.893 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.823      ;
; -3.892 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.822      ;
; -3.891 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.821      ;
; -3.890 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.820      ;
; -3.889 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.819      ;
; -3.889 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.819      ;
; -3.889 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.819      ;
; -3.888 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.818      ;
; -3.887 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.817      ;
; -3.887 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.817      ;
; -3.885 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.815      ;
; -3.884 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.814      ;
; -3.884 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.814      ;
; -3.883 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.813      ;
; -3.882 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.812      ;
; -3.882 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.812      ;
; -3.881 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.811      ;
; -3.879 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.809      ;
; -3.877 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.808      ;
; -3.877 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.807      ;
; -3.876 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.806      ;
; -3.875 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.806      ;
; -3.864 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.794      ;
; -3.863 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.794      ;
; -3.862 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.792      ;
; -3.859 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.789      ;
; -3.857 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.787      ;
; -3.857 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.787      ;
; -3.830 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.760      ;
; -3.822 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.753      ;
; -3.820 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.751      ;
; -3.804 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.734      ;
; -3.802 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.732      ;
; -3.801 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.731      ;
; -3.798 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.728      ;
; -3.796 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.726      ;
; -3.793 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.724      ;
; -3.793 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.723      ;
; -3.790 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.719      ;
; -3.790 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.720      ;
; -3.789 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.718      ;
; -3.788 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.717      ;
; -3.787 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.717      ;
; -3.787 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.717      ;
; -3.787 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.716      ;
; -3.784 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.713      ;
; -3.784 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.713      ;
; -3.783 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.712      ;
; -3.782 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.711      ;
; -3.782 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.711      ;
; -3.781 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.710      ;
; -3.779 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.708      ;
; -3.778 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.707      ;
; -3.777 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.706      ;
; -3.776 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.705      ;
; -3.776 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.706      ;
; -3.776 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.705      ;
; -3.774 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.704      ;
; -3.773 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.703      ;
; -3.773 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.702      ;
; -3.771 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.700      ;
; -3.770 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.700      ;
; -3.770 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.699      ;
; -3.768 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.698      ;
; -3.765 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.695      ;
; -3.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.693      ;
; -3.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.692      ;
; -3.763 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.693      ;
; -3.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.692      ;
; -3.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.691      ;
; -3.762 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.692      ;
; -3.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.690      ;
; -3.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 4.691      ;
; -3.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.690      ;
; -3.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.690      ;
; -3.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.690      ;
; -3.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 4.689      ;
; -3.758 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 4.688      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.904 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 2.834      ;
; -1.865 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[1]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 2.474      ;
; -1.666 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 2.596      ;
; -1.606 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 2.215      ;
; -1.602 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 2.211      ;
; -1.573 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 2.182      ;
; -1.471 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 2.400      ;
; -1.423 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 2.032      ;
; -1.294 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 2.224      ;
; -1.294 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 2.224      ;
; -1.294 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 2.224      ;
; -1.285 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 2.214      ;
; -1.285 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 2.214      ;
; -1.285 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 2.214      ;
; -1.178 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 2.107      ;
; -1.098 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 1.707      ;
; -1.015 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.394     ; 1.623      ;
; -1.015 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.394     ; 1.623      ;
; -1.015 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.394     ; 1.623      ;
; -1.013 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.943      ;
; -0.942 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.872      ;
; -0.810 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.740      ;
; -0.750 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.680      ;
; -0.739 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.669      ;
; -0.716 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.646      ;
; -0.698 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 1.307      ;
; -0.697 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.393     ; 1.306      ;
; -0.647 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.071     ; 1.578      ;
; -0.623 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.553      ;
; -0.622 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.552      ;
; -0.465 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.073     ; 1.394      ;
; -0.465 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.395      ;
; -0.416 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.394     ; 1.024      ;
; -0.342 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.272      ;
; -0.324 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.254      ;
; -0.208 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.138      ;
; -0.206 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.136      ;
; -0.194 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.124      ;
; -0.192 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 1.122      ;
; -0.035 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.965      ;
; 0.078  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.852      ;
; 0.160  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.770      ;
; 0.185  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.072     ; 0.745      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.379 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 2.308      ;
; -1.325 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.075     ; 2.252      ;
; -1.278 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.075     ; 2.205      ;
; -1.278 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.075     ; 2.205      ;
; -1.278 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.075     ; 2.205      ;
; -1.278 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.075     ; 2.205      ;
; -0.874 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.380      ; 2.256      ;
; -0.874 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.380      ; 2.256      ;
; -0.874 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.380      ; 2.256      ;
; -0.778 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.069     ; 1.711      ;
; -0.627 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.069     ; 1.560      ;
; -0.240 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.170      ;
; -0.146 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.076      ;
; -0.056 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.069     ; 0.989      ;
; -0.053 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.069     ; 0.986      ;
; 0.116  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.814      ;
; 0.133  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.797      ;
; 0.185  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 0.745      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.059 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.989      ;
; -1.059 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.989      ;
; -1.008 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.938      ;
; -1.008 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.938      ;
; -1.008 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.938      ;
; -1.008 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.938      ;
; -1.008 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.938      ;
; -1.008 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.938      ;
; -0.376 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.072     ; 1.306      ;
; -0.230 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.159      ;
; -0.219 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.148      ;
; -0.208 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 1.137      ;
; -0.033 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.962      ;
; -0.028 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.957      ;
; 0.114  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.815      ;
; 0.123  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.806      ;
; 0.124  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.805      ;
; 0.184  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.745      ;
; 0.184  ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.073     ; 0.745      ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.381 ; clks[26]                              ; clks[26]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[14]                              ; clks[14]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[15]                              ; clks[15]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[16]                              ; clks[16]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[17]                              ; clks[17]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[18]                              ; clks[18]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[19]                              ; clks[19]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[20]                              ; clks[20]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[21]                              ; clks[21]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[22]                              ; clks[22]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[23]                              ; clks[23]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[24]                              ; clks[24]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[25]                              ; clks[25]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[28]                              ; clks[28]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[30]                              ; clks[30]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[29]                              ; clks[29]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; clks[31]                              ; clks[31]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.093      ; 0.669      ;
; 0.383 ; clks[27]                              ; clks[27]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; act_state.YELLOW                      ; act_state.YELLOW                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; TRLH_EW_EN[0]                         ; TRLH_EW_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PTL_EW_EN[1]                          ; PTL_EW_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PTL_NS_EN[1]                          ; PTL_NS_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TRLH_EW_EN[2]                         ; TRLH_EW_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TRLH_NS_EN[2]                         ; TRLH_NS_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TRLH_NS_EN[0]                         ; TRLH_NS_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.665 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.933      ;
; 0.666 ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; Flow_counter:WEST_EAST|CAR_FLOW[10]   ; Flow_counter:WEST_EAST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.935      ;
; 0.672 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.940      ;
; 0.673 ; Flow_counter:EAST_WEST|CAR_FLOW[20]   ; Flow_counter:EAST_WEST|CAR_FLOW[20]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.941      ;
; 0.673 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.941      ;
; 0.673 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.941      ;
; 0.674 ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[13] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[13] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.943      ;
; 0.675 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[17] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[17] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 0.942      ;
; 0.683 ; Flow_counter:WEST_EAST|CAR_FLOW[3]    ; Flow_counter:WEST_EAST|CAR_FLOW[3]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.951      ;
; 0.687 ; Flow_counter:WEST_EAST|CAR_FLOW[23]   ; Flow_counter:WEST_EAST|CAR_FLOW[23]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[19] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; Flow_counter:EAST_WEST|CAR_FLOW[23]   ; Flow_counter:EAST_WEST|CAR_FLOW[23]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.957      ;
; 0.694 ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[23] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[7]    ; Flow_counter:EAST_WEST|CAR_FLOW[7]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; Flow_counter:EAST_WEST|CAR_FLOW[27]   ; Flow_counter:EAST_WEST|CAR_FLOW[27]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; Flow_counter:WEST_EAST|CAR_FLOW[1]    ; Flow_counter:WEST_EAST|CAR_FLOW[1]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.964      ;
; 0.704 ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Flow_counter:WEST_EAST|CAR_FLOW[4]    ; Flow_counter:WEST_EAST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.855 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.123      ;
; 0.859 ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.127      ;
; 0.864 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[20] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.132      ;
; 0.869 ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.137      ;
; 0.870 ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.138      ;
; 0.875 ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.143      ;
; 0.876 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[14] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.144      ;
; 0.876 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[27] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.144      ;
; 0.876 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 1.143      ;
; 0.877 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[29] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[29] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.145      ;
; 0.878 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[16] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.146      ;
; 0.878 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.146      ;
; 0.878 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[10] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[10] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.146      ;
; 0.879 ; Flow_counter:WEST_EAST|CAR_FLOW[27]   ; Flow_counter:WEST_EAST|CAR_FLOW[27]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.147      ;
; 0.880 ; Flow_counter:EAST_WEST|CAR_FLOW[25]   ; Flow_counter:EAST_WEST|CAR_FLOW[25]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.148      ;
; 0.881 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.149      ;
; 0.881 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[23] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.149      ;
; 0.882 ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.150      ;
; 0.883 ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.151      ;
; 0.885 ; Flow_counter:EAST_WEST|CAR_FLOW[21]   ; Flow_counter:EAST_WEST|CAR_FLOW[21]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.153      ;
; 0.885 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.153      ;
; 0.886 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.154      ;
; 0.887 ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.155      ;
; 0.887 ; Flow_counter:WEST_EAST|CAR_FLOW[16]   ; Flow_counter:WEST_EAST|CAR_FLOW[16]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.155      ;
; 0.888 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.072      ; 1.155      ;
; 0.889 ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.157      ;
; 0.890 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[22] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.158      ;
; 0.894 ; Flow_counter:WEST_EAST|CAR_FLOW[11]   ; Flow_counter:WEST_EAST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.073      ; 1.162      ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.401 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.449 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.717      ;
; 0.476 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.745      ;
; 0.589 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.857      ;
; 0.599 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.867      ;
; 0.687 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.955      ;
; 0.694 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 0.962      ;
; 0.776 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.043      ;
; 0.841 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.109      ;
; 1.648 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.648 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.648 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.648 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.648 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.648 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.690 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.958      ;
; 1.690 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.073      ; 1.958      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                       ; Launch Clock                                                                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_message[16]                    ; Interface_Comm:c_Interface_Comm|TX_message[16]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_message[24]                    ; Interface_Comm:c_Interface_Comm|TX_message[24]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_message[8]                     ; Interface_Comm:c_Interface_Comm|TX_message[8]                 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST           ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME            ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND              ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND          ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP               ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.471 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST        ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.739      ;
; 0.502 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|TX_ST                         ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.770      ;
; 0.515 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.783      ;
; 0.669 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 1.812      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|clks[13]                          ; Interface_Comm:c_Interface_Comm|clks[13]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|clks[15]                          ; Interface_Comm:c_Interface_Comm|clks[15]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|clks[5]                           ; Interface_Comm:c_Interface_Comm|clks[5]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|clks[3]                           ; Interface_Comm:c_Interface_Comm|clks[3]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|clks[29]                          ; Interface_Comm:c_Interface_Comm|clks[29]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|clks[21]                          ; Interface_Comm:c_Interface_Comm|clks[21]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|clks[19]                          ; Interface_Comm:c_Interface_Comm|clks[19]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|clks[11]                          ; Interface_Comm:c_Interface_Comm|clks[11]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|clks[27]                          ; Interface_Comm:c_Interface_Comm|clks[27]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|clks[17]                          ; Interface_Comm:c_Interface_Comm|clks[17]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|clks[1]                           ; Interface_Comm:c_Interface_Comm|clks[1]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|clks[31]                          ; Interface_Comm:c_Interface_Comm|clks[31]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|clks[22]                          ; Interface_Comm:c_Interface_Comm|clks[22]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|clks[9]                           ; Interface_Comm:c_Interface_Comm|clks[9]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|clks[6]                           ; Interface_Comm:c_Interface_Comm|clks[6]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|clks[25]                          ; Interface_Comm:c_Interface_Comm|clks[25]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|clks[23]                          ; Interface_Comm:c_Interface_Comm|clks[23]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|clks[7]                           ; Interface_Comm:c_Interface_Comm|clks[7]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[16]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|clks[14]                          ; Interface_Comm:c_Interface_Comm|clks[14]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[2]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|clks[18]                          ; Interface_Comm:c_Interface_Comm|clks[18]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|clks[12]                          ; Interface_Comm:c_Interface_Comm|clks[12]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|clks[4]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|clks[10]                          ; Interface_Comm:c_Interface_Comm|clks[10]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|clks[30]                          ; Interface_Comm:c_Interface_Comm|clks[30]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|clks[28]                          ; Interface_Comm:c_Interface_Comm|clks[28]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|clks[26]                          ; Interface_Comm:c_Interface_Comm|clks[26]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|clks[20]                          ; Interface_Comm:c_Interface_Comm|clks[20]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|clks[8]                           ; Interface_Comm:c_Interface_Comm|clks[8]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Interface_Comm:c_Interface_Comm|clks[24]                          ; Interface_Comm:c_Interface_Comm|clks[24]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 0.980      ;
; 0.732 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[0]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.000      ;
; 0.745 ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.013      ;
; 0.749 ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.017      ;
; 0.776 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.044      ;
; 0.792 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.923      ; 1.930      ;
; 0.807 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.075      ;
; 0.845 ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP               ; Interface_Comm:c_Interface_Comm|TX_message[36]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.072      ; 1.112      ;
; 0.876 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND              ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.144      ;
; 0.884 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND          ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.152      ;
; 0.902 ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.078      ; 1.175      ;
; 0.906 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_SN_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.927      ; 2.048      ;
; 0.937 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.080      ;
; 0.962 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.105      ;
; 0.976 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.119      ;
; 0.978 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.121      ;
; 0.984 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[24]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.929      ; 2.128      ;
; 0.987 ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST           ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.255      ;
; 0.998 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.141      ;
; 1.000 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.143      ;
; 1.005 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.148      ;
; 1.006 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.928      ; 2.149      ;
; 1.022 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.929      ; 2.166      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[1]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|clks[5]                           ; Interface_Comm:c_Interface_Comm|clks[6]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|clks[13]                          ; Interface_Comm:c_Interface_Comm|clks[14]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|clks[3]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|clks[22]                          ; Interface_Comm:c_Interface_Comm|clks[23]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Interface_Comm:c_Interface_Comm|clks[6]                           ; Interface_Comm:c_Interface_Comm|clks[7]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[14]                          ; Interface_Comm:c_Interface_Comm|clks[15]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[3]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[17]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[21]                          ; Interface_Comm:c_Interface_Comm|clks[22]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[15]                          ; Interface_Comm:c_Interface_Comm|clks[16]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[11]                          ; Interface_Comm:c_Interface_Comm|clks[12]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[29]                          ; Interface_Comm:c_Interface_Comm|clks[30]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Interface_Comm:c_Interface_Comm|clks[19]                          ; Interface_Comm:c_Interface_Comm|clks[20]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; Interface_Comm:c_Interface_Comm|clks[12]                          ; Interface_Comm:c_Interface_Comm|clks[13]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Interface_Comm:c_Interface_Comm|clks[4]                           ; Interface_Comm:c_Interface_Comm|clks[5]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Interface_Comm:c_Interface_Comm|clks[20]                          ; Interface_Comm:c_Interface_Comm|clks[21]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Interface_Comm:c_Interface_Comm|clks[18]                          ; Interface_Comm:c_Interface_Comm|clks[19]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Interface_Comm:c_Interface_Comm|clks[10]                          ; Interface_Comm:c_Interface_Comm|clks[11]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Interface_Comm:c_Interface_Comm|clks[27]                          ; Interface_Comm:c_Interface_Comm|clks[28]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; Interface_Comm:c_Interface_Comm|clks[28]                          ; Interface_Comm:c_Interface_Comm|clks[29]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Interface_Comm:c_Interface_Comm|clks[26]                          ; Interface_Comm:c_Interface_Comm|clks[27]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Interface_Comm:c_Interface_Comm|clks[30]                          ; Interface_Comm:c_Interface_Comm|clks[31]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Interface_Comm:c_Interface_Comm|clks[8]                           ; Interface_Comm:c_Interface_Comm|clks[9]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; Interface_Comm:c_Interface_Comm|clks[24]                          ; Interface_Comm:c_Interface_Comm|clks[25]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.073      ; 1.298      ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'                                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.401 ; US_HCSR_04:c_US_HCSR_04|TRIG_state    ; US_HCSR_04:c_US_HCSR_04|TRIG_state    ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.703 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 0.980      ;
; 0.732 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.000      ;
; 1.025 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.300      ;
; 1.038 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.060      ; 1.293      ;
; 1.040 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.314      ;
; 1.056 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.060      ; 1.311      ;
; 1.119 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.387      ;
; 1.119 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.389      ;
; 1.124 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.396      ;
; 1.131 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.060      ; 1.386      ;
; 1.147 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.073      ; 1.418      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.402 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.716      ;
; 0.472 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.739      ;
; 0.646 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.075      ; 0.916      ;
; 0.652 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.075      ; 0.922      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.975      ;
; 0.729 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.072      ; 0.996      ;
; 1.162 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.075      ; 1.432      ;
; 1.360 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.075      ; 1.630      ;
; 1.371 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.543      ; 2.109      ;
; 1.371 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.543      ; 2.109      ;
; 1.371 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.543      ; 2.109      ;
; 1.734 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.069      ; 1.998      ;
; 1.788 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.069      ; 2.052      ;
; 1.788 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.069      ; 2.052      ;
; 1.788 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.069      ; 2.052      ;
; 1.788 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.069      ; 2.052      ;
; 1.893 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.070      ; 2.158      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.073      ; 0.684      ;
; 0.738 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.005      ;
; 0.765 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.032      ;
; 0.782 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.049      ;
; 0.813 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.080      ;
; 1.012 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.281      ;
; 1.040 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.072      ; 1.309      ;
; 1.079 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.809      ;
; 1.079 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.809      ;
; 1.082 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.812      ;
; 1.083 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.813      ;
; 1.102 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.832      ;
; 1.103 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.833      ;
; 1.107 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.837      ;
; 1.167 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.897      ;
; 1.169 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.899      ;
; 1.170 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.900      ;
; 1.170 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.900      ;
; 1.172 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.902      ;
; 1.184 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.914      ;
; 1.193 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.535      ; 1.923      ;
; 3.420 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.675      ;
; 3.431 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.686      ;
; 3.485 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.740      ;
; 3.486 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.741      ;
; 3.487 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.742      ;
; 3.488 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.743      ;
; 3.512 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.767      ;
; 3.706 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.961      ;
; 3.706 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.961      ;
; 3.708 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.963      ;
; 3.708 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.963      ;
; 3.710 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.965      ;
; 3.712 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.967      ;
; 3.737 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 3.992      ;
; 3.765 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.020      ;
; 3.766 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.021      ;
; 3.768 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.023      ;
; 3.768 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.023      ;
; 3.770 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.025      ;
; 3.786 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.041      ;
; 3.789 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.044      ;
; 4.123 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.378      ;
; 4.124 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.379      ;
; 4.126 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.381      ;
; 4.126 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.381      ;
; 4.128 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.383      ;
; 4.144 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.399      ;
; 4.147 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.402      ;
; 4.189 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.444      ;
; 4.193 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.448      ;
; 4.196 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.451      ;
; 4.196 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.451      ;
; 4.197 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.452      ;
; 4.199 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.454      ;
; 4.199 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.454      ;
; 4.201 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.456      ;
; 4.217 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.472      ;
; 4.220 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.475      ;
; 4.313 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.568      ;
; 4.315 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.570      ;
; 4.317 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.572      ;
; 4.344 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.599      ;
; 4.466 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.721      ;
; 4.470 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.725      ;
; 4.473 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.728      ;
; 4.510 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.765      ;
; 4.514 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.769      ;
; 4.517 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.772      ;
; 4.541 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.796      ;
; 4.543 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.798      ;
; 4.545 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.800      ;
; 4.561 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.816      ;
; 4.590 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.845      ;
; 4.592 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.847      ;
; 4.594 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.849      ;
; 4.621 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.040      ; 4.876      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                         ; Launch Clock                                                                                            ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 0.669      ;
; 0.451 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY               ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.718      ;
; 0.793 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.060      ;
; 0.794 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.061      ;
; 0.795 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.062      ;
; 0.822 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.089      ;
; 0.879 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.391      ; 1.485      ;
; 0.942 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.209      ;
; 0.968 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.235      ;
; 0.980 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.247      ;
; 1.171 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.391      ; 1.777      ;
; 1.181 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.448      ;
; 1.211 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.478      ;
; 1.226 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.493      ;
; 1.231 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.499      ;
; 1.260 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.529      ;
; 1.260 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.529      ;
; 1.261 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.530      ;
; 1.262 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.531      ;
; 1.262 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.531      ;
; 1.300 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.567      ;
; 1.314 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.582      ;
; 1.315 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.583      ;
; 1.315 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.583      ;
; 1.315 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.583      ;
; 1.316 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.584      ;
; 1.316 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.584      ;
; 1.317 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.585      ;
; 1.317 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.585      ;
; 1.318 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.586      ;
; 1.319 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.587      ;
; 1.319 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.587      ;
; 1.319 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.587      ;
; 1.347 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.614      ;
; 1.362 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.629      ;
; 1.364 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.657     ; 0.922      ;
; 1.364 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.631      ;
; 1.364 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.631      ;
; 1.390 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.657     ; 0.948      ;
; 1.442 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.711      ;
; 1.446 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.715      ;
; 1.454 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.723      ;
; 1.454 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.723      ;
; 1.454 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.723      ;
; 1.462 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.731      ;
; 1.466 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.734      ;
; 1.467 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.736      ;
; 1.467 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.736      ;
; 1.468 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.737      ;
; 1.468 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.737      ;
; 1.468 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.737      ;
; 1.557 ; Interface_Comm:c_Interface_Comm|TX_message[32]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.656     ; 1.116      ;
; 1.595 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.391      ; 2.201      ;
; 1.597 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.392      ; 2.204      ;
; 1.601 ; Interface_Comm:c_Interface_Comm|TX_message[12]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.657     ; 1.159      ;
; 1.604 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.871      ;
; 1.604 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.871      ;
; 1.606 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.657     ; 1.164      ;
; 1.666 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.933      ;
; 1.675 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.942      ;
; 1.678 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.947      ;
; 1.678 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.945      ;
; 1.702 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.969      ;
; 1.705 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.974      ;
; 1.706 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 1.975      ;
; 1.710 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.391      ; 2.316      ;
; 1.711 ; Interface_Comm:c_Interface_Comm|TX_message[12]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.657     ; 1.269      ;
; 1.733 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.074      ; 2.002      ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.684      ;
; 0.522 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.789      ;
; 0.602 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.869      ;
; 0.718 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.986      ;
; 0.723 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.991      ;
; 0.724 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 0.991      ;
; 0.735 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.002      ;
; 0.774 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.041      ;
; 0.855 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.165     ; 0.905      ;
; 0.908 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.175      ;
; 0.929 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.977 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.244      ;
; 0.983 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 1.249      ;
; 1.054 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.073      ; 1.322      ;
; 1.064 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.115      ;
; 1.065 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.116      ;
; 1.105 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.372      ;
; 1.109 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.376      ;
; 1.200 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.467      ;
; 1.259 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.526      ;
; 1.329 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.596      ;
; 1.335 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.602      ;
; 1.350 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[1]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.401      ;
; 1.382 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.649      ;
; 1.412 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 1.678      ;
; 1.421 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.472      ;
; 1.422 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.689      ;
; 1.553 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 1.820      ;
; 1.576 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.165     ; 1.626      ;
; 1.576 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.165     ; 1.626      ;
; 1.576 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.165     ; 1.626      ;
; 1.645 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.696      ;
; 1.709 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.760      ;
; 1.755 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 2.021      ;
; 1.785 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.836      ;
; 1.827 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 2.093      ;
; 1.827 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 2.093      ;
; 1.827 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.071      ; 2.093      ;
; 1.844 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.164     ; 1.895      ;
; 1.913 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.072      ; 2.180      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.607 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 1.819      ;
; 0.742 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.748 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.987      ;
; 0.758 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.997      ;
; 0.769 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.008      ;
; 0.843 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.087      ;
; 0.901 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.145      ;
; 1.024 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.268      ;
; 1.059 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.303      ;
; 1.059 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.303      ;
; 1.063 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.307      ;
; 1.078 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.322      ;
; 1.095 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 2.307      ;
; 1.106 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.350      ;
; 1.119 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.363      ;
; 1.160 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.404      ;
; 1.160 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.404      ;
; 1.161 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.405      ;
; 1.171 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.415      ;
; 1.179 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 2.391      ;
; 1.181 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.425      ;
; 1.196 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.440      ;
; 1.197 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.441      ;
; 1.199 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.443      ;
; 1.248 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 2.460      ;
; 1.252 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.496      ;
; 1.295 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.539      ;
; 1.295 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.539      ;
; 1.371 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 2.583      ;
; 1.385 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.629      ;
; 1.385 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.629      ;
; 1.386 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.630      ;
; 1.387 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 2.599      ;
; 1.390 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.634      ;
; 1.390 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.634      ;
; 1.420 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.664      ;
; 1.430 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.017      ; 2.642      ;
; 1.466 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.710      ;
; 1.466 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.710      ;
; 1.467 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.711      ;
; 2.033 ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.576     ; 1.662      ;
; 5.484 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 4.767      ;
; 5.765 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 5.048      ;
; 6.073 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 5.356      ;
; 6.442 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 5.725      ;
; 6.792 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.377     ; 5.620      ;
; 6.836 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.924     ; 6.117      ;
; 7.234 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.377     ; 6.062      ;
; 7.320 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.377     ; 6.148      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.664 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[1]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.093      ; 0.952      ;
; 0.666 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.091      ; 0.952      ;
; 0.689 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.956      ;
; 0.691 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[0]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.093      ; 0.979      ;
; 0.693 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.091      ; 0.979      ;
; 0.702 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK       ; 0.000        ; 2.403      ; 3.560      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[3]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[5]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[13] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[15] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[15] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[11] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[11] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[19] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[19] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[21] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[29] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[3]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[3]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[5]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[5]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[13]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[13]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[15]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[15]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[21]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[21]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[19]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[19]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[29]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[29]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[17] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[17] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[27] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[11]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[11]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[17]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[17]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[27]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[27]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[31] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[6]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[9]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[9]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[22] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[31]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[31]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[1]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[1]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[22]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[22]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[7]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[7]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[23] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[25] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[6]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[6]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[9]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[9]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[23]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[23]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[25]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[25]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[2]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[14] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[16] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[7]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[7]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[16]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[16]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]                                         ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[4]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[4]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[10] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[12] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[12] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[18] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[18] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[14]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[14]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[2]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[2]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[18]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[18]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]                                                  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]                                                 ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16]                                        ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[8]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[8]  ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[20] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[26] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[30] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[28] ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[4]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[4]                               ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[10]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[10]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[12]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[12]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[20]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[20]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[26]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[26]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[28]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[28]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[30]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[30]                              ; i_CLK                              ; i_CLK       ; 0.000        ; 0.073      ; 0.979      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.678 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.411      ;
; 0.714 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.981      ;
; 0.719 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.986      ;
; 0.729 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 0.996      ;
; 0.742 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.009      ;
; 0.760 ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.699      ; 1.674      ;
; 0.839 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.572      ;
; 0.866 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.599      ;
; 0.874 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.607      ;
; 0.912 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.645      ;
; 1.006 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.538      ; 1.739      ;
; 1.036 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.304      ;
; 1.071 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.090      ; 1.356      ;
; 1.086 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.353      ;
; 1.148 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.415      ;
; 1.159 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.426      ;
; 1.174 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.441      ;
; 1.175 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.442      ;
; 1.305 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.572      ;
; 1.331 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.598      ;
; 1.339 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.606      ;
; 1.379 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.646      ;
; 1.452 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.719      ;
; 1.472 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.739      ;
; 1.559 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.826      ;
; 1.604 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.871      ;
; 1.622 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.889      ;
; 1.640 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.907      ;
; 1.648 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 1.915      ;
; 1.728 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.376     ; 1.547      ;
; 1.832 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.099      ;
; 1.838 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.105      ;
; 1.883 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.150      ;
; 1.976 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.376     ; 1.795      ;
; 2.023 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.290      ;
; 2.114 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.381      ;
; 2.164 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.431      ;
; 2.216 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.376     ; 2.035      ;
; 2.264 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.531      ;
; 2.333 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.072      ; 2.600      ;
; 4.560 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 5.115      ;
; 4.685 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 5.240      ;
; 5.026 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 5.581      ;
; 5.496 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.338      ; 6.049      ;
; 5.561 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.340      ; 6.116      ;
; 5.972 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.115     ; 6.072      ;
; 6.028 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.115     ; 6.128      ;
; 6.162 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.115     ; 6.262      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.687 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 1.539      ;
; 0.737 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.741 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.980      ;
; 0.746 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.985      ;
; 0.772 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.011      ;
; 0.846 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.091      ;
; 0.896 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.141      ;
; 1.027 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.272      ;
; 1.053 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.298      ;
; 1.057 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.302      ;
; 1.061 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.306      ;
; 1.069 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.314      ;
; 1.099 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.344      ;
; 1.129 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.374      ;
; 1.129 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.374      ;
; 1.139 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.384      ;
; 1.140 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.385      ;
; 1.150 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.395      ;
; 1.159 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.404      ;
; 1.177 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.422      ;
; 1.183 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.428      ;
; 1.196 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.441      ;
; 1.198 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.443      ;
; 1.252 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.497      ;
; 1.277 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 2.129      ;
; 1.286 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.531      ;
; 1.286 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.531      ;
; 1.304 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.549      ;
; 1.305 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.550      ;
; 1.316 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.561      ;
; 1.333 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 2.185      ;
; 1.377 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 2.229      ;
; 1.413 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.658      ;
; 1.418 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 2.270      ;
; 1.418 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.663      ;
; 1.422 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 2.274      ;
; 1.441 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.686      ;
; 1.499 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.744      ;
; 1.565 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.657      ; 2.417      ;
; 1.583 ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.920     ; 0.868      ;
; 1.627 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.872      ;
; 5.832 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.276     ; 4.761      ;
; 6.182 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.276     ; 5.111      ;
; 6.214 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.276     ; 5.143      ;
; 6.780 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.276     ; 5.709      ;
; 6.998 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.278     ; 5.925      ;
; 7.156 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.731     ; 5.630      ;
; 7.474 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.731     ; 5.948      ;
; 7.530 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.731     ; 6.004      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.737 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.742 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.742 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.772 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.011      ;
; 0.894 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.139      ;
; 0.895 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.140      ;
; 0.928 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 1.442      ;
; 1.026 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.271      ;
; 1.027 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.272      ;
; 1.060 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.305      ;
; 1.061 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.306      ;
; 1.062 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.307      ;
; 1.077 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.322      ;
; 1.103 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.348      ;
; 1.111 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.356      ;
; 1.112 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.357      ;
; 1.140 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.385      ;
; 1.142 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.387      ;
; 1.144 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.389      ;
; 1.150 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.395      ;
; 1.154 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.399      ;
; 1.177 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.422      ;
; 1.183 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.428      ;
; 1.198 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.443      ;
; 1.252 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.497      ;
; 1.260 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.505      ;
; 1.269 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.514      ;
; 1.271 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.516      ;
; 1.447 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.692      ;
; 1.449 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.694      ;
; 1.460 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 1.974      ;
; 1.511 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.756      ;
; 1.564 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.809      ;
; 1.626 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.871      ;
; 1.643 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.888      ;
; 1.673 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 2.187      ;
; 1.697 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 2.211      ;
; 1.789 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 2.303      ;
; 1.798 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 2.312      ;
; 1.988 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.319      ; 2.502      ;
; 2.529 ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.260     ; 1.474      ;
; 6.905 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.620     ; 5.490      ;
; 6.967 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.620     ; 5.552      ;
; 7.345 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.620     ; 5.930      ;
; 7.925 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.622     ; 6.508      ;
; 8.003 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.620     ; 6.588      ;
; 8.270 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.075     ; 6.400      ;
; 8.396 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.075     ; 6.526      ;
; 8.457 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.075     ; 6.587      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.741 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.980      ;
; 0.746 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.985      ;
; 0.758 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.997      ;
; 0.785 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.024      ;
; 1.055 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.301      ;
; 1.056 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.302      ;
; 1.070 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.316      ;
; 1.072 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.318      ;
; 1.104 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.350      ;
; 1.162 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.408      ;
; 1.170 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.416      ;
; 1.174 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.420      ;
; 1.194 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.440      ;
; 1.197 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.443      ;
; 1.210 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.456      ;
; 1.378 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.624      ;
; 1.386 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 1.753      ;
; 1.390 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.636      ;
; 1.413 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 1.780      ;
; 1.432 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.678      ;
; 1.445 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.691      ;
; 1.526 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 1.893      ;
; 1.588 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 1.771      ;
; 1.602 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 1.785      ;
; 1.651 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.018      ;
; 1.665 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.911      ;
; 1.682 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.049      ;
; 1.684 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.930      ;
; 1.689 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.056      ;
; 1.738 ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.004     ; 0.939      ;
; 1.785 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.031      ;
; 1.791 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.158      ;
; 1.826 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 2.009      ;
; 1.841 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.208      ;
; 1.853 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.220      ;
; 1.958 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.172      ; 2.325      ;
; 1.967 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.012     ; 2.150      ;
; 1.969 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.215      ;
; 2.047 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.293      ;
; 2.386 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.632      ;
; 2.453 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.699      ;
; 6.314 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.364     ; 5.155      ;
; 6.458 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.364     ; 5.299      ;
; 6.799 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.364     ; 5.640      ;
; 7.412 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.364     ; 6.253      ;
; 7.501 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.366     ; 6.340      ;
; 7.972 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.819     ; 6.358      ;
; 8.033 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.819     ; 6.419      ;
; 8.167 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.819     ; 6.553      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.742 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.745 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.746 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.985      ;
; 0.772 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.011      ;
; 1.005 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 1.308      ;
; 1.059 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.303      ;
; 1.062 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.306      ;
; 1.062 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.306      ;
; 1.077 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.321      ;
; 1.083 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.307      ;
; 1.109 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.353      ;
; 1.162 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.406      ;
; 1.167 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.414      ;
; 1.184 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.428      ;
; 1.186 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.430      ;
; 1.199 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.443      ;
; 1.236 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.460      ;
; 1.350 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.574      ;
; 1.355 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.579      ;
; 1.367 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.591      ;
; 1.377 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.621      ;
; 1.378 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.602      ;
; 1.384 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.608      ;
; 1.398 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 1.701      ;
; 1.401 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 1.704      ;
; 1.422 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.666      ;
; 1.422 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.669      ;
; 1.433 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.680      ;
; 1.435 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.679      ;
; 1.443 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.052      ; 1.690      ;
; 1.448 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.692      ;
; 1.497 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.721      ;
; 1.513 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.757      ;
; 1.523 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.767      ;
; 1.539 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.108      ; 1.842      ;
; 1.611 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.835      ;
; 1.634 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.878      ;
; 1.648 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.892      ;
; 1.656 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.029      ; 1.880      ;
; 1.757 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 2.001      ;
; 2.816 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.253     ; 1.768      ;
; 6.442 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.590     ; 5.057      ;
; 6.822 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.590     ; 5.437      ;
; 7.202 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.590     ; 5.817      ;
; 7.502 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.590     ; 6.117      ;
; 7.679 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.592     ; 6.292      ;
; 8.071 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.045     ; 6.231      ;
; 8.155 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.045     ; 6.315      ;
; 8.211 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.045     ; 6.371      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.742 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.745 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.755 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.994      ;
; 0.770 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.009      ;
; 0.868 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.143      ;
; 0.879 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.407      ; 1.481      ;
; 0.968 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.407      ; 1.570      ;
; 0.981 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.407      ; 1.583      ;
; 1.058 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.303      ;
; 1.059 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.304      ;
; 1.062 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.307      ;
; 1.077 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.322      ;
; 1.091 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.407      ; 1.693      ;
; 1.165 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.410      ;
; 1.181 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.426      ;
; 1.193 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.438      ;
; 1.196 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.441      ;
; 1.247 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.492      ;
; 1.289 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.407      ; 1.891      ;
; 1.389 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.261     ; 1.323      ;
; 1.447 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.407      ; 2.049      ;
; 1.519 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.261     ; 1.453      ;
; 1.521 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.766      ;
; 1.560 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.805      ;
; 1.572 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.817      ;
; 1.614 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.859      ;
; 1.664 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.909      ;
; 1.666 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.911      ;
; 1.688 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.933      ;
; 1.789 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.034      ;
; 1.795 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.040      ;
; 1.913 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.158      ;
; 1.924 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.169      ;
; 2.055 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.300      ;
; 2.071 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.316      ;
; 2.187 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.261     ; 2.121      ;
; 2.205 ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.256     ; 1.154      ;
; 2.231 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.476      ;
; 2.232 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.477      ;
; 2.258 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.503      ;
; 2.303 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.548      ;
; 6.609 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.602     ; 5.212      ;
; 6.915 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.602     ; 5.518      ;
; 6.919 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.602     ; 5.522      ;
; 7.305 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.602     ; 5.908      ;
; 8.099 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.604     ; 6.700      ;
; 8.530 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.057     ; 6.678      ;
; 8.566 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.057     ; 6.714      ;
; 8.631 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.057     ; 6.779      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.742 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.981      ;
; 0.745 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.749 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.988      ;
; 0.771 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.010      ;
; 0.841 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.085      ;
; 0.902 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 2.102      ;
; 1.025 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.269      ;
; 1.029 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.273      ;
; 1.057 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.301      ;
; 1.061 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.305      ;
; 1.064 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.308      ;
; 1.072 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.316      ;
; 1.106 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.350      ;
; 1.133 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.377      ;
; 1.133 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.377      ;
; 1.145 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.389      ;
; 1.146 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.390      ;
; 1.149 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.393      ;
; 1.157 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.401      ;
; 1.181 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.425      ;
; 1.183 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.427      ;
; 1.198 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.442      ;
; 1.261 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.505      ;
; 1.261 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.505      ;
; 1.263 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.507      ;
; 1.276 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.520      ;
; 1.277 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.521      ;
; 1.280 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.524      ;
; 1.380 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 2.580      ;
; 1.416 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.660      ;
; 1.428 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 2.628      ;
; 1.432 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.676      ;
; 1.432 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.676      ;
; 1.433 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.677      ;
; 1.436 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.680      ;
; 1.436 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.680      ;
; 1.554 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.588     ; 1.171      ;
; 1.602 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 2.802      ;
; 1.625 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 2.825      ;
; 1.647 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 2.847      ;
; 1.845 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 1.005      ; 3.045      ;
; 5.911 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.934     ; 5.182      ;
; 5.952 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.934     ; 5.223      ;
; 6.266 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.934     ; 5.537      ;
; 6.271 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.934     ; 5.542      ;
; 7.107 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.936     ; 6.376      ;
; 7.538 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.389     ; 6.354      ;
; 7.574 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.389     ; 6.390      ;
; 7.639 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.389     ; 6.455      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.743 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.744 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.784 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.023      ;
; 1.032 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.277      ;
; 1.033 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.278      ;
; 1.063 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.306      ;
; 1.064 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.307      ;
; 1.074 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.317      ;
; 1.078 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.321      ;
; 1.110 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.353      ;
; 1.131 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.148      ; 1.474      ;
; 1.160 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.403      ;
; 1.185 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.428      ;
; 1.196 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.439      ;
; 1.212 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.455      ;
; 1.248 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.493      ;
; 1.249 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.494      ;
; 1.357 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.148      ; 1.700      ;
; 1.363 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.561      ;
; 1.366 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.564      ;
; 1.421 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.664      ;
; 1.448 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.691      ;
; 1.488 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.731      ;
; 1.498 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.696      ;
; 1.501 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.699      ;
; 1.574 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.772      ;
; 1.575 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.773      ;
; 1.603 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.148      ; 1.946      ;
; 1.633 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.148      ; 1.976      ;
; 1.667 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.865      ;
; 1.668 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.911      ;
; 1.670 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.868      ;
; 1.693 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 1.936      ;
; 1.713 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.911      ;
; 1.716 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.003      ; 1.914      ;
; 1.792 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 2.035      ;
; 1.815 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 2.058      ;
; 2.050 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 2.293      ;
; 2.175 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.048      ; 2.418      ;
; 2.287 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.976     ; 1.516      ;
; 6.342 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.313     ; 5.234      ;
; 6.639 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.313     ; 5.531      ;
; 6.683 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.313     ; 5.575      ;
; 7.305 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.768     ; 5.742      ;
; 7.349 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.315     ; 6.239      ;
; 7.645 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.313     ; 6.537      ;
; 7.747 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.768     ; 6.184      ;
; 7.833 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.768     ; 6.270      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.743 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.759 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.998      ;
; 0.772 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.011      ;
; 0.843 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 1.306      ;
; 0.896 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.141      ;
; 1.003 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.248      ;
; 1.025 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.270      ;
; 1.029 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.274      ;
; 1.058 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.303      ;
; 1.061 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.306      ;
; 1.073 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.318      ;
; 1.077 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.322      ;
; 1.103 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.348      ;
; 1.108 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.353      ;
; 1.138 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.383      ;
; 1.143 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.388      ;
; 1.148 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.393      ;
; 1.153 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.398      ;
; 1.157 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.402      ;
; 1.160 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.405      ;
; 1.162 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.407      ;
; 1.183 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.428      ;
; 1.184 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.429      ;
; 1.196 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.441      ;
; 1.198 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.443      ;
; 1.246 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.491      ;
; 1.255 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.500      ;
; 1.377 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 1.840      ;
; 1.378 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.623      ;
; 1.391 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.636      ;
; 1.394 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.639      ;
; 1.398 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.643      ;
; 1.438 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 1.901      ;
; 1.459 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.704      ;
; 1.463 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.708      ;
; 1.509 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 1.972      ;
; 1.556 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 2.019      ;
; 1.625 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 2.088      ;
; 1.931 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.268      ; 2.394      ;
; 2.472 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.319     ; 1.358      ;
; 6.499 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.665     ; 5.039      ;
; 6.583 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.665     ; 5.123      ;
; 6.858 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.665     ; 5.398      ;
; 7.257 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.665     ; 5.797      ;
; 7.768 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.667     ; 6.306      ;
; 8.244 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.120     ; 6.329      ;
; 8.288 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.120     ; 6.373      ;
; 8.300 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.120     ; 6.385      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.744 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.744 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.983      ;
; 0.745 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.764 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.003      ;
; 0.978 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.109      ; 1.282      ;
; 1.051 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.297      ;
; 1.059 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.305      ;
; 1.061 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.307      ;
; 1.074 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.320      ;
; 1.105 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.351      ;
; 1.160 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.406      ;
; 1.163 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.407      ;
; 1.173 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.419      ;
; 1.184 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.430      ;
; 1.189 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.435      ;
; 1.319 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.563      ;
; 1.382 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.596      ;
; 1.393 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.607      ;
; 1.402 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.109      ; 1.706      ;
; 1.406 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.620      ;
; 1.418 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.632      ;
; 1.419 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.665      ;
; 1.424 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.670      ;
; 1.437 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.681      ;
; 1.449 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.049      ; 1.693      ;
; 1.503 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.749      ;
; 1.507 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.753      ;
; 1.524 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.770      ;
; 1.525 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.109      ; 1.829      ;
; 1.549 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.109      ; 1.853      ;
; 1.552 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.766      ;
; 1.553 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.767      ;
; 1.634 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.880      ;
; 1.635 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.849      ;
; 1.636 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.850      ;
; 1.646 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 1.892      ;
; 1.678 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.892      ;
; 1.690 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.019      ; 1.904      ;
; 1.904 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.150      ;
; 1.905 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.051      ; 2.151      ;
; 2.111 ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.276     ; 1.040      ;
; 6.468 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.631     ; 5.042      ;
; 6.514 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.631     ; 5.088      ;
; 6.533 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.631     ; 5.107      ;
; 6.858 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.631     ; 5.432      ;
; 7.512 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.086     ; 5.631      ;
; 7.556 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.633     ; 6.128      ;
; 7.954 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.086     ; 6.073      ;
; 8.040 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -2.086     ; 6.159      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.745 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.984      ;
; 0.746 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.985      ;
; 0.756 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.995      ;
; 0.772 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 1.011      ;
; 1.061 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.306      ;
; 1.062 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.307      ;
; 1.072 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.317      ;
; 1.077 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.322      ;
; 1.160 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.405      ;
; 1.183 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.428      ;
; 1.185 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.430      ;
; 1.198 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.443      ;
; 1.234 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.509      ;
; 1.289 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.534      ;
; 1.298 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.543      ;
; 1.343 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.588      ;
; 1.345 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.620      ;
; 1.397 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.642      ;
; 1.410 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.061      ; 1.666      ;
; 1.414 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.659      ;
; 1.458 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.733      ;
; 1.495 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.770      ;
; 1.515 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.790      ;
; 1.585 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.830      ;
; 1.617 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.892      ;
; 1.635 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.061      ; 1.891      ;
; 1.662 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.907      ;
; 1.668 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 1.913      ;
; 1.706 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.061      ; 1.962      ;
; 1.719 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 1.994      ;
; 1.732 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.007      ;
; 1.755 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.030      ;
; 1.780 ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.059     ; 0.926      ;
; 1.787 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.080      ; 2.062      ;
; 1.787 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.032      ;
; 1.811 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.056      ;
; 1.836 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.081      ;
; 1.887 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.061      ; 2.143      ;
; 1.912 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.157      ;
; 1.973 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.218      ;
; 2.192 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.050      ; 2.437      ;
; 6.392 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.418     ; 5.179      ;
; 6.443 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.418     ; 5.230      ;
; 6.503 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.418     ; 5.290      ;
; 6.752 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.418     ; 5.539      ;
; 6.951 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.420     ; 5.736      ;
; 7.427 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.873     ; 5.759      ;
; 7.483 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.873     ; 5.815      ;
; 7.617 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.873     ; 5.949      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -39.431 ; -453.596      ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -14.962 ; -15.720       ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -14.772 ; -15.133       ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.759 ; -15.132       ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.736 ; -15.167       ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.708 ; -14.998       ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.670 ; -15.453       ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.612 ; -15.255       ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.611 ; -15.623       ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.590 ; -15.428       ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -14.537 ; -15.833       ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -14.086 ; -14.477       ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -13.886 ; -141.587      ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -13.601 ; -14.566       ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; -3.271  ; -405.924      ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -2.649  ; -18.270       ;
; i_CLK                                                                                                   ; -1.546  ; -137.005      ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -1.379  ; -43.644       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -0.313  ; -0.553        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -0.182  ; -0.375        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; 0.050   ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 0.177 ; 0.000         ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 0.186 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 0.186 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 0.186 ; 0.000         ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.186 ; 0.000         ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; 0.186 ; 0.000         ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; 0.187 ; 0.000         ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; 0.187 ; 0.000         ;
; i_CLK                                                                                                   ; 0.234 ; 0.000         ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.291 ; 0.000         ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.320 ; 0.000         ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.320 ; 0.000         ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.323 ; 0.000         ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 0.324 ; 0.000         ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 0.324 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                 ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLK                                                                                                   ; -3.000 ; -160.806      ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; -1.000 ; -183.000      ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -1.000 ; -107.000      ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -1.000 ; -64.000       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -1.000 ; -43.000       ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -1.000 ; -17.000       ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -1.000 ; -17.000       ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -1.000 ; -13.000       ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -1.000 ; -10.000       ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.000 ; -8.000        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.000 ; -8.000        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.000 ; -8.000        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -1.000 ; -8.000        ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'                                                                                                                                                 ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.431 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.425     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[0]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[1]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[2]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[3]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[4]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[5]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[6]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[7]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[8]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[9]  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[10] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[11] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[12] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[13] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[14] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[15] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[16] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.301 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[17] ; US_HCSR_04:c_US_HCSR_04|o_DIST[7] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.008      ; 40.296     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.300 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[4] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.294     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.294 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[6] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.288     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.292 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[5] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.286     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[30] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.234 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[31] ; US_HCSR_04:c_US_HCSR_04|o_DIST[2] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.228     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[18] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[19] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[20] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[21] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[22] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[23] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[24] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[25] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[26] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[27] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[28] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
; -39.224 ; US_HCSR_04:c_US_HCSR_04|ECHO_clks[29] ; US_HCSR_04:c_US_HCSR_04|o_DIST[3] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 1.000        ; 0.007      ; 40.218     ;
+---------+---------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -14.962 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.934     ; 15.025     ;
; -14.908 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.934     ; 14.971     ;
; -14.865 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.934     ; 14.928     ;
; -14.843 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.135     ; 14.705     ;
; -14.797 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.934     ; 14.860     ;
; -14.791 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.135     ; 14.653     ;
; -14.791 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.135     ; 14.653     ;
; -14.775 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.934     ; 14.838     ;
; -0.401  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.366      ;
; -0.380  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.345      ;
; -0.333  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.298      ;
; -0.318  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.283      ;
; -0.293  ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.767     ; 0.523      ;
; -0.280  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.245      ;
; -0.249  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.214      ;
; -0.226  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.191      ;
; -0.213  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.196      ;
; -0.212  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.177      ;
; -0.201  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.183      ;
; -0.166  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.131      ;
; -0.095  ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.060      ;
; -0.090  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.072      ;
; -0.087  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.070      ;
; -0.077  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.059      ;
; -0.066  ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.048      ;
; -0.060  ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.042      ;
; -0.028  ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.016     ; 1.019      ;
; -0.022  ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.004      ;
; -0.017  ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.999      ;
; 0.007   ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.975      ;
; 0.035   ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.016     ; 0.956      ;
; 0.072   ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.910      ;
; 0.082   ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.900      ;
; 0.116   ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.866      ;
; 0.120   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.016     ; 0.871      ;
; 0.126   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.856      ;
; 0.136   ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.846      ;
; 0.140   ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.842      ;
; 0.157   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.825      ;
; 0.172   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.811      ;
; 0.186   ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.796      ;
; 0.191   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.792      ;
; 0.219   ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.763      ;
; 0.225   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.757      ;
; 0.371   ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.016     ; 0.620      ;
; 0.427   ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.433   ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.552      ;
; 0.436   ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.436   ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -14.772 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.773     ; 14.996     ;
; -14.718 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.773     ; 14.942     ;
; -14.675 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.773     ; 14.899     ;
; -14.653 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.974     ; 14.676     ;
; -14.607 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.773     ; 14.831     ;
; -14.601 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.974     ; 14.624     ;
; -14.601 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.974     ; 14.624     ;
; -14.585 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.773     ; 14.809     ;
; -0.171  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.154      ;
; -0.164  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.147      ;
; -0.161  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.144      ;
; -0.129  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 1.343      ;
; -0.123  ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.106      ;
; -0.105  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.088      ;
; -0.098  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.081      ;
; -0.090  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.073      ;
; -0.057  ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.605     ; 0.449      ;
; -0.050  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 1.264      ;
; -0.050  ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.033      ;
; -0.038  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 1.252      ;
; -0.037  ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.020      ;
; -0.026  ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.009      ;
; -0.025  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.008      ;
; -0.015  ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 1.229      ;
; -0.006  ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 1.220      ;
; 0.015   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.968      ;
; 0.015   ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.968      ;
; 0.041   ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 1.173      ;
; 0.079   ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.904      ;
; 0.115   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.868      ;
; 0.115   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.868      ;
; 0.120   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.863      ;
; 0.143   ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.840      ;
; 0.145   ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.838      ;
; 0.153   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.830      ;
; 0.193   ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.790      ;
; 0.198   ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.785      ;
; 0.207   ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.776      ;
; 0.221   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.762      ;
; 0.224   ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.759      ;
; 0.254   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.729      ;
; 0.256   ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.727      ;
; 0.286   ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.697      ;
; 0.305   ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.678      ;
; 0.426   ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.428   ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.557      ;
; 0.439   ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.546      ;
; 0.442   ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.543      ;
; 0.456   ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.207      ; 0.758      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.759 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.940     ; 14.816     ;
; -14.705 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.940     ; 14.762     ;
; -14.662 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.940     ; 14.719     ;
; -14.640 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.141     ; 14.496     ;
; -14.594 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.940     ; 14.651     ;
; -14.588 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.141     ; 14.444     ;
; -14.588 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.141     ; 14.444     ;
; -14.572 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.940     ; 14.629     ;
; -0.503  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.781     ; 0.719      ;
; -0.271  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 1.319      ;
; -0.240  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.224      ;
; -0.193  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.177      ;
; -0.177  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.161      ;
; -0.127  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.111      ;
; -0.105  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 1.153      ;
; -0.104  ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.088      ;
; -0.103  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.087      ;
; -0.087  ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.071      ;
; -0.063  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 1.111      ;
; -0.055  ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.039      ;
; -0.047  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 1.095      ;
; -0.040  ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.024      ;
; -0.030  ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.014      ;
; -0.021  ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.005      ;
; 0.002   ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 1.046      ;
; 0.017   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.967      ;
; 0.033   ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 1.015      ;
; 0.049   ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.935      ;
; 0.074   ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.910      ;
; 0.121   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.863      ;
; 0.137   ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.847      ;
; 0.138   ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.846      ;
; 0.150   ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.834      ;
; 0.154   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.830      ;
; 0.163   ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.821      ;
; 0.187   ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.797      ;
; 0.220   ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.764      ;
; 0.220   ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.764      ;
; 0.222   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.762      ;
; 0.224   ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.760      ;
; 0.270   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.714      ;
; 0.304   ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.680      ;
; 0.360   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.624      ;
; 0.364   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.620      ;
; 0.423   ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.041      ; 0.625      ;
; 0.426   ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.427   ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.431   ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.554      ;
; 0.436   ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.736 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 14.807     ;
; -14.682 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 14.753     ;
; -14.639 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 14.710     ;
; -14.617 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.127     ; 14.487     ;
; -14.571 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 14.642     ;
; -14.565 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.127     ; 14.435     ;
; -14.565 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.127     ; 14.435     ;
; -14.549 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.926     ; 14.620     ;
; -0.572  ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.757     ; 0.812      ;
; -0.307  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 1.372      ;
; -0.234  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.217      ;
; -0.202  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 1.267      ;
; -0.199  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 1.264      ;
; -0.193  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.176      ;
; -0.172  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.155      ;
; -0.151  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 1.216      ;
; -0.128  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 1.193      ;
; -0.128  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.111      ;
; -0.105  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.088      ;
; -0.099  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.082      ;
; -0.098  ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.081      ;
; -0.089  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.072      ;
; -0.058  ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.041      ;
; -0.057  ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.040      ;
; -0.036  ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.019      ;
; -0.030  ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 1.095      ;
; -0.024  ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.007      ;
; 0.047   ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.936      ;
; 0.080   ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.903      ;
; 0.121   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.862      ;
; 0.135   ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.848      ;
; 0.142   ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.841      ;
; 0.144   ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.839      ;
; 0.153   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.830      ;
; 0.175   ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.808      ;
; 0.186   ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.797      ;
; 0.218   ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.765      ;
; 0.221   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.762      ;
; 0.273   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.710      ;
; 0.275   ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.708      ;
; 0.278   ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.705      ;
; 0.346   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.637      ;
; 0.364   ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.619      ;
; 0.383   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.058      ; 0.682      ;
; 0.413   ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.570      ;
; 0.426   ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.427   ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.437   ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.548      ;
; 0.443   ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.542      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.708 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.616     ; 15.089     ;
; -14.654 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.616     ; 15.035     ;
; -14.611 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.616     ; 14.992     ;
; -14.589 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.817     ; 14.769     ;
; -14.543 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.616     ; 14.924     ;
; -14.537 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.817     ; 14.717     ;
; -14.537 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.817     ; 14.717     ;
; -14.521 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.616     ; 14.902     ;
; -0.325  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.698      ;
; -0.217  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.590      ;
; -0.184  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.557      ;
; -0.176  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.549      ;
; -0.163  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.146      ;
; -0.118  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.101      ;
; -0.110  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.093      ;
; -0.100  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.083      ;
; -0.099  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.082      ;
; -0.098  ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.471      ;
; -0.090  ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.457     ; 0.630      ;
; -0.087  ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.070      ;
; -0.055  ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.428      ;
; -0.050  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.033      ;
; -0.036  ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.019      ;
; -0.027  ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.010      ;
; -0.019  ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.002      ;
; 0.017   ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.966      ;
; 0.018   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.965      ;
; 0.048   ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.935      ;
; 0.076   ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.907      ;
; 0.121   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.862      ;
; 0.140   ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.843      ;
; 0.140   ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.843      ;
; 0.153   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.830      ;
; 0.189   ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.794      ;
; 0.195   ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.788      ;
; 0.212   ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.771      ;
; 0.221   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.762      ;
; 0.221   ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.762      ;
; 0.234   ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.749      ;
; 0.253   ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.730      ;
; 0.278   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.366      ; 1.095      ;
; 0.292   ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.691      ;
; 0.359   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.624      ;
; 0.362   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.621      ;
; 0.363   ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.620      ;
; 0.426   ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.427   ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.435   ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.550      ;
; 0.438   ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.547      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.670 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.896     ; 14.771     ;
; -14.616 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.896     ; 14.717     ;
; -14.573 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.896     ; 14.674     ;
; -14.551 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.097     ; 14.451     ;
; -14.505 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.896     ; 14.606     ;
; -14.499 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.097     ; 14.399     ;
; -14.499 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.097     ; 14.399     ;
; -14.483 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.896     ; 14.584     ;
; -0.428  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.412      ;
; -0.378  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.362      ;
; -0.361  ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.737     ; 0.621      ;
; -0.293  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.277      ;
; -0.265  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.249      ;
; -0.218  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.202      ;
; -0.197  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.181      ;
; -0.196  ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.185     ; 1.018      ;
; -0.193  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.177      ;
; -0.178  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.117      ; 1.302      ;
; -0.177  ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.161      ;
; -0.159  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.143      ;
; -0.146  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.130      ;
; -0.128  ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.117      ; 1.252      ;
; -0.123  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.107      ;
; -0.105  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.117      ; 1.229      ;
; -0.104  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.088      ;
; -0.095  ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.079      ;
; -0.094  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.078      ;
; -0.064  ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.117      ; 1.188      ;
; -0.054  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.038      ;
; -0.043  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.117      ; 1.167      ;
; -0.030  ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.014      ;
; -0.024  ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.008      ;
; 0.008   ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.117      ; 1.116      ;
; 0.072   ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.912      ;
; 0.122   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.862      ;
; 0.135   ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.185     ; 0.687      ;
; 0.136   ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.848      ;
; 0.145   ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.839      ;
; 0.154   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.830      ;
; 0.160   ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.824      ;
; 0.161   ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.185     ; 0.661      ;
; 0.177   ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.793      ;
; 0.186   ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.798      ;
; 0.219   ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.765      ;
; 0.222   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.762      ;
; 0.426   ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.427   ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.433   ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.552      ;
; 0.438   ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.547      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.612 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.893     ; 14.716     ;
; -14.558 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.893     ; 14.662     ;
; -14.515 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.893     ; 14.619     ;
; -14.493 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.094     ; 14.396     ;
; -14.447 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.893     ; 14.551     ;
; -14.441 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.094     ; 14.344     ;
; -14.441 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.094     ; 14.344     ;
; -14.425 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.893     ; 14.529     ;
; -0.721  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.741     ; 0.977      ;
; -0.315  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.254      ;
; -0.299  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.238      ;
; -0.298  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.237      ;
; -0.251  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.190      ;
; -0.243  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.182      ;
; -0.232  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.171      ;
; -0.226  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.165      ;
; -0.201  ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.184      ;
; -0.183  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.122      ;
; -0.163  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.102      ;
; -0.130  ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.114      ;
; -0.114  ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.068     ; 1.053      ;
; -0.088  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.072      ;
; -0.060  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.044      ;
; -0.030  ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.014      ;
; -0.021  ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.005      ;
; -0.014  ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.998      ;
; 0.004   ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.005      ; 1.008      ;
; 0.006   ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.978      ;
; 0.017   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.967      ;
; 0.029   ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.954      ;
; 0.074   ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.910      ;
; 0.121   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.863      ;
; 0.122   ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.861      ;
; 0.124   ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.859      ;
; 0.138   ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.846      ;
; 0.146   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.838      ;
; 0.148   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.836      ;
; 0.154   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.830      ;
; 0.160   ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.005      ; 0.852      ;
; 0.168   ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.005      ; 0.844      ;
; 0.189   ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.795      ;
; 0.203   ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.781      ;
; 0.221   ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.763      ;
; 0.222   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.762      ;
; 0.376   ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.005      ; 0.636      ;
; 0.426   ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.427   ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.436   ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.439   ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.546      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.611 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.850     ; 14.758     ;
; -14.557 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.850     ; 14.704     ;
; -14.514 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.850     ; 14.661     ;
; -14.492 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.051     ; 14.438     ;
; -14.446 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.850     ; 14.593     ;
; -14.440 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.051     ; 14.386     ;
; -14.440 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.051     ; 14.386     ;
; -14.424 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.850     ; 14.571     ;
; -0.426  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 1.411      ;
; -0.365  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.352      ;
; -0.360  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.347      ;
; -0.349  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.336      ;
; -0.312  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.299      ;
; -0.298  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.285      ;
; -0.293  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.280      ;
; -0.284  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.271      ;
; -0.248  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.235      ;
; -0.221  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.186      ;
; -0.221  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.205      ;
; -0.213  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.200      ;
; -0.200  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.184      ;
; -0.190  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.174      ;
; -0.180  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 1.165      ;
; -0.176  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.020     ; 1.163      ;
; -0.170  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.154      ;
; -0.162  ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.680     ; 0.479      ;
; -0.160  ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.144      ;
; -0.152  ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.136      ;
; -0.121  ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.105      ;
; -0.101  ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.085      ;
; -0.055  ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 1.020      ;
; -0.055  ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.039      ;
; 0.007   ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.977      ;
; 0.011   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.974      ;
; 0.011   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 0.954      ;
; 0.074   ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.910      ;
; 0.122   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.862      ;
; 0.138   ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.846      ;
; 0.141   ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.843      ;
; 0.148   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.042     ; 0.817      ;
; 0.154   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.830      ;
; 0.186   ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.798      ;
; 0.199   ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.786      ;
; 0.219   ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.765      ;
; 0.222   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.762      ;
; 0.427   ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.427   ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.558      ;
; 0.434   ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.551      ;
; 0.436   ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.590 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.816     ; 14.771     ;
; -14.536 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.816     ; 14.717     ;
; -14.493 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.816     ; 14.674     ;
; -14.471 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.017     ; 14.451     ;
; -14.425 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.816     ; 14.606     ;
; -14.419 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.017     ; 14.399     ;
; -14.419 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.017     ; 14.399     ;
; -14.403 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.816     ; 14.584     ;
; -0.499  ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.664     ; 0.832      ;
; -0.460  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.408      ;
; -0.451  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.399      ;
; -0.392  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.340      ;
; -0.377  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.325      ;
; -0.349  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.333      ;
; -0.308  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.256      ;
; -0.284  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.232      ;
; -0.240  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.188      ;
; -0.216  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.164      ;
; -0.194  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.178      ;
; -0.169  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.117      ;
; -0.163  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.147      ;
; -0.123  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.107      ;
; -0.122  ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.106      ;
; -0.100  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.059     ; 1.048      ;
; -0.095  ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.079      ;
; -0.094  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.078      ;
; -0.089  ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.073      ;
; -0.088  ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 1.087      ;
; -0.069  ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.053      ;
; -0.054  ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 1.038      ;
; 0.003   ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 0.996      ;
; 0.074   ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.910      ;
; 0.076   ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.908      ;
; 0.118   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.866      ;
; 0.128   ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.856      ;
; 0.138   ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.846      ;
; 0.140   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 0.859      ;
; 0.142   ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.842      ;
; 0.147   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.837      ;
; 0.189   ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.795      ;
; 0.215   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.769      ;
; 0.221   ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.763      ;
; 0.245   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.739      ;
; 0.299   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.008     ; 0.700      ;
; 0.362   ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.023     ; 0.622      ;
; 0.423   ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.562      ;
; 0.426   ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.436   ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
; 0.436   ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.549      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -14.537 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.832     ; 14.702     ;
; -14.483 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.832     ; 14.648     ;
; -14.440 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.832     ; 14.605     ;
; -14.418 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.033     ; 14.382     ;
; -14.372 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.832     ; 14.537     ;
; -14.366 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.033     ; 14.330     ;
; -14.366 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -1.033     ; 14.330     ;
; -14.350 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.832     ; 14.515     ;
; -0.529  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.511      ;
; -0.452  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.470      ;
; -0.451  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.469      ;
; -0.437  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.455      ;
; -0.404  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.422      ;
; -0.375  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.393      ;
; -0.374  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.392      ;
; -0.363  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.381      ;
; -0.333  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.351      ;
; -0.316  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.299      ;
; -0.316  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.299      ;
; -0.305  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.288      ;
; -0.294  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.312      ;
; -0.281  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.263      ;
; -0.268  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.251      ;
; -0.262  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.011      ; 1.280      ;
; -0.259  ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 1.182      ;
; -0.247  ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.230      ;
; -0.237  ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.220      ;
; -0.173  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 1.155      ;
; -0.161  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.144      ;
; -0.152  ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.663     ; 0.486      ;
; -0.123  ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.106      ;
; -0.118  ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 1.041      ;
; -0.093  ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.076      ;
; -0.055  ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.038      ;
; 0.016   ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 0.907      ;
; 0.038   ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.084     ; 0.885      ;
; 0.068   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.915      ;
; 0.116   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.867      ;
; 0.129   ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.025     ; 0.853      ;
; 0.132   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.851      ;
; 0.145   ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.838      ;
; 0.146   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.837      ;
; 0.187   ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.796      ;
; 0.214   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.769      ;
; 0.220   ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.763      ;
; 0.422   ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.563      ;
; 0.428   ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.557      ;
; 0.431   ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.554      ;
; 0.439   ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.546      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                              ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; -14.086 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.659     ; 14.424     ;
; -14.032 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.659     ; 14.370     ;
; -13.989 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.659     ; 14.327     ;
; -13.967 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.860     ; 14.104     ;
; -13.921 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.659     ; 14.259     ;
; -13.915 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.860     ; 14.052     ;
; -13.915 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.860     ; 14.052     ;
; -13.899 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.659     ; 14.237     ;
; -0.408  ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.500     ; 0.905      ;
; -0.172  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.155      ;
; -0.147  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 1.477      ;
; -0.120  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 1.450      ;
; -0.117  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.100      ;
; -0.110  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.093      ;
; -0.109  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.092      ;
; -0.097  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.080      ;
; -0.089  ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 1.419      ;
; -0.086  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.069      ;
; -0.055  ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.038      ;
; -0.053  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.036      ;
; -0.034  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.017      ;
; -0.032  ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.015      ;
; -0.021  ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 1.004      ;
; -0.011  ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 1.341      ;
; -0.006  ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 1.336      ;
; 0.016   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.967      ;
; 0.047   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.936      ;
; 0.068   ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.915      ;
; 0.068   ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 1.262      ;
; 0.123   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.860      ;
; 0.132   ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.851      ;
; 0.134   ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.849      ;
; 0.143   ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.840      ;
; 0.155   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.828      ;
; 0.157   ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.826      ;
; 0.167   ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.816      ;
; 0.187   ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.796      ;
; 0.220   ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.763      ;
; 0.223   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.760      ;
; 0.274   ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.709      ;
; 0.274   ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.709      ;
; 0.274   ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.709      ;
; 0.362   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.621      ;
; 0.410   ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.323      ; 0.920      ;
; 0.414   ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.024     ; 0.569      ;
; 0.426   ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.559      ;
; 0.429   ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.556      ;
; 0.431   ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.554      ;
; 0.437   ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.022     ; 0.548      ;
+---------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'                                                                                                                                                             ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                        ; Launch Clock                                 ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -13.886 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.257      ; 15.130     ;
; -13.877 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.257      ; 15.121     ;
; -13.864 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.253      ; 15.104     ;
; -13.855 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.253      ; 15.095     ;
; -13.782 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.256      ; 15.025     ;
; -13.760 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.999     ;
; -13.739 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.257      ; 14.983     ;
; -13.736 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.257      ; 14.980     ;
; -13.730 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.257      ; 14.974     ;
; -13.717 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.253      ; 14.957     ;
; -13.714 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.253      ; 14.954     ;
; -13.710 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.257      ; 14.954     ;
; -13.708 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.253      ; 14.948     ;
; -13.688 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.253      ; 14.928     ;
; -13.580 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[8]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.256      ; 14.823     ;
; -13.558 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[16] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.797     ;
; -13.374 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.613     ;
; -13.372 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.611     ;
; -13.371 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.610     ;
; -13.365 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.604     ;
; -13.363 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.602     ;
; -13.362 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.601     ;
; -13.270 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.508     ;
; -13.268 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.506     ;
; -13.267 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.505     ;
; -13.227 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.466     ;
; -13.225 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.464     ;
; -13.224 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.463     ;
; -13.224 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.463     ;
; -13.222 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.461     ;
; -13.221 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.460     ;
; -13.218 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.457     ;
; -13.216 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.455     ;
; -13.215 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.454     ;
; -13.198 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.437     ;
; -13.196 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.435     ;
; -13.195 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.434     ;
; -13.068 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[11] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.306     ;
; -13.066 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[10] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.304     ;
; -13.065 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[9]  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.303     ;
; -12.985 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.224     ;
; -12.976 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.215     ;
; -12.881 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 14.119     ;
; -12.838 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.077     ;
; -12.835 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.074     ;
; -12.829 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.068     ;
; -12.811 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.050     ;
; -12.809 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.048     ;
; -12.802 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 14.041     ;
; -12.707 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 13.945     ;
; -12.679 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[17] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 13.917     ;
; -12.668 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.907     ;
; -12.664 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.903     ;
; -12.661 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.900     ;
; -12.659 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.898     ;
; -12.655 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.894     ;
; -12.635 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.874     ;
; -12.564 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 13.802     ;
; -12.521 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.760     ;
; -12.518 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.757     ;
; -12.512 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.751     ;
; -12.505 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[18] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 13.743     ;
; -12.492 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.252      ; 13.731     ;
; -12.362 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]     ; Interface_Comm:c_Interface_Comm|TX_message[19] ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.251      ; 13.600     ;
; -2.145  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.141      ;
; -2.134  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.130      ;
; -2.130  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.126      ;
; -2.101  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.097      ;
; -2.098  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 3.093      ;
; -2.092  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.088      ;
; -2.087  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.083      ;
; -2.084  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.080      ;
; -2.078  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.074      ;
; -2.078  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.074      ;
; -2.069  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.065      ;
; -2.067  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.243      ; 3.297      ;
; -2.063  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.059      ;
; -2.056  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 3.051      ;
; -2.042  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 3.037      ;
; -2.042  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.038      ;
; -2.035  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 3.032      ;
; -2.034  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.030      ;
; -2.033  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 3.028      ;
; -2.028  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.024      ;
; -2.020  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.016      ;
; -2.020  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 3.017      ;
; -2.019  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 3.015      ;
; -1.994  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[4] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.243      ; 3.224      ;
; -1.991  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 2.988      ;
; -1.982  ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 2.977      ;
; -1.977  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.010      ; 2.974      ;
; -1.967  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.243      ; 3.197      ;
; -1.964  ; Flow_counter:WEST_EAST|CAR_FLOW[6]   ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.244      ; 3.195      ;
; -1.940  ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 2.935      ;
; -1.926  ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 2.921      ;
; -1.924  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[5] ; Interface_Comm:c_Interface_Comm|TX_message[24] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.239      ; 3.150      ;
; -1.917  ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]    ; Interface_Comm:c_Interface_Comm|TX_message[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.008      ; 2.912      ;
; -1.913  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[7] ; Interface_Comm:c_Interface_Comm|TX_message[17] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.243      ; 3.143      ;
; -1.904  ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]    ; Interface_Comm:c_Interface_Comm|TX_message[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.009      ; 2.900      ;
; -1.899  ; Flow_counter:WEST_EAST|CAR_FLOW[4]   ; Interface_Comm:c_Interface_Comm|TX_message[18] ; CLK_DIV:c_STL_CLK|CLK                        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 1.000        ; 0.244      ; 3.130      ;
+---------+--------------------------------------+------------------------------------------------+----------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; -13.601 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.004      ; 14.592     ;
; -13.547 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.004      ; 14.538     ;
; -13.504 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.004      ; 14.495     ;
; -13.482 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.197     ; 14.272     ;
; -13.436 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.004      ; 14.427     ;
; -13.430 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.197     ; 14.220     ;
; -13.430 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.197     ; 14.220     ;
; -13.414 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.004      ; 14.405     ;
; -0.487  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.439      ;
; -0.432  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.384      ;
; -0.415  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.367      ;
; -0.379  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.330      ;
; -0.377  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.329      ;
; -0.364  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.316      ;
; -0.362  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.314      ;
; -0.311  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.234     ; 1.064      ;
; -0.302  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.254      ;
; -0.275  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.225      ;
; -0.221  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.172      ;
; -0.145  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.154      ; 1.286      ;
; -0.143  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.234     ; 0.896      ;
; -0.139  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.090      ;
; -0.139  ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 1.091      ;
; -0.118  ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.069      ;
; -0.095  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 1.045      ;
; -0.065  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 1.016      ;
; -0.042  ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.235     ; 0.794      ;
; -0.038  ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.990      ;
; -0.035  ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.037     ; 0.985      ;
; -0.019  ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.035     ; 0.971      ;
; -0.013  ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.155      ; 1.155      ;
; 0.016   ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.935      ;
; 0.037   ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.914      ;
; 0.040   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.155      ; 1.102      ;
; 0.061   ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.155      ; 1.081      ;
; 0.090   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.861      ;
; 0.101   ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.850      ;
; 0.111   ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.840      ;
; 0.122   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.829      ;
; 0.126   ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.155      ; 1.016      ;
; 0.151   ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.044     ; 0.792      ;
; 0.175   ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.155      ; 0.967      ;
; 0.190   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.761      ;
; 0.230   ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; 0.174      ; 0.931      ;
; 0.231   ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.720      ;
; 0.393   ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.558      ;
; 0.394   ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.557      ;
; 0.398   ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.553      ;
; 0.403   ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 1.000        ; -0.036     ; 0.548      ;
+---------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                    ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.271 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.411      ;
; -3.271 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.411      ;
; -3.271 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.411      ;
; -3.230 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.381      ;
; -3.229 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.380      ;
; -3.229 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.380      ;
; -3.229 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; TRLH_EW_EN[0]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.035     ; 4.181      ;
; -3.228 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.379      ;
; -3.228 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.379      ;
; -3.228 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.379      ;
; -3.228 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.379      ;
; -3.228 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.379      ;
; -3.228 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.379      ;
; -3.227 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.164      ; 4.378      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[5] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.163      ; 4.363      ;
; -3.213 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.148      ; 4.348      ;
; -3.213 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.148      ; 4.348      ;
; -3.213 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.148      ; 4.348      ;
; -3.174 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.148      ; 4.309      ;
; -3.174 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.148      ; 4.309      ;
; -3.174 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.148      ; 4.309      ;
; -3.172 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.318      ;
; -3.171 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.317      ;
; -3.171 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.317      ;
; -3.171 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; TRLH_EW_EN[0]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.040     ; 4.118      ;
; -3.170 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.316      ;
; -3.170 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.316      ;
; -3.170 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.316      ;
; -3.170 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.316      ;
; -3.170 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.316      ;
; -3.170 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.316      ;
; -3.169 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.315      ;
; -3.160 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.300      ;
; -3.160 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.300      ;
; -3.160 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1] ; YW_next_state.STOP            ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.300      ;
; -3.155 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.310      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.155 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1] ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.158      ; 4.300      ;
; -3.154 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.309      ;
; -3.154 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.309      ;
; -3.153 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.308      ;
; -3.153 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.308      ;
; -3.153 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.308      ;
; -3.153 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.308      ;
; -3.153 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.308      ;
; -3.153 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.308      ;
; -3.152 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.168      ; 4.307      ;
; -3.146 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; TRLH_EW_EN[0]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.040     ; 4.093      ;
; -3.143 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[30]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.289      ;
; -3.142 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[19]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.288      ;
; -3.142 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[21]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.288      ;
; -3.141 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[26]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.287      ;
; -3.141 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[15]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.287      ;
; -3.141 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[16]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.287      ;
; -3.141 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[17]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.287      ;
; -3.141 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[25]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.287      ;
; -3.141 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[29]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.287      ;
; -3.140 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0] ; clks[18]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.159      ; 4.286      ;
; -3.139 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; TRLH_EW_EN[2]                 ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; -0.042     ; 4.084      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[8]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[11]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[0]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[1]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[2]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[3]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[4]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[5]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[6]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[7]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[9]                       ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[10]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[12]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:EAST_WEST|CAR_FLOW[3]   ; clks[13]                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.167      ; 4.292      ;
; -3.138 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.FLOW_NORT_SOUTH ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.278      ;
; -3.138 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0] ; YW_next_state.FLOW_EAST_WEST  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 1.000        ; 0.153      ; 4.278      ;
+--------+--------------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.649 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.521      ;
; -2.638 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.510      ;
; -2.630 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.502      ;
; -2.607 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.479      ;
; -2.596 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.468      ;
; -2.596 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.468      ;
; -2.593 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.465      ;
; -2.591 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.463      ;
; -2.588 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.460      ;
; -2.586 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.458      ;
; -2.584 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.456      ;
; -2.582 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.454      ;
; -2.580 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.452      ;
; -2.574 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.446      ;
; -2.573 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.445      ;
; -2.565 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.437      ;
; -2.554 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.426      ;
; -2.549 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.421      ;
; -2.544 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.416      ;
; -2.540 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.412      ;
; -2.538 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.410      ;
; -2.535 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.407      ;
; -2.531 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.403      ;
; -2.530 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.402      ;
; -2.526 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.398      ;
; -2.524 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.396      ;
; -2.521 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.393      ;
; -2.515 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.387      ;
; -2.352 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.224      ;
; -2.341 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.213      ;
; -2.333 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.205      ;
; -2.299 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.171      ;
; -2.294 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.166      ;
; -2.289 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.161      ;
; -2.288 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 3.160      ;
; -2.009 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.881      ;
; -1.998 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.870      ;
; -1.990 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.862      ;
; -1.956 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.828      ;
; -1.951 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.823      ;
; -1.946 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.818      ;
; -1.940 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.812      ;
; -1.351 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.225      ;
; -1.349 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.223      ;
; -1.347 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.221      ;
; -1.346 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.220      ;
; -1.345 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.219      ;
; -1.345 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.219      ;
; -1.345 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.113     ; 2.219      ;
; -1.342 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.214      ;
; -1.340 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.212      ;
; -1.338 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.210      ;
; -1.337 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.209      ;
; -1.336 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.208      ;
; -1.336 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.208      ;
; -1.336 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.115     ; 2.208      ;
; -0.138 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.279      ;
; -0.125 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.266      ;
; -0.109 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.250      ;
; -0.100 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.241      ;
; -0.098 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.239      ;
; -0.097 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.238      ;
; -0.095 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.236      ;
; -0.092 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.233      ;
; -0.068 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.209      ;
; -0.065 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.206      ;
; -0.032 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.173      ;
; -0.027 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.168      ;
; -0.022 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.163      ;
; -0.016 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; 0.154      ; 1.157      ;
; 0.266  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.684      ;
; 0.267  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.683      ;
; 0.268  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.682      ;
; 0.269  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.681      ;
; 0.271  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.679      ;
; 0.376  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.574      ;
; 0.377  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.573      ;
; 0.405  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.545      ;
; 0.407  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.543      ;
; 0.591  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.037     ; 0.359      ;
; 0.592  ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 1.000        ; -0.036     ; 0.359      ;
+--------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLK'                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.546 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.477      ;
; -1.512 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.450      ;
; -1.512 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.443      ;
; -1.506 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.438      ;
; -1.503 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.434      ;
; -1.497 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.428      ;
; -1.491 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.429      ;
; -1.490 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.421      ;
; -1.487 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.425      ;
; -1.478 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.416      ;
; -1.474 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.434      ;
; -1.472 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.404      ;
; -1.469 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.407      ;
; -1.463 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.401      ;
; -1.463 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.395      ;
; -1.457 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.402      ;
; -1.457 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.389      ;
; -1.456 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.387      ;
; -1.453 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.398      ;
; -1.451 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.390      ;
; -1.447 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.378      ;
; -1.447 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.386      ;
; -1.441 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.372      ;
; -1.440 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.400      ;
; -1.437 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.368      ;
; -1.435 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.373      ;
; -1.431 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.391      ;
; -1.431 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.369      ;
; -1.425 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.385      ;
; -1.419 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.020     ; 2.386      ;
; -1.415 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.020     ; 2.382      ;
; -1.411 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.342      ;
; -1.403 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.341      ;
; -1.402 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.333      ;
; -1.397 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.329      ;
; -1.384 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.322      ;
; -1.381 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.312      ;
; -1.377 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.322      ;
; -1.377 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.315      ;
; -1.376 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.314      ;
; -1.375 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.313      ;
; -1.372 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.315      ;
; -1.371 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.303      ;
; -1.370 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.301      ;
; -1.368 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.306      ;
; -1.365 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.325      ;
; -1.362 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.294      ;
; -1.356 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.294      ;
; -1.355 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.286      ;
; -1.350 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.295      ;
; -1.349 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.294      ;
; -1.346 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.277      ;
; -1.344 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.283      ;
; -1.343 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.288      ;
; -1.342 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.287      ;
; -1.341 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.286      ;
; -1.339 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.299      ;
; -1.338 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.281      ;
; -1.337 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.268      ;
; -1.336 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.274      ;
; -1.336 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.275      ;
; -1.335 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.274      ;
; -1.334 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.279      ;
; -1.331 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.269      ;
; -1.331 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.269      ;
; -1.330 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.262      ;
; -1.330 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.290      ;
; -1.329 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.272      ;
; -1.328 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.266      ;
; -1.328 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.273      ;
; -1.324 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.262      ;
; -1.323 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.044     ; 2.266      ;
; -1.322 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.267      ;
; -1.322 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.035     ; 2.274      ;
; -1.322 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.260      ;
; -1.320 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.270      ;
; -1.320 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.258      ;
; -1.319 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.257      ;
; -1.318 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.035     ; 2.270      ;
; -1.317 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.267      ;
; -1.316 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.255      ;
; -1.315 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.260      ;
; -1.314 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.056     ; 2.245      ;
; -1.313 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.037     ; 2.263      ;
; -1.312 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.020     ; 2.279      ;
; -1.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.251      ;
; -1.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.020     ; 2.271      ;
; -1.303 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.020     ; 2.270      ;
; -1.300 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.238      ;
; -1.300 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]  ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.245      ;
; -1.300 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.238      ;
; -1.298 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]  ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.027     ; 2.258      ;
; -1.297 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.055     ; 2.229      ;
; -1.297 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.242      ;
; -1.297 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]  ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.049     ; 2.235      ;
; -1.294 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.035     ; 2.246      ;
; -1.291 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.048     ; 2.230      ;
; -1.290 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; i_CLK        ; i_CLK       ; 1.000        ; -0.042     ; 2.235      ;
; -1.290 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK  ; i_CLK        ; i_CLK       ; 1.000        ; -0.035     ; 2.242      ;
+--------+-----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.379 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.329      ;
; -1.356 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.306      ;
; -1.348 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.299      ;
; -1.345 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.295      ;
; -1.343 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.293      ;
; -1.326 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.276      ;
; -1.318 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.268      ;
; -1.315 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.265      ;
; -1.309 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.259      ;
; -1.307 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.257      ;
; -1.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.253      ;
; -1.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.253      ;
; -1.301 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.251      ;
; -1.300 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.251      ;
; -1.295 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.246      ;
; -1.295 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.245      ;
; -1.293 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.244      ;
; -1.292 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.242      ;
; -1.287 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.238      ;
; -1.286 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.236      ;
; -1.284 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.235      ;
; -1.282 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.232      ;
; -1.281 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.231      ;
; -1.280 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.230      ;
; -1.279 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.229      ;
; -1.276 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.226      ;
; -1.276 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.226      ;
; -1.274 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.224      ;
; -1.274 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.224      ;
; -1.274 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.224      ;
; -1.272 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.222      ;
; -1.271 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.221      ;
; -1.269 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.219      ;
; -1.268 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.218      ;
; -1.268 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.218      ;
; -1.266 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.216      ;
; -1.263 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.213      ;
; -1.262 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.212      ;
; -1.260 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.210      ;
; -1.260 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.210      ;
; -1.260 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.210      ;
; -1.258 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.208      ;
; -1.255 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.206      ;
; -1.253 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.203      ;
; -1.252 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.203      ;
; -1.251 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.201      ;
; -1.248 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.198      ;
; -1.247 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.198      ;
; -1.246 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.196      ;
; -1.245 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.195      ;
; -1.244 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.194      ;
; -1.243 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.193      ;
; -1.240 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.191      ;
; -1.240 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.190      ;
; -1.240 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.190      ;
; -1.239 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.190      ;
; -1.239 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.189      ;
; -1.238 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.188      ;
; -1.238 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.188      ;
; -1.237 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.187      ;
; -1.237 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.187      ;
; -1.236 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.187      ;
; -1.235 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.185      ;
; -1.234 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.184      ;
; -1.233 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.183      ;
; -1.232 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.183      ;
; -1.232 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.182      ;
; -1.229 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.180      ;
; -1.229 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.180      ;
; -1.229 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.179      ;
; -1.227 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.177      ;
; -1.226 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.176      ;
; -1.226 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.176      ;
; -1.225 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.175      ;
; -1.224 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.174      ;
; -1.217 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.168      ;
; -1.213 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.163      ;
; -1.211 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.161      ;
; -1.211 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.161      ;
; -1.210 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.160      ;
; -1.210 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.160      ;
; -1.209 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.159      ;
; -1.209 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.159      ;
; -1.208 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.158      ;
; -1.207 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.157      ;
; -1.207 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 2.158      ;
; -1.207 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.157      ;
; -1.206 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.156      ;
; -1.205 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.155      ;
; -1.205 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.155      ;
; -1.205 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.155      ;
; -1.205 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.155      ;
; -1.205 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.155      ;
; -1.204 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.154      ;
; -1.204 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.154      ;
; -1.203 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 2.153      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.313 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 1.263      ;
; -0.276 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[1]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.150     ; 1.113      ;
; -0.215 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 1.165      ;
; -0.194 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.151     ; 1.030      ;
; -0.189 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.151     ; 1.025      ;
; -0.156 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.038     ; 1.105      ;
; -0.140 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.150     ; 0.977      ;
; -0.112 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.151     ; 0.948      ;
; -0.080 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 1.030      ;
; -0.080 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 1.030      ;
; -0.080 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 1.030      ;
; -0.034 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.038     ; 0.983      ;
; -0.034 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.038     ; 0.983      ;
; -0.034 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.038     ; 0.983      ;
; 0.039  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.151     ; 0.797      ;
; 0.058  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.038     ; 0.891      ;
; 0.066  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.884      ;
; 0.080  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.870      ;
; 0.106  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.152     ; 0.729      ;
; 0.106  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.152     ; 0.729      ;
; 0.106  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.152     ; 0.729      ;
; 0.176  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.774      ;
; 0.181  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.769      ;
; 0.207  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.743      ;
; 0.207  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.743      ;
; 0.214  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.036     ; 0.737      ;
; 0.228  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.722      ;
; 0.243  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.151     ; 0.593      ;
; 0.244  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.151     ; 0.592      ;
; 0.246  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.704      ;
; 0.310  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.640      ;
; 0.325  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.038     ; 0.624      ;
; 0.335  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.615      ;
; 0.344  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.606      ;
; 0.367  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.152     ; 0.468      ;
; 0.412  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.538      ;
; 0.414  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.536      ;
; 0.417  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.533      ;
; 0.419  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.531      ;
; 0.503  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.447      ;
; 0.548  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.402      ;
; 0.591  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.359      ;
; 0.600  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.350      ;
; 0.600  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 1.000        ; -0.037     ; 0.350      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.182 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 1.132      ;
; -0.093 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 1.043      ;
; -0.025 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.975      ;
; -0.025 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.975      ;
; -0.025 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.975      ;
; -0.025 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.975      ;
; 0.129  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.156      ; 1.014      ;
; 0.129  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.156      ; 1.014      ;
; 0.129  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; 0.156      ; 1.014      ;
; 0.178  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.035     ; 0.774      ;
; 0.187  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.035     ; 0.765      ;
; 0.398  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.553      ;
; 0.426  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.525      ;
; 0.496  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.035     ; 0.456      ;
; 0.501  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.035     ; 0.451      ;
; 0.576  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.375      ;
; 0.582  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.369      ;
; 0.601  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                             ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.050 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.901      ;
; 0.050 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.901      ;
; 0.074 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.877      ;
; 0.074 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.877      ;
; 0.074 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.877      ;
; 0.074 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.877      ;
; 0.074 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.877      ;
; 0.074 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.877      ;
; 0.368 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.035     ; 0.584      ;
; 0.404 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.547      ;
; 0.410 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.541      ;
; 0.443 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.037     ; 0.507      ;
; 0.520 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.431      ;
; 0.521 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.430      ;
; 0.572 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.379      ;
; 0.573 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.378      ;
; 0.581 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.370      ;
; 0.601 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
; 0.601 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 1.000        ; -0.036     ; 0.350      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIV:c_STL_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.177 ; clks[26]                              ; clks[26]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[15]                              ; clks[15]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[16]                              ; clks[16]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[17]                              ; clks[17]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[18]                              ; clks[18]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[19]                              ; clks[19]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[21]                              ; clks[21]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[25]                              ; clks[25]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[30]                              ; clks[30]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; clks[29]                              ; clks[29]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; clks[14]                              ; clks[14]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[20]                              ; clks[20]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[22]                              ; clks[22]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[23]                              ; clks[23]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[24]                              ; clks[24]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[28]                              ; clks[28]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[27]                              ; clks[27]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; clks[31]                              ; clks[31]                              ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; act_state.YELLOW                      ; act_state.YELLOW                      ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; TRLH_EW_EN[0]                         ; TRLH_EW_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TRLH_EW_EN[2]                         ; TRLH_EW_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TRLH_NS_EN[2]                         ; TRLH_NS_EN[2]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TRLH_NS_EN[0]                         ; TRLH_NS_EN[0]                         ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PTL_EW_EN[1]                          ; PTL_EW_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PTL_NS_EN[1]                          ; PTL_NS_EN[1]                          ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.276 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; Flow_counter:WEST_EAST|CAR_FLOW[10]   ; Flow_counter:WEST_EAST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; Flow_counter:WEST_EAST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[12] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; Flow_counter:WEST_EAST|CAR_FLOW[14]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[11] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[13] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[13] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[6]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; Flow_counter:EAST_WEST|CAR_FLOW[20]   ; Flow_counter:EAST_WEST|CAR_FLOW[20]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; Flow_counter:WEST_EAST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[26] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[17] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[17] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.403      ;
; 0.287 ; Flow_counter:WEST_EAST|CAR_FLOW[3]    ; Flow_counter:WEST_EAST|CAR_FLOW[3]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; Flow_counter:WEST_EAST|CAR_FLOW[23]   ; Flow_counter:WEST_EAST|CAR_FLOW[23]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[19] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[19] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.409      ;
; 0.289 ; Flow_counter:EAST_WEST|CAR_FLOW[23]   ; Flow_counter:EAST_WEST|CAR_FLOW[23]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; Flow_counter:EAST_WEST|CAR_FLOW[28]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[4]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.410      ;
; 0.290 ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; Flow_counter:WEST_EAST|CAR_FLOW[0]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.410      ;
; 0.290 ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; Flow_counter:WEST_EAST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.410      ;
; 0.292 ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; Flow_counter:EAST_WEST|CAR_FLOW[10]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; Flow_counter:EAST_WEST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[23] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[2]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[3]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; Flow_counter:EAST_WEST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[7]    ; Flow_counter:EAST_WEST|CAR_FLOW[7]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; Flow_counter:EAST_WEST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Flow_counter:WEST_EAST|CAR_FLOW[1]    ; Flow_counter:WEST_EAST|CAR_FLOW[1]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; Flow_counter:WEST_EAST|CAR_FLOW[9]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1]  ; Flow_counter:SOUTH_NORTH|CAR_FLOW[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[0]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[1]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[24] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; Flow_counter:EAST_WEST|CAR_FLOW[26]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Flow_counter:EAST_WEST|CAR_FLOW[27]   ; Flow_counter:EAST_WEST|CAR_FLOW[27]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; Flow_counter:WEST_EAST|CAR_FLOW[19]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; Flow_counter:WEST_EAST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; Flow_counter:EAST_WEST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; Flow_counter:WEST_EAST|CAR_FLOW[5]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; Flow_counter:WEST_EAST|CAR_FLOW[4]    ; Flow_counter:WEST_EAST|CAR_FLOW[4]    ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.419      ;
; 0.342 ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; Flow_counter:EAST_WEST|CAR_FLOW[12]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.464      ;
; 0.347 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[20] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[20] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; Flow_counter:EAST_WEST|CAR_FLOW[13]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.469      ;
; 0.352 ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; Flow_counter:EAST_WEST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.473      ;
; 0.353 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[10] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[10] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[14] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[14] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; Flow_counter:NORTH_SOUTH|CAR_FLOW[9]  ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.475      ;
; 0.355 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[15] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.475      ;
; 0.355 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[23] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[23] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; Flow_counter:EAST_WEST|CAR_FLOW[25]   ; Flow_counter:EAST_WEST|CAR_FLOW[25]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.477      ;
; 0.356 ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; Flow_counter:WEST_EAST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.476      ;
; 0.356 ; Flow_counter:WEST_EAST|CAR_FLOW[27]   ; Flow_counter:WEST_EAST|CAR_FLOW[27]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.476      ;
; 0.356 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[27] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[27] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.477      ;
; 0.357 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[16] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[16] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.478      ;
; 0.357 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[29] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[29] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.478      ;
; 0.358 ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; Flow_counter:WEST_EAST|CAR_FLOW[24]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.478      ;
; 0.358 ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; Flow_counter:SOUTH_NORTH|CAR_FLOW[25] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.479      ;
; 0.359 ; Flow_counter:EAST_WEST|CAR_FLOW[21]   ; Flow_counter:EAST_WEST|CAR_FLOW[21]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.479      ;
; 0.359 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[18] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.479      ;
; 0.359 ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; Flow_counter:NORTH_SOUTH|CAR_FLOW[28] ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; Flow_counter:EAST_WEST|CAR_FLOW[29]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; Flow_counter:WEST_EAST|CAR_FLOW[18]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; Flow_counter:EAST_WEST|CAR_FLOW[15]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; Flow_counter:EAST_WEST|CAR_FLOW[22]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; Flow_counter:WEST_EAST|CAR_FLOW[11]   ; Flow_counter:WEST_EAST|CAR_FLOW[11]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; Flow_counter:WEST_EAST|CAR_FLOW[16]   ; Flow_counter:WEST_EAST|CAR_FLOW[16]   ; CLK_DIV:c_STL_CLK|CLK ; CLK_DIV:c_STL_CLK|CLK ; 0.000        ; 0.036      ; 0.481      ;
+-------+---------------------------------------+---------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.320 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.037      ; 0.441      ;
; 0.332 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.037      ; 0.453      ;
; 0.341 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.037      ; 0.462      ;
; 0.352 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.037      ; 0.473      ;
; 0.453 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_COM[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.036      ; 0.580      ;
; 0.506 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.826      ;
; 0.506 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.826      ;
; 0.507 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.827      ;
; 0.508 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.828      ;
; 0.509 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.829      ;
; 0.511 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.831      ;
; 0.513 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[1] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.236      ; 0.833      ;
; 0.529 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.848      ;
; 0.530 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.849      ;
; 0.531 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.850      ;
; 0.532 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.851      ;
; 0.534 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.853      ;
; 0.535 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.854      ;
; 0.537 ; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[0] ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.235      ; 0.856      ;
; 1.574 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.702      ;
; 1.576 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.704      ;
; 1.603 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.731      ;
; 1.604 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.732      ;
; 1.607 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.735      ;
; 1.613 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.741      ;
; 1.615 ; US_HCSR_04:c_US_HCSR_04|o_DIST[1]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.743      ;
; 1.735 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.865      ;
; 1.735 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.865      ;
; 1.736 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.866      ;
; 1.737 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.867      ;
; 1.738 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.868      ;
; 1.740 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.870      ;
; 1.742 ; US_HCSR_04:c_US_HCSR_04|o_DIST[0]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.026      ; 1.872      ;
; 1.743 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.871      ;
; 1.744 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.872      ;
; 1.745 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.873      ;
; 1.746 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.874      ;
; 1.748 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.876      ;
; 1.749 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.877      ;
; 1.751 ; US_HCSR_04:c_US_HCSR_04|o_DIST[7]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 1.879      ;
; 1.895 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.023      ;
; 1.896 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.024      ;
; 1.897 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.025      ;
; 1.898 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.026      ;
; 1.900 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.028      ;
; 1.901 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.029      ;
; 1.903 ; US_HCSR_04:c_US_HCSR_04|o_DIST[6]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.031      ;
; 1.936 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.064      ;
; 1.937 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.065      ;
; 1.938 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.066      ;
; 1.939 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.067      ;
; 1.941 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.069      ;
; 1.942 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.070      ;
; 1.944 ; US_HCSR_04:c_US_HCSR_04|o_DIST[2]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.072      ;
; 1.959 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.087      ;
; 1.965 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.093      ;
; 1.967 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.095      ;
; 2.031 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.159      ;
; 2.032 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.160      ;
; 2.034 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.162      ;
; 2.038 ; US_HCSR_04:c_US_HCSR_04|o_DIST[5]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.166      ;
; 2.049 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.177      ;
; 2.055 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.183      ;
; 2.057 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.185      ;
; 2.070 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.198      ;
; 2.076 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.204      ;
; 2.078 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.206      ;
; 2.111 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.239      ;
; 2.112 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.240      ;
; 2.115 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.243      ;
; 2.116 ; US_HCSR_04:c_US_HCSR_04|o_DIST[3]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.244      ;
; 2.121 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.249      ;
; 2.122 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.250      ;
; 2.124 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.252      ;
; 2.128 ; US_HCSR_04:c_US_HCSR_04|o_DIST[4]        ; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK     ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK ; 0.000        ; 0.024      ; 2.256      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                       ; Launch Clock                                                                       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_message[24]                    ; Interface_Comm:c_Interface_Comm|TX_message[24]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_message[8]                     ; Interface_Comm:c_Interface_Comm|TX_message[8]                 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME            ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND              ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND          ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP               ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|TX_message[16]                    ; Interface_Comm:c_Interface_Comm|TX_message[16]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST           ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST        ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.315      ;
; 0.209 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|TX_ST                         ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.330      ;
; 0.233 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.354      ;
; 0.296 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.851      ;
; 0.301 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; Interface_Comm:c_Interface_Comm|clks[15]                          ; Interface_Comm:c_Interface_Comm|clks[15]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|clks[31]                          ; Interface_Comm:c_Interface_Comm|clks[31]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|clks[13]                          ; Interface_Comm:c_Interface_Comm|clks[13]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|clks[5]                           ; Interface_Comm:c_Interface_Comm|clks[5]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|clks[3]                           ; Interface_Comm:c_Interface_Comm|clks[3]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[29]                          ; Interface_Comm:c_Interface_Comm|clks[29]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[27]                          ; Interface_Comm:c_Interface_Comm|clks[27]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[21]                          ; Interface_Comm:c_Interface_Comm|clks[21]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[19]                          ; Interface_Comm:c_Interface_Comm|clks[19]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[17]                          ; Interface_Comm:c_Interface_Comm|clks[17]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[11]                          ; Interface_Comm:c_Interface_Comm|clks[11]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[7]                           ; Interface_Comm:c_Interface_Comm|clks[7]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[6]                           ; Interface_Comm:c_Interface_Comm|clks[6]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|clks[1]                           ; Interface_Comm:c_Interface_Comm|clks[1]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[25]                          ; Interface_Comm:c_Interface_Comm|clks[25]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[22]                          ; Interface_Comm:c_Interface_Comm|clks[22]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[23]                          ; Interface_Comm:c_Interface_Comm|clks[23]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[16]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[14]                          ; Interface_Comm:c_Interface_Comm|clks[14]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[9]                           ; Interface_Comm:c_Interface_Comm|clks[9]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[8]                           ; Interface_Comm:c_Interface_Comm|clks[8]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[2]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[30]                          ; Interface_Comm:c_Interface_Comm|clks[30]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[24]                          ; Interface_Comm:c_Interface_Comm|clks[24]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[18]                          ; Interface_Comm:c_Interface_Comm|clks[18]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[20]                          ; Interface_Comm:c_Interface_Comm|clks[20]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[12]                          ; Interface_Comm:c_Interface_Comm|clks[12]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[4]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Interface_Comm:c_Interface_Comm|clks[10]                          ; Interface_Comm:c_Interface_Comm|clks[10]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Interface_Comm:c_Interface_Comm|clks[28]                          ; Interface_Comm:c_Interface_Comm|clks[28]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Interface_Comm:c_Interface_Comm|clks[26]                          ; Interface_Comm:c_Interface_Comm|clks[26]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[0]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.436      ;
; 0.327 ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_SN_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.448      ;
; 0.329 ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_WE_CAR_FLOW ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.449      ;
; 0.339 ; Interface_Comm:c_Interface_Comm|act_state.WAIT_TIME               ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.460      ;
; 0.345 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.448      ; 0.897      ;
; 0.360 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW     ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.480      ;
; 0.370 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_SN_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.450      ; 0.924      ;
; 0.376 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND              ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND             ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.497      ;
; 0.381 ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP               ; Interface_Comm:c_Interface_Comm|TX_message[36]                ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.035      ; 0.500      ;
; 0.382 ; Interface_Comm:c_Interface_Comm|act_state.TX_SEND                 ; Interface_Comm:c_Interface_Comm|TX_nxt_state.TX_SEND          ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.503      ;
; 0.398 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.953      ;
; 0.403 ; Interface_Comm:c_Interface_Comm|act_state.SEND_WE_CAR_FLOW        ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_PTL_DIST    ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.039      ; 0.526      ;
; 0.408 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_NS_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.452      ; 0.964      ;
; 0.432 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.987      ;
; 0.433 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_EW_CAR_FLOW    ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.988      ;
; 0.434 ; Interface_Comm:c_Interface_Comm|act_state.SEND_PTL_DIST           ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[24]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.452      ; 0.991      ;
; 0.437 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[25]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.992      ;
; 0.437 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[33]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.992      ;
; 0.437 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[17]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.992      ;
; 0.437 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[18]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.992      ;
; 0.437 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_message[19]                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.451      ; 0.992      ;
; 0.438 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_EW_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.452      ; 0.994      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|clks[5]                           ; Interface_Comm:c_Interface_Comm|clks[6]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|clks[15]                          ; Interface_Comm:c_Interface_Comm|clks[16]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|clks[13]                          ; Interface_Comm:c_Interface_Comm|clks[14]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Interface_Comm:c_Interface_Comm|clks[3]                           ; Interface_Comm:c_Interface_Comm|clks[4]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[21]                          ; Interface_Comm:c_Interface_Comm|clks[22]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[7]                           ; Interface_Comm:c_Interface_Comm|clks[8]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[1]                           ; Interface_Comm:c_Interface_Comm|clks[2]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[29]                          ; Interface_Comm:c_Interface_Comm|clks[30]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[17]                          ; Interface_Comm:c_Interface_Comm|clks[18]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[19]                          ; Interface_Comm:c_Interface_Comm|clks[20]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[11]                          ; Interface_Comm:c_Interface_Comm|clks[12]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Interface_Comm:c_Interface_Comm|clks[27]                          ; Interface_Comm:c_Interface_Comm|clks[28]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Interface_Comm:c_Interface_Comm|clks[23]                          ; Interface_Comm:c_Interface_Comm|clks[24]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Interface_Comm:c_Interface_Comm|clks[9]                           ; Interface_Comm:c_Interface_Comm|clks[10]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Interface_Comm:c_Interface_Comm|clks[25]                          ; Interface_Comm:c_Interface_Comm|clks[26]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.SEND_NS_CAR_FLOW ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.452      ; 1.014      ;
; 0.458 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|act_state.SEND_TEMP           ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.453      ; 1.015      ;
; 0.463 ; Interface_Comm:c_Interface_Comm|clks[6]                           ; Interface_Comm:c_Interface_Comm|clks[7]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; Interface_Comm:c_Interface_Comm|clks[0]                           ; Interface_Comm:c_Interface_Comm|clks[1]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY ; Interface_Comm:c_Interface_Comm|TX_nxt_state.WAIT_TIME        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.452      ; 1.019      ;
; 0.464 ; Interface_Comm:c_Interface_Comm|clks[14]                          ; Interface_Comm:c_Interface_Comm|clks[15]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Interface_Comm:c_Interface_Comm|clks[2]                           ; Interface_Comm:c_Interface_Comm|clks[3]                       ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Interface_Comm:c_Interface_Comm|clks[16]                          ; Interface_Comm:c_Interface_Comm|clks[17]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Interface_Comm:c_Interface_Comm|clks[22]                          ; Interface_Comm:c_Interface_Comm|clks[23]                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK ; 0.000        ; 0.036      ; 0.584      ;
+-------+-------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                         ; Launch Clock                                                                                            ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|o_RDY               ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.320      ;
; 0.346 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.467      ;
; 0.346 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.468      ;
; 0.364 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.485      ;
; 0.405 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.526      ;
; 0.417 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.150      ; 0.671      ;
; 0.425 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.546      ;
; 0.431 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.552      ;
; 0.504 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.625      ;
; 0.522 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.643      ;
; 0.527 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[3]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.648      ;
; 0.530 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.150      ; 0.784      ;
; 0.559 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.680      ;
; 0.560 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.681      ;
; 0.570 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[13]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.692      ;
; 0.571 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[11]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.693      ;
; 0.571 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[15]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.693      ;
; 0.572 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[17]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.694      ;
; 0.573 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[12]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.695      ;
; 0.595 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.717      ;
; 0.596 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[31]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.718      ;
; 0.596 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.718      ;
; 0.597 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.719      ;
; 0.597 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[28]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.719      ;
; 0.598 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[30]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.720      ;
; 0.599 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.721      ;
; 0.600 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.722      ;
; 0.600 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.722      ;
; 0.600 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[29]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.722      ;
; 0.602 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.722      ;
; 0.603 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.723      ;
; 0.613 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.IDLE      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.320     ; 0.397      ;
; 0.616 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.736      ;
; 0.617 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.320     ; 0.401      ;
; 0.628 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.748      ;
; 0.667 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.789      ;
; 0.670 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[7]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.792      ;
; 0.672 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[18]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.794      ;
; 0.672 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.794      ;
; 0.672 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[21]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.794      ;
; 0.674 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[8]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.796      ;
; 0.674 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[9]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.796      ;
; 0.674 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.795      ;
; 0.675 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[10]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[14]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[16]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.797      ;
; 0.681 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.803      ;
; 0.704 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[4]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.825      ;
; 0.705 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[5]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.826      ;
; 0.709 ; Interface_Comm:c_Interface_Comm|TX_message[32]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.321     ; 0.492      ;
; 0.714 ; Interface_Comm:c_Interface_Comm|TX_ST                                                  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.WAIT_RDY  ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.320     ; 0.498      ;
; 0.728 ; Interface_Comm:c_Interface_Comm|TX_message[12]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.320     ; 0.512      ;
; 0.737 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[0]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.151      ; 0.992      ;
; 0.749 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.870      ;
; 0.749 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[25]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.870      ;
; 0.760 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[6]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.882      ;
; 0.761 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[24]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.882      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[26]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[27]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.885      ;
; 0.764 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[2]       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.150      ; 1.018      ;
; 0.765 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[22]             ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[23]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.886      ;
; 0.770 ; Interface_Comm:c_Interface_Comm|TX_message[12]                                         ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]        ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.320     ; 0.554      ;
; 0.770 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[1]              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.890      ;
; 0.771 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[20]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.893      ;
; 0.772 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|act_state.SEND_CHAR        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|char_index[19]      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.894      ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.220 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.341      ;
; 0.253 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.374      ;
; 0.310 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.433      ;
; 0.318 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.439      ;
; 0.328 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.393      ;
; 0.331 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.452      ;
; 0.383 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.503      ;
; 0.389 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.510      ;
; 0.425 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.546      ;
; 0.431 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.038     ; 0.497      ;
; 0.432 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.038     ; 0.498      ;
; 0.434 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.START_BIT  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.554      ;
; 0.464 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.038      ; 0.586      ;
; 0.475 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.596      ;
; 0.486 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.607      ;
; 0.534 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[1]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.599      ;
; 0.546 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_RDY                ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.666      ;
; 0.551 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.672      ;
; 0.569 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[2]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.634      ;
; 0.581 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.702      ;
; 0.588 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.DATA_BITS  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.037      ; 0.709      ;
; 0.593 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.PARITY_BIT ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.713      ;
; 0.641 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.761      ;
; 0.661 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[3]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.726      ;
; 0.678 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[5]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.743      ;
; 0.680 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.745      ;
; 0.680 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.745      ;
; 0.680 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_ST                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.745      ;
; 0.688 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.STOP_BIT   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.035      ; 0.807      ;
; 0.695 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.815      ;
; 0.725 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[4]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.790      ;
; 0.748 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_DATA[0]                              ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; -0.039     ; 0.813      ;
; 0.783 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.035      ; 0.902      ;
; 0.826 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[2]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|act_state.IDLE       ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[1]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.946      ;
; 0.848 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|data_index[0]        ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|o_TX                 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 0.000        ; 0.036      ; 0.968      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK'                                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.186 ; US_HCSR_04:c_US_HCSR_04|TRIG_state    ; US_HCSR_04:c_US_HCSR_04|TRIG_state    ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.302 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.428      ;
; 0.315 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.436      ;
; 0.452 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.031      ; 0.572      ;
; 0.462 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[0]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[2]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[18] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.589      ;
; 0.472 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[16] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.031      ; 0.587      ;
; 0.515 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[13] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[31] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[19] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[29] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[5]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[8]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[1]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[4]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[3]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[6]  ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[21] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[24] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[20] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[7]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[10] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[11] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[14] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[27] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[30] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[15] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[17] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.031      ; 0.635      ;
; 0.520 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[9]  ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[12] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[23] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[26] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[25] ; US_HCSR_04:c_US_HCSR_04|TRIG_clks[28] ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK ; 0.000        ; 0.037      ; 0.641      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.187 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.318      ;
; 0.270 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|o_WR                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.391      ;
; 0.274 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|o_RD                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.395      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.319 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.439      ;
; 0.527 ; ADC_0804LCN:c_ADC_POT|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_POT|o_CS                ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.648      ;
; 0.558 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.679      ;
; 0.660 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[4]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.236      ; 0.980      ;
; 0.660 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[5]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.236      ; 0.980      ;
; 0.660 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[7]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.236      ; 0.980      ;
; 0.827 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.946      ;
; 0.831 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[0]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.950      ;
; 0.831 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[3]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.950      ;
; 0.831 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[1]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.950      ;
; 0.831 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[2]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.950      ;
; 0.878 ; ADC_0804LCN:c_ADC_POT|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_POT|o_DATA[6]           ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.997      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK'                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.187 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|o_CS                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.319      ;
; 0.259 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|o_WR                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.379      ;
; 0.263 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|o_RD                ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.383      ;
; 0.294 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC0 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.414      ;
; 0.299 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC1  ; ADC_0804LCN:c_ADC_TEMP|act_state.WAIT_INTR ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.419      ;
; 0.333 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|act_state.GET_ADC0  ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.035      ; 0.452      ;
; 0.377 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC1 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.498      ;
; 0.731 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[0]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[1]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[2]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[3]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[4]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[7]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.036      ; 0.851      ;
; 0.744 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[5]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; ADC_0804LCN:c_ADC_TEMP|act_state.READ_ADC2 ; ADC_0804LCN:c_ADC_TEMP|o_DATA[6]           ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ; 0.000        ; 0.037      ; 0.865      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.234 ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                 ; i_CLK       ; 0.000        ; 1.183      ; 1.626      ;
; 0.263 ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                     ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                     ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                ; i_CLK       ; 0.000        ; 1.193      ; 1.665      ;
; 0.269 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK ; i_CLK       ; 0.000        ; 1.197      ; 1.685      ;
; 0.274 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                 ; i_CLK       ; 0.000        ; 1.178      ; 1.671      ;
; 0.275 ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                     ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                     ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                ; i_CLK       ; 0.000        ; 1.168      ; 1.652      ;
; 0.284 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[1]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[1]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.045      ; 0.413      ;
; 0.285 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.044      ; 0.413      ;
; 0.294 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[0]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[0]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.044      ; 0.425      ;
; 0.299 ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                 ; i_CLK       ; 0.000        ; 1.177      ; 1.685      ;
; 0.302 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[15] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[15] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[31] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[31] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[3]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[3]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[5]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[5]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[13] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[13] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[15]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[15]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                             ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                             ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                        ; i_CLK       ; 0.000        ; 1.175      ; 1.698      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[6]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[6]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[7]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[7]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[11] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[11] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[17] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[17] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[19] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[19] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[21] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[21] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[27] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[27] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[29] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[29] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[31]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[31]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[3]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[3]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[5]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[5]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[13]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[13]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[2]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[2]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[8]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[8]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[9]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[9]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[14] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[14] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[16] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[16] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[22] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[22] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[23] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[23] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[25] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[25] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[1]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[1]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[6]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[6]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[7]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[7]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[11]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[11]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[21]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[21]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[17]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[17]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[19]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[19]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[27]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[27]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[29]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[29]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[24] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[24] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[4]  ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[4]  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[10] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[10] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[12] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[12] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[18] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[18] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[20] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[20] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[30] ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|clks[30] ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[14]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[14]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[2]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[2]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[8]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[8]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[9]                               ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[9]                               ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[16]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[16]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[22]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[22]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[23]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[23]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[25]                              ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|clks[25]                              ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]                                                  ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]                                                  ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]                                                 ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]                                                 ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]                                         ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]                                         ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16]                                        ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16]                                        ; i_CLK                                                                              ; i_CLK       ; 0.000        ; 0.036      ; 0.426      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.291 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.235      ; 0.610      ;
; 0.310 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.432      ;
; 0.317 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.321 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[0] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.441      ;
; 0.353 ; PTL_EW_EN[0]                    ; PWM:PTL_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.304      ; 0.761      ;
; 0.371 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.235      ; 0.690      ;
; 0.376 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.235      ; 0.695      ;
; 0.396 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.235      ; 0.715      ;
; 0.427 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.235      ; 0.746      ;
; 0.459 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.044      ; 0.587      ;
; 0.464 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[6] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.234      ; 0.782      ;
; 0.468 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[1] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.588      ;
; 0.529 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.649      ;
; 0.532 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.537 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.657      ;
; 0.568 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.688      ;
; 0.573 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.693      ;
; 0.593 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.713      ;
; 0.623 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.743      ;
; 0.661 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.780      ;
; 0.684 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[3] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.803      ;
; 0.687 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[4] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.035      ; 0.806      ;
; 0.721 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.842      ;
; 0.737 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.858      ;
; 0.741 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[5] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.155     ; 0.670      ;
; 0.742 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.863      ;
; 0.794 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.915      ;
; 0.862 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 0.982      ;
; 0.880 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.154     ; 0.810      ;
; 0.882 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 1.003      ;
; 0.890 ; PWM:PTL_EW_0|clks[2]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.036      ; 1.010      ;
; 0.942 ; PWM:PTL_EW_0|clks[5]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 1.063      ;
; 0.970 ; PWM:PTL_EW_0|clks[6]            ; PWM:PTL_EW_0|clks[2] ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.154     ; 0.900      ;
; 1.001 ; PWM:PTL_EW_0|clks[4]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 1.122      ;
; 1.015 ; PWM:PTL_EW_0|clks[3]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 1.136      ;
; 1.068 ; PWM:PTL_EW_0|clks[1]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 1.189      ;
; 1.125 ; PWM:PTL_EW_0|clks[0]            ; PWM:PTL_EW_0|o_PWM   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 1.246      ;
; 2.192 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.142      ; 2.438      ;
; 2.272 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.142      ; 2.518      ;
; 2.429 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.142      ; 2.675      ;
; 2.584 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.142      ; 2.830      ;
; 2.643 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.142      ; 2.889      ;
; 2.783 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.051     ; 2.836      ;
; 2.804 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.051     ; 2.857      ;
; 2.877 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.051     ; 2.930      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.320 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.323 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 0.680      ;
; 0.325 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.336 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[0] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.442      ;
; 0.379 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.487      ;
; 0.410 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.518      ;
; 0.446 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.554      ;
; 0.470 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.578      ;
; 0.473 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.581      ;
; 0.478 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.586      ;
; 0.481 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[1] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.589      ;
; 0.481 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.589      ;
; 0.510 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.618      ;
; 0.510 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.618      ;
; 0.511 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.619      ;
; 0.519 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.627      ;
; 0.530 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.638      ;
; 0.530 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.638      ;
; 0.530 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.638      ;
; 0.533 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.641      ;
; 0.547 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[3] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.655      ;
; 0.550 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[4] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.658      ;
; 0.552 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.660      ;
; 0.552 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.660      ;
; 0.572 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.680      ;
; 0.573 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.681      ;
; 0.581 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.689      ;
; 0.590 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.698      ;
; 0.616 ; PWM:PTL_NS_1|clks[6]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.724      ;
; 0.620 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[2] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.728      ;
; 0.629 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.737      ;
; 0.630 ; PWM:PTL_NS_1|clks[5]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 0.987      ;
; 0.638 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[6] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.746      ;
; 0.671 ; PWM:PTL_NS_1|clks[4]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 1.028      ;
; 0.684 ; PWM:PTL_NS_1|clks[3]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 1.041      ;
; 0.695 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|clks[5] ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.803      ;
; 0.708 ; PWM:PTL_NS_1|clks[1]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 1.065      ;
; 0.711 ; PWM:PTL_NS_1|clks[2]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 1.068      ;
; 0.786 ; PWM:PTL_NS_1|clks[0]            ; PWM:PTL_NS_1|o_PWM   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.273      ; 1.143      ;
; 0.788 ; PTL_NS_EN[1]                    ; PWM:PTL_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.507     ; 0.375      ;
; 2.849 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.667     ; 2.276      ;
; 3.006 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.667     ; 2.433      ;
; 3.041 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.667     ; 2.468      ;
; 3.302 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.667     ; 2.729      ;
; 3.341 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.667     ; 2.768      ;
; 3.530 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.860     ; 2.764      ;
; 3.540 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.860     ; 2.774      ;
; 3.561 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.860     ; 2.795      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.320 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.324 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.337 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[0] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.443      ;
; 0.386 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.494      ;
; 0.386 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.494      ;
; 0.433 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 0.634      ;
; 0.463 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.571      ;
; 0.465 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.573      ;
; 0.471 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.579      ;
; 0.478 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.586      ;
; 0.482 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[1] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.590      ;
; 0.484 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.592      ;
; 0.487 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.595      ;
; 0.487 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.595      ;
; 0.487 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.595      ;
; 0.492 ; PWM:TRLH_NS_3|clks[6]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.600      ;
; 0.530 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.638      ;
; 0.530 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.638      ;
; 0.533 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.641      ;
; 0.536 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.644      ;
; 0.538 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.646      ;
; 0.539 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.647      ;
; 0.548 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[3] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.656      ;
; 0.551 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[4] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.659      ;
; 0.582 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.690      ;
; 0.584 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.692      ;
; 0.590 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.698      ;
; 0.632 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.740      ;
; 0.634 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.742      ;
; 0.645 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.753      ;
; 0.680 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[2] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.788      ;
; 0.700 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[6] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.808      ;
; 0.710 ; PWM:TRLH_NS_3|clks[5]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 0.911      ;
; 0.711 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|clks[5] ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.819      ;
; 0.827 ; PWM:TRLH_NS_3|clks[1]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 1.028      ;
; 0.829 ; PWM:TRLH_NS_3|clks[2]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 1.030      ;
; 0.872 ; PWM:TRLH_NS_3|clks[3]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 1.073      ;
; 0.881 ; PWM:TRLH_NS_3|clks[4]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 1.082      ;
; 0.992 ; PWM:TRLH_NS_3|clks[0]           ; PWM:TRLH_NS_3|o_PWM   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.117      ; 1.193      ;
; 1.255 ; PTL_NS_EN[0]                    ; PWM:TRLH_NS_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.666     ; 0.683      ;
; 3.402 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.827     ; 2.669      ;
; 3.495 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.827     ; 2.762      ;
; 3.652 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.827     ; 2.919      ;
; 3.782 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.827     ; 3.049      ;
; 3.853 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.827     ; 3.120      ;
; 3.981 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.020     ; 3.055      ;
; 4.002 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.020     ; 3.076      ;
; 4.075 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.020     ; 3.149      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.323 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.429      ;
; 0.325 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.331 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.437      ;
; 0.343 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[0] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.449      ;
; 0.470 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.578      ;
; 0.475 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.583      ;
; 0.481 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.589      ;
; 0.484 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.592      ;
; 0.488 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[1] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.596      ;
; 0.498 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.607      ;
; 0.512 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.621      ;
; 0.541 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.649      ;
; 0.544 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.652      ;
; 0.554 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[3] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.662      ;
; 0.557 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[4] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.665      ;
; 0.597 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.706      ;
; 0.611 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.720      ;
; 0.614 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.782      ;
; 0.623 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.791      ;
; 0.630 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.738      ;
; 0.643 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.751      ;
; 0.675 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.843      ;
; 0.718 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.011     ; 0.791      ;
; 0.725 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.011     ; 0.798      ;
; 0.745 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.913      ;
; 0.752 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.920      ;
; 0.755 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.923      ;
; 0.773 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.881      ;
; 0.785 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.893      ;
; 0.797 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 0.965      ;
; 0.817 ; PWM:PTL_NS_0|clks[6]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.011     ; 0.890      ;
; 0.840 ; PWM:PTL_NS_0|clks[2]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.948      ;
; 0.844 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[6] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 1.012      ;
; 0.869 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 1.037      ;
; 0.884 ; PTL_NS_EN[0]                    ; PWM:PTL_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.568     ; 0.410      ;
; 0.893 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[5] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.084      ; 1.061      ;
; 0.922 ; PWM:PTL_NS_0|clks[5]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.011     ; 0.995      ;
; 0.924 ; PWM:PTL_NS_0|clks[1]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.032      ;
; 0.979 ; PWM:PTL_NS_0|clks[0]            ; PWM:PTL_NS_0|o_PWM   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.087      ;
; 1.094 ; PWM:PTL_NS_0|clks[3]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.202      ;
; 1.110 ; PWM:PTL_NS_0|clks[4]            ; PWM:PTL_NS_0|clks[2] ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 1.218      ;
; 3.103 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.729     ; 2.468      ;
; 3.192 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.729     ; 2.557      ;
; 3.349 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.729     ; 2.714      ;
; 3.554 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.729     ; 2.919      ;
; 3.593 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.729     ; 2.958      ;
; 3.792 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 2.964      ;
; 3.813 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 2.985      ;
; 3.886 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.922     ; 3.058      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                            ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node              ; Launch Clock                                ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.332 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[0] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.438      ;
; 0.439 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.565      ;
; 0.470 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.579      ;
; 0.475 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[1] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.585      ;
; 0.481 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.590      ;
; 0.484 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.593      ;
; 0.519 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.627      ;
; 0.533 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.642      ;
; 0.536 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.645      ;
; 0.542 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[3] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.651      ;
; 0.545 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[4] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.654      ;
; 0.574 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.682      ;
; 0.616 ; PWM:PTL_EW_1|clks[6]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.742      ;
; 0.622 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.731      ;
; 0.624 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.724      ;
; 0.625 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.725      ;
; 0.631 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.740      ;
; 0.632 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.740      ;
; 0.633 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.733      ;
; 0.634 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.734      ;
; 0.637 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.745      ;
; 0.660 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.760      ;
; 0.665 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.765      ;
; 0.679 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.805      ;
; 0.680 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.789      ;
; 0.703 ; PWM:PTL_EW_1|clks[4]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.812      ;
; 0.713 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.813      ;
; 0.713 ; PWM:PTL_EW_1|clks[5]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.839      ;
; 0.717 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.826      ;
; 0.718 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.818      ;
; 0.766 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[5] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.866      ;
; 0.767 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[6] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.016      ; 0.867      ;
; 0.772 ; PWM:PTL_EW_1|clks[2]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.881      ;
; 0.783 ; PWM:PTL_EW_1|clks[1]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.892      ;
; 0.861 ; PWM:PTL_EW_1|clks[3]            ; PWM:PTL_EW_1|clks[2] ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 0.970      ;
; 0.901 ; PWM:PTL_EW_1|clks[0]            ; PWM:PTL_EW_1|o_PWM   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK          ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.025      ; 1.010      ;
; 1.023 ; PTL_EW_EN[1]                    ; PWM:PTL_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.676     ; 0.441      ;
; 3.173 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.835     ; 2.432      ;
; 3.181 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.835     ; 2.440      ;
; 3.198 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.835     ; 2.457      ;
; 3.350 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.835     ; 2.609      ;
; 3.658 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.835     ; 2.917      ;
; 3.700 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.028     ; 2.766      ;
; 3.818 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.028     ; 2.884      ;
; 3.878 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:PTL_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.028     ; 2.944      ;
+-------+---------------------------------+----------------------+---------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.336 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[0] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.442      ;
; 0.419 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 0.571      ;
; 0.472 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.579      ;
; 0.477 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.584      ;
; 0.482 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[1] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.589      ;
; 0.483 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.590      ;
; 0.486 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.593      ;
; 0.502 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.581      ;
; 0.516 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.624      ;
; 0.536 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.643      ;
; 0.539 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.646      ;
; 0.547 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.626      ;
; 0.548 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[3] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.655      ;
; 0.551 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[4] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.658      ;
; 0.587 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 0.739      ;
; 0.589 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 0.741      ;
; 0.605 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.712      ;
; 0.614 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.693      ;
; 0.617 ; PWM:TRLH_EW_0|clks[6]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.725      ;
; 0.619 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.727      ;
; 0.625 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.732      ;
; 0.632 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.740      ;
; 0.634 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.713      ;
; 0.637 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.744      ;
; 0.638 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.717      ;
; 0.648 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[5] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.727      ;
; 0.650 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.729      ;
; 0.661 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|clks[2] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.768      ;
; 0.664 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.743      ;
; 0.676 ; PWM:TRLH_EW_0|clks[5]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.068      ; 0.828      ;
; 0.707 ; PWM:TRLH_EW_0|clks[4]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.814      ;
; 0.719 ; PWM:TRLH_EW_0|clks[3]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.826      ;
; 0.731 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.810      ;
; 0.771 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.878      ;
; 0.784 ; PWM:TRLH_EW_0|clks[2]           ; PWM:TRLH_EW_0|clks[6] ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.005     ; 0.863      ;
; 0.785 ; PWM:TRLH_EW_0|clks[1]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.892      ;
; 0.839 ; PWM:TRLH_EW_0|clks[0]           ; PWM:TRLH_EW_0|o_PWM   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.946      ;
; 1.379 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.648     ; 0.825      ;
; 3.127 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.793     ; 2.428      ;
; 3.406 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.793     ; 2.707      ;
; 3.550 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.793     ; 2.851      ;
; 3.578 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.793     ; 2.879      ;
; 3.662 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.793     ; 2.963      ;
; 3.861 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.986     ; 2.969      ;
; 3.882 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.986     ; 2.990      ;
; 3.955 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.986     ; 3.063      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.343 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[0] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.449      ;
; 0.447 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.554      ;
; 0.447 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.554      ;
; 0.472 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.579      ;
; 0.478 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.585      ;
; 0.483 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.590      ;
; 0.486 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.593      ;
; 0.489 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[1] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.596      ;
; 0.505 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.059      ; 0.648      ;
; 0.535 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.642      ;
; 0.538 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.645      ;
; 0.547 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.654      ;
; 0.547 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.654      ;
; 0.555 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[3] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.662      ;
; 0.558 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[4] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.665      ;
; 0.604 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.696      ;
; 0.607 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.699      ;
; 0.613 ; PWM:TRLH_EW_1|clks[6]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.059      ; 0.756      ;
; 0.625 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.732      ;
; 0.645 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.752      ;
; 0.662 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.754      ;
; 0.665 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.757      ;
; 0.685 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.792      ;
; 0.699 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.791      ;
; 0.700 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.792      ;
; 0.713 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.059      ; 0.856      ;
; 0.715 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.807      ;
; 0.717 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.809      ;
; 0.737 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[5] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.829      ;
; 0.739 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|clks[6] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.008      ; 0.831      ;
; 0.761 ; PWM:TRLH_EW_1|clks[5]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.059      ; 0.904      ;
; 0.777 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.884      ;
; 0.791 ; PWM:TRLH_EW_1|clks[3]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.898      ;
; 0.842 ; PWM:TRLH_EW_1|clks[2]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.949      ;
; 0.857 ; PWM:TRLH_EW_1|clks[1]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.964      ;
; 0.912 ; PWM:TRLH_EW_1|clks[4]           ; PWM:TRLH_EW_1|clks[2] ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.019      ;
; 1.047 ; PWM:TRLH_EW_1|clks[0]           ; PWM:TRLH_EW_1|o_PWM   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.154      ;
; 1.179 ; TRLH_EW_EN[0]                   ; PWM:TRLH_EW_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.567     ; 0.706      ;
; 3.133 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.712     ; 2.515      ;
; 3.290 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.712     ; 2.672      ;
; 3.310 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.712     ; 2.692      ;
; 3.631 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.905     ; 2.820      ;
; 3.669 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.712     ; 3.051      ;
; 3.761 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.712     ; 3.143      ;
; 3.763 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.905     ; 2.952      ;
; 3.812 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.905     ; 3.001      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.330 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.436      ;
; 0.336 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[0] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.442      ;
; 0.363 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.185      ; 0.632      ;
; 0.375 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.037      ; 0.496      ;
; 0.434 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.185      ; 0.703      ;
; 0.440 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.185      ; 0.709      ;
; 0.460 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.185      ; 0.729      ;
; 0.472 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.579      ;
; 0.482 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[1] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.589      ;
; 0.485 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.592      ;
; 0.488 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.595      ;
; 0.537 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.644      ;
; 0.541 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.648      ;
; 0.544 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.651      ;
; 0.548 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[3] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.655      ;
; 0.551 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[4] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.658      ;
; 0.594 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.185      ; 0.863      ;
; 0.607 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.117     ; 0.574      ;
; 0.648 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[6] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.185      ; 0.917      ;
; 0.671 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.117     ; 0.638      ;
; 0.685 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.792      ;
; 0.696 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.803      ;
; 0.710 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.817      ;
; 0.727 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.834      ;
; 0.747 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.854      ;
; 0.776 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.883      ;
; 0.789 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.896      ;
; 0.819 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[5] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.926      ;
; 0.829 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.936      ;
; 0.841 ; PWM:TRLH_EW_2|clks[2]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.948      ;
; 0.896 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.003      ;
; 0.909 ; PWM:TRLH_EW_2|clks[0]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.016      ;
; 0.958 ; PWM:TRLH_EW_2|clks[5]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.065      ;
; 0.962 ; PWM:TRLH_EW_2|clks[6]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.117     ; 0.929      ;
; 0.981 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|o_PWM   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.088      ;
; 0.983 ; PWM:TRLH_EW_2|clks[3]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.090      ;
; 0.990 ; PWM:TRLH_EW_2|clks[1]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.097      ;
; 1.010 ; PWM:TRLH_EW_2|clks[4]           ; PWM:TRLH_EW_2|clks[2] ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.117      ;
; 1.078 ; TRLH_EW_EN[2]                   ; PWM:TRLH_EW_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.643     ; 0.529      ;
; 3.207 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.795     ; 2.506      ;
; 3.386 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.795     ; 2.685      ;
; 3.404 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.795     ; 2.703      ;
; 3.581 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.795     ; 2.880      ;
; 3.887 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.795     ; 3.186      ;
; 4.049 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.988     ; 3.155      ;
; 4.107 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.988     ; 3.213      ;
; 4.122 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.988     ; 3.228      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.330 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.436      ;
; 0.336 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[0] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.442      ;
; 0.478 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.585      ;
; 0.482 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[1] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.589      ;
; 0.485 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.592      ;
; 0.488 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.595      ;
; 0.535 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.642      ;
; 0.538 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.645      ;
; 0.548 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[3] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.655      ;
; 0.551 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[4] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.658      ;
; 0.552 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.678      ;
; 0.558 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.664      ;
; 0.569 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.675      ;
; 0.582 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.689      ;
; 0.608 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.714      ;
; 0.615 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.741      ;
; 0.619 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.725      ;
; 0.645 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.020      ; 0.749      ;
; 0.651 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.777      ;
; 0.669 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.795      ;
; 0.694 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.820      ;
; 0.726 ; PWM:TRLH_EW_3|clks[6]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.020      ; 0.830      ;
; 0.727 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.834      ;
; 0.736 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.843      ;
; 0.752 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.878      ;
; 0.768 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.894      ;
; 0.775 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.882      ;
; 0.776 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.020      ; 0.880      ;
; 0.791 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.917      ;
; 0.807 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[5] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.933      ;
; 0.831 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[6] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.042      ; 0.957      ;
; 0.839 ; PWM:TRLH_EW_3|clks[2]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.946      ;
; 0.854 ; PWM:TRLH_EW_3|clks[1]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.961      ;
; 0.863 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.970      ;
; 0.892 ; PTL_EW_EN[0]                    ; PWM:TRLH_EW_3|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.585     ; 0.401      ;
; 0.893 ; PWM:TRLH_EW_3|clks[3]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.000      ;
; 0.896 ; PWM:TRLH_EW_3|clks[5]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.020      ; 1.000      ;
; 0.907 ; PWM:TRLH_EW_3|clks[0]           ; PWM:TRLH_EW_3|o_PWM   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.014      ;
; 1.000 ; PWM:TRLH_EW_3|clks[4]           ; PWM:TRLH_EW_3|clks[2] ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 1.107      ;
; 3.107 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.747     ; 2.454      ;
; 3.144 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.747     ; 2.491      ;
; 3.163 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.747     ; 2.510      ;
; 3.284 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.747     ; 2.631      ;
; 3.308 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.747     ; 2.655      ;
; 3.507 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.940     ; 2.661      ;
; 3.528 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.940     ; 2.682      ;
; 3.601 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_EW_3|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.940     ; 2.755      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.332 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.438      ;
; 0.336 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[0] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.442      ;
; 0.385 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 0.569      ;
; 0.390 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.497      ;
; 0.435 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.542      ;
; 0.442 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.549      ;
; 0.445 ; PWM:TRLH_NS_0|clks[6]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.552      ;
; 0.477 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.584      ;
; 0.478 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.585      ;
; 0.480 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.587      ;
; 0.482 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[1] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.589      ;
; 0.483 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.590      ;
; 0.486 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.593      ;
; 0.495 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.602      ;
; 0.498 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.605      ;
; 0.500 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.607      ;
; 0.513 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.620      ;
; 0.517 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.624      ;
; 0.527 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.634      ;
; 0.535 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.642      ;
; 0.538 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.645      ;
; 0.541 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.648      ;
; 0.546 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.653      ;
; 0.548 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[3] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.655      ;
; 0.551 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[4] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.658      ;
; 0.583 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.690      ;
; 0.599 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|clks[6] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.706      ;
; 0.603 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.710      ;
; 0.608 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.715      ;
; 0.643 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.750      ;
; 0.651 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[2] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.758      ;
; 0.651 ; PWM:TRLH_NS_0|clks[5]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 0.835      ;
; 0.657 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|clks[5] ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.023      ; 0.764      ;
; 0.691 ; PWM:TRLH_NS_0|clks[4]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 0.875      ;
; 0.729 ; PWM:TRLH_NS_0|clks[3]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 0.913      ;
; 0.755 ; PWM:TRLH_NS_0|clks[2]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 0.939      ;
; 0.785 ; PWM:TRLH_NS_0|clks[1]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 0.969      ;
; 0.943 ; PWM:TRLH_NS_0|clks[0]           ; PWM:TRLH_NS_0|o_PWM   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.100      ; 1.127      ;
; 1.201 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_0|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.689     ; 0.606      ;
; 3.175 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.841     ; 2.428      ;
; 3.204 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.841     ; 2.457      ;
; 3.332 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.841     ; 2.585      ;
; 3.549 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.841     ; 2.802      ;
; 3.733 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.841     ; 2.986      ;
; 3.932 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.034     ; 2.992      ;
; 3.953 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.034     ; 3.013      ;
; 4.026 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_0|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -1.034     ; 3.086      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.432      ;
; 0.337 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[0] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.443      ;
; 0.373 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.481      ;
; 0.440 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.548      ;
; 0.444 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.552      ;
; 0.457 ; PWM:TRLH_NS_1|clks[6]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 0.979      ;
; 0.472 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.580      ;
; 0.474 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.582      ;
; 0.480 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.588      ;
; 0.482 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[1] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.590      ;
; 0.483 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.591      ;
; 0.495 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.603      ;
; 0.496 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.604      ;
; 0.499 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.607      ;
; 0.532 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.640      ;
; 0.533 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.641      ;
; 0.534 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.642      ;
; 0.537 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.645      ;
; 0.548 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[3] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.656      ;
; 0.551 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[4] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.659      ;
; 0.564 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.672      ;
; 0.565 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.673      ;
; 0.568 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.676      ;
; 0.584 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.692      ;
; 0.585 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.693      ;
; 0.587 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.695      ;
; 0.623 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.731      ;
; 0.624 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.732      ;
; 0.625 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.733      ;
; 0.626 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[5] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.734      ;
; 0.627 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[6] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.735      ;
; 0.628 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|clks[2] ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.736      ;
; 0.710 ; PWM:TRLH_NS_1|clks[5]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 1.232      ;
; 0.726 ; PWM:TRLH_NS_1|clks[4]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 1.248      ;
; 0.791 ; TRLH_NS_EN[0]                   ; PWM:TRLH_NS_1|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.352     ; 0.533      ;
; 0.827 ; PWM:TRLH_NS_1|clks[1]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 1.349      ;
; 0.834 ; PWM:TRLH_NS_1|clks[3]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 1.356      ;
; 0.835 ; PWM:TRLH_NS_1|clks[2]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 1.357      ;
; 0.948 ; PWM:TRLH_NS_1|clks[0]           ; PWM:TRLH_NS_1|o_PWM   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.438      ; 1.470      ;
; 2.859 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.504     ; 2.449      ;
; 2.917 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.504     ; 2.507      ;
; 3.036 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.504     ; 2.626      ;
; 3.103 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.504     ; 2.693      ;
; 3.345 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.504     ; 2.935      ;
; 3.504 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.697     ; 2.901      ;
; 3.565 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.697     ; 2.962      ;
; 3.577 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_1|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.697     ; 2.974      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK'                                                                                                                             ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node               ; Launch Clock                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.324 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.430      ;
; 0.326 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.432      ;
; 0.331 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.437      ;
; 0.334 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[0] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.022      ; 0.440      ;
; 0.341 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 0.819      ;
; 0.375 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.483      ;
; 0.389 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.497      ;
; 0.461 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.569      ;
; 0.471 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.579      ;
; 0.478 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[1] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.587      ;
; 0.483 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.591      ;
; 0.486 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.594      ;
; 0.491 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.599      ;
; 0.499 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.607      ;
; 0.499 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.607      ;
; 0.499 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.607      ;
; 0.518 ; PWM:TRLH_NS_2|clks[6]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.626      ;
; 0.537 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.645      ;
; 0.541 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.649      ;
; 0.544 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.652      ;
; 0.545 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[3] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.653      ;
; 0.548 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|clks[4] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.656      ;
; 0.594 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 1.072      ;
; 0.596 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.704      ;
; 0.596 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.704      ;
; 0.620 ; PWM:TRLH_NS_2|clks[5]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.728      ;
; 0.631 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.739      ;
; 0.631 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.739      ;
; 0.631 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.739      ;
; 0.632 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.740      ;
; 0.632 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.740      ;
; 0.633 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[5] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.741      ;
; 0.633 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[6] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.741      ;
; 0.633 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|clks[2] ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.024      ; 0.741      ;
; 0.647 ; PWM:TRLH_NS_2|clks[4]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 1.125      ;
; 0.669 ; PWM:TRLH_NS_2|clks[3]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 1.147      ;
; 0.746 ; PWM:TRLH_NS_2|clks[1]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 1.224      ;
; 0.747 ; PWM:TRLH_NS_2|clks[2]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 1.225      ;
; 0.783 ; PWM:TRLH_NS_2|clks[0]           ; PWM:TRLH_NS_2|o_PWM   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK         ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; 0.394      ; 1.261      ;
; 1.065 ; TRLH_NS_EN[2]                   ; PWM:TRLH_NS_2|o_PWM   ; CLK_DIV:c_STL_CLK|CLK                       ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.396     ; 0.763      ;
; 2.728 ; ADC_0804LCN:c_ADC_POT|o_DATA[1] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.548     ; 2.274      ;
; 2.885 ; ADC_0804LCN:c_ADC_POT|o_DATA[0] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.548     ; 2.431      ;
; 3.032 ; ADC_0804LCN:c_ADC_POT|o_DATA[2] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.548     ; 2.578      ;
; 3.179 ; ADC_0804LCN:c_ADC_POT|o_DATA[3] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.548     ; 2.725      ;
; 3.400 ; ADC_0804LCN:c_ADC_POT|o_DATA[4] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.741     ; 2.753      ;
; 3.438 ; ADC_0804LCN:c_ADC_POT|o_DATA[6] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.548     ; 2.984      ;
; 3.532 ; ADC_0804LCN:c_ADC_POT|o_DATA[5] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.741     ; 2.885      ;
; 3.581 ; ADC_0804LCN:c_ADC_POT|o_DATA[7] ; PWM:TRLH_NS_2|o_PWM   ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK ; 0.000        ; -0.741     ; 2.934      ;
+-------+---------------------------------+-----------------------+---------------------------------------------+-------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                                                    ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                         ; -91.329   ; 0.177 ; N/A      ; N/A     ; -4.000              ;
;  ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -1.535    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -1.184    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  CLK_DIV:c_STL_CLK|CLK                                                                                   ; -8.731    ; 0.177 ; N/A      ; N/A     ; -1.487              ;
;  DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -7.176    ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -33.885   ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -4.556    ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -2.060    ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -31.726   ; 0.291 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -34.462   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -33.713   ; 0.323 ; N/A      ; N/A     ; -1.487              ;
;  PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -34.069   ; 0.320 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.931   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.799   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -34.067   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.865   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -34.133   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -33.899   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -32.693   ; 0.324 ; N/A      ; N/A     ; -1.487              ;
;  PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -34.161   ; 0.320 ; N/A      ; N/A     ; -1.487              ;
;  US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -91.329   ; 0.186 ; N/A      ; N/A     ; -4.000              ;
;  i_CLK                                                                                                   ; -4.885    ; 0.234 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                                                          ; -4048.205 ; 0.0   ; 0.0      ; 0.0     ; -1121.342           ;
;  ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; -14.339   ; 0.000 ; N/A      ; N/A     ; -25.279             ;
;  ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; -10.894   ; 0.000 ; N/A      ; N/A     ; -25.279             ;
;  CLK_DIV:c_STL_CLK|CLK                                                                                   ; -1157.681 ; 0.000 ; N/A      ; N/A     ; -272.121            ;
;  DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; -52.504   ; 0.000 ; N/A      ; N/A     ; -19.331             ;
;  Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; -407.609  ; 0.000 ; N/A      ; N/A     ; -95.168             ;
;  Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; -157.419  ; 0.000 ; N/A      ; N/A     ; -63.941             ;
;  Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; -11.022   ; 0.000 ; N/A      ; N/A     ; -14.870             ;
;  PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -41.861   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -43.797   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -44.293   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; -42.367   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -42.877   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -43.363   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -43.493   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -43.728   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -42.464   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -42.064   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -41.040   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; -42.607   ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; -1184.823 ; 0.000 ; N/A      ; N/A     ; -239.525            ;
;  i_CLK                                                                                                   ; -537.960  ; 0.000 ; N/A      ; N/A     ; -223.076            ;
+----------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_PTL_NS[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_NS[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_NS[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_EW[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PTL_EW[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRLH_EW[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DISP_COM[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CS0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RD0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_WR0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CLK_IN0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CS1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RD1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_WR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_CLK_IN1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TRIG        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TX          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_RX                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA0[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_PBUTTON_NS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_PBUTTON_EW            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_ECHO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_INTR0                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_INTR1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_S[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_E[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_W[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_N[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_W[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_E[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_S[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_SENSOR_N[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA1[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_PTL_NS[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_NS[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_NS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_EW[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_CS0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; o_RD0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_WR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_CLK_IN0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_CS1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_RD1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; o_WR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_CLK_IN1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_TRIG        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_TX          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_PTL_NS[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_NS[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; o_DISP_COM[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_CS0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; o_RD0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_WR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_CLK_IN0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_CS1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_RD1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; o_WR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_CLK_IN1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_TRIG        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_TX          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_PTL_NS[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_NS[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_TRLH_NS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_TRLH_NS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_NS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PTL_EW[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_TRLH_EW[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_SEG[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_DISP_COM[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_DISP_COM[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_CS0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_RD0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_WR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_CLK_IN0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_CS1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_RD1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_WR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_CLK_IN1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_TRIG        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_TX          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                              ; To Clock                                                                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; 19           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; 19           ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 277269       ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 624          ; 0        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 73           ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 6124         ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; i_CLK                                                                                                   ; i_CLK                                                                                                   ; 6628         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 2775         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 881          ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 72           ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 1000         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 21           ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 1788         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 35           ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 18           ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 40           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                              ; To Clock                                                                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; 19           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; 19           ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 277269       ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; CLK_DIV:c_STL_CLK|CLK                                                                                   ; 624          ; 0        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 73           ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; 6124         ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; i_CLK                                                                                                   ; i_CLK                                                                                                   ; 6628         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; i_CLK                                                                                                   ; 1            ; 1        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 2775         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 881          ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 72           ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; 1000         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 21           ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 1788         ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; 35           ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 18           ; 0        ; 0        ; 0        ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; 40           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 1            ; 0        ; 0        ; 0        ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 1            ; 0        ; 0        ; 0        ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; 56           ; 0        ; 0        ; 0        ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 1012  ; 1012 ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                  ; Clock                                                                                                   ; Type ; Status      ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+-------------+
; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK                                                             ; Base ; Constrained ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK                                                            ; Base ; Constrained ;
; CLK_DIV:c_STL_CLK|CLK                                                                                   ; CLK_DIV:c_STL_CLK|CLK                                                                                   ; Base ; Constrained ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK                                                        ; Base ; Constrained ;
; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK                                                   ; Base ; Constrained ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK                      ; Base ; Constrained ;
; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK ; Base ; Constrained ;
; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; Constrained ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; Constrained ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; Constrained ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                      ; Base ; Constrained ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK                                                                     ; Base ; Constrained ;
; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK                                                            ; Base ; Constrained ;
; i_CLK                                                                                                   ; i_CLK                                                                                                   ; Base ; Constrained ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; i_DATA0[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ECHO        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_EW  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_NS  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RST         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_CLK_IN0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CLK_IN1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRIG        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; i_DATA0[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA0[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DATA1[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ECHO        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_INTR1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_EW  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_PBUTTON_NS  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RST         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_E[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_N[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_S[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SENSOR_W[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_CLK_IN0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CLK_IN1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_CS1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_COM[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_DISP_SEG[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_EW[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PTL_NS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RD1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRIG        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_EW[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TRLH_NS[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_WR1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Jan  4 01:35:01 2025
Info: Command: quartus_sta Smart_traffic_light -c Smart_traffic_light
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Smart_traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK
    Info (332105): create_clock -period 1.000 -name i_CLK i_CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name CLK_DIV:c_STL_CLK|CLK CLK_DIV:c_STL_CLK|CLK
    Info (332105): create_clock -period 1.000 -name US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK
    Info (332105): create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK
    Info (332105): create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK
    Info (332105): create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK
    Info (332105): create_clock -period 1.000 -name ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK
    Info (332105): create_clock -period 1.000 -name DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -91.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -91.329           -1184.823 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):   -34.462             -43.797 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -34.161             -42.607 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -34.133             -42.464 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -34.069             -42.367 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -34.067             -43.493 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -33.931             -42.877 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -33.899             -42.064 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -33.885            -407.609 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):   -33.865             -43.728 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -33.799             -43.363 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -33.713             -44.293 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -32.693             -41.040 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -31.726             -41.861 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -8.731           -1157.681 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -7.176             -52.504 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -4.885            -537.960 i_CLK 
    Info (332119):    -4.556            -157.419 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -2.060             -11.022 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.535             -14.339 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.184             -10.894 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):     0.452               0.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):     0.452               0.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):     0.452               0.000 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):     0.453               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.453               0.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):     0.453               0.000 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):     0.454               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.715               0.000 i_CLK 
    Info (332119):     0.739               0.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.751               0.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.795               0.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.795               0.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.800               0.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.801               0.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.802               0.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.803               0.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.803               0.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -239.525 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):    -3.000            -223.076 i_CLK 
    Info (332119):    -1.487            -272.121 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.487             -95.168 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):    -1.487             -63.941 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.487             -14.870 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -83.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -83.442           -1083.750 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):   -31.361             -39.292 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -31.077             -38.064 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -31.070             -37.953 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.998             -39.046 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.986             -37.840 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.878            -370.925 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):   -30.873             -38.393 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.819             -37.547 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.803             -39.217 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.729             -38.847 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -30.658             -39.739 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -29.717             -36.612 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -28.843             -37.587 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -7.925           -1069.600 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -6.719             -48.705 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -4.577            -494.732 i_CLK 
    Info (332119):    -4.066            -142.748 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.904              -9.817 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.379             -12.338 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.059              -9.260 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):     0.401               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.401               0.000 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):     0.401               0.000 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):     0.402               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.402               0.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):     0.402               0.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):     0.402               0.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):     0.607               0.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.664               0.000 i_CLK 
    Info (332119):     0.678               0.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.687               0.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.737               0.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.741               0.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.742               0.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.742               0.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.742               0.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.743               0.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.743               0.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.744               0.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.745               0.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -239.525 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):    -3.000            -223.076 i_CLK 
    Info (332119):    -1.487            -272.121 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.487             -95.168 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):    -1.487             -63.941 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.487             -14.870 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.487             -11.896 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -39.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -39.431            -453.596 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):   -14.962             -15.720 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.772             -15.133 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.759             -15.132 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.736             -15.167 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.708             -14.998 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.670             -15.453 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.612             -15.255 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.611             -15.623 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.590             -15.428 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.537             -15.833 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -14.086             -14.477 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):   -13.886            -141.587 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):   -13.601             -14.566 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -3.271            -405.924 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -2.649             -18.270 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.546            -137.005 i_CLK 
    Info (332119):    -1.379             -43.644 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -0.313              -0.553 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -0.182              -0.375 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.050               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):     0.186               0.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):     0.186               0.000 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):     0.186               0.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):     0.186               0.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):     0.186               0.000 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):     0.187               0.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.187               0.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):     0.234               0.000 i_CLK 
    Info (332119):     0.291               0.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.320               0.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.320               0.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.323               0.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):     0.324               0.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -160.806 i_CLK 
    Info (332119):    -1.000            -183.000 CLK_DIV:c_STL_CLK|CLK 
    Info (332119):    -1.000            -107.000 US_HCSR_04:c_US_HCSR_04|CLK_DIV:c_US_CLK|CLK 
    Info (332119):    -1.000             -64.000 Interface_Comm:c_Interface_Comm|CLK_DIV:c_TEM_CLK|CLK 
    Info (332119):    -1.000             -43.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.000             -17.000 ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.000             -17.000 ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|CLK 
    Info (332119):    -1.000             -13.000 DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|CLK 
    Info (332119):    -1.000             -10.000 Interface_Comm:c_Interface_Comm|UART_TX_string:c_TX_message|UART_TX_byte:TX_byte|CLK_DIV:c_UART_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|CLK 
    Info (332119):    -1.000              -8.000 PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Sat Jan  4 01:35:05 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


