#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbf82a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbd4160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xc1e8f0 .functor NOT 1, L_0xc31720, C4<0>, C4<0>, C4<0>;
L_0xc314b0 .functor XOR 5, L_0xc31370, L_0xc31410, C4<00000>, C4<00000>;
L_0xc31610 .functor XOR 5, L_0xc314b0, L_0xc31570, C4<00000>, C4<00000>;
v0xc1dc70_0 .net *"_ivl_10", 4 0, L_0xc31570;  1 drivers
v0xc1dd70_0 .net *"_ivl_12", 4 0, L_0xc31610;  1 drivers
v0xc1de50_0 .net *"_ivl_2", 4 0, L_0xc312d0;  1 drivers
v0xc1df10_0 .net *"_ivl_4", 4 0, L_0xc31370;  1 drivers
v0xc1dff0_0 .net *"_ivl_6", 4 0, L_0xc31410;  1 drivers
v0xc1e120_0 .net *"_ivl_8", 4 0, L_0xc314b0;  1 drivers
v0xc1e200_0 .var "clk", 0 0;
v0xc1e2a0_0 .var/2u "stats1", 159 0;
v0xc1e360_0 .var/2u "strobe", 0 0;
v0xc1e4b0_0 .net "sum_dut", 4 0, L_0xc31070;  1 drivers
v0xc1e570_0 .net "sum_ref", 4 0, L_0xc1ec90;  1 drivers
v0xc1e610_0 .net "tb_match", 0 0, L_0xc31720;  1 drivers
v0xc1e6b0_0 .net "tb_mismatch", 0 0, L_0xc1e8f0;  1 drivers
v0xc1e770_0 .net "x", 3 0, v0xc19e40_0;  1 drivers
v0xc1e830_0 .net "y", 3 0, v0xc19f00_0;  1 drivers
L_0xc312d0 .concat [ 5 0 0 0], L_0xc1ec90;
L_0xc31370 .concat [ 5 0 0 0], L_0xc1ec90;
L_0xc31410 .concat [ 5 0 0 0], L_0xc31070;
L_0xc31570 .concat [ 5 0 0 0], L_0xc1ec90;
L_0xc31720 .cmp/eeq 5, L_0xc312d0, L_0xc31610;
S_0xbddf00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xbd4160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xbe1920_0 .net *"_ivl_0", 4 0, L_0xc1e980;  1 drivers
L_0x7fc265424018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbdf030_0 .net *"_ivl_3", 0 0, L_0x7fc265424018;  1 drivers
v0xc19630_0 .net *"_ivl_4", 4 0, L_0xc1eb10;  1 drivers
L_0x7fc265424060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc196f0_0 .net *"_ivl_7", 0 0, L_0x7fc265424060;  1 drivers
v0xc197d0_0 .net "sum", 4 0, L_0xc1ec90;  alias, 1 drivers
v0xc19900_0 .net "x", 3 0, v0xc19e40_0;  alias, 1 drivers
v0xc199e0_0 .net "y", 3 0, v0xc19f00_0;  alias, 1 drivers
L_0xc1e980 .concat [ 4 1 0 0], v0xc19e40_0, L_0x7fc265424018;
L_0xc1eb10 .concat [ 4 1 0 0], v0xc19f00_0, L_0x7fc265424060;
L_0xc1ec90 .arith/sum 5, L_0xc1e980, L_0xc1eb10;
S_0xc19b40 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xbd4160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xc19d60_0 .net "clk", 0 0, v0xc1e200_0;  1 drivers
v0xc19e40_0 .var "x", 3 0;
v0xc19f00_0 .var "y", 3 0;
E_0xbe7110/0 .event negedge, v0xc19d60_0;
E_0xbe7110/1 .event posedge, v0xc19d60_0;
E_0xbe7110 .event/or E_0xbe7110/0, E_0xbe7110/1;
S_0xc19fe0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0xbd4160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0xc31260 .functor BUFZ 1, L_0xc30be0, C4<0>, C4<0>, C4<0>;
v0xc1d1a0_0 .net *"_ivl_32", 0 0, L_0xc31260;  1 drivers
L_0x7fc2654240a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xc1d2a0_0 .net/2s *"_ivl_4", 31 0, L_0x7fc2654240a8;  1 drivers
v0xc1d380_0 .net "c1", 0 0, L_0xc1f2f0;  1 drivers
v0xc1d420_0 .net "c2", 0 0, L_0xc2fc10;  1 drivers
v0xc1d510_0 .net "c3", 0 0, L_0xc303f0;  1 drivers
v0xc1d650_0 .net "c4", 0 0, L_0xc30be0;  1 drivers
v0xc1d6f0_0 .net "sum", 4 0, L_0xc31070;  alias, 1 drivers
v0xc1d790_0 .net "x", 3 0, v0xc19e40_0;  alias, 1 drivers
v0xc1d8a0_0 .net "y", 3 0, v0xc19f00_0;  alias, 1 drivers
L_0xc1f400 .part v0xc19e40_0, 0, 1;
L_0xc1f530 .part v0xc19f00_0, 0, 1;
L_0xc2f670 .part L_0x7fc2654240a8, 0, 1;
L_0xc2fd20 .part v0xc19e40_0, 1, 1;
L_0xc2fe80 .part v0xc19f00_0, 1, 1;
L_0xc30500 .part v0xc19e40_0, 2, 1;
L_0xc30670 .part v0xc19f00_0, 2, 1;
L_0xc30d40 .part v0xc19e40_0, 3, 1;
L_0xc30ec0 .part v0xc19f00_0, 3, 1;
LS_0xc31070_0_0 .concat8 [ 1 1 1 1], L_0xc1ee40, L_0xc2f810, L_0xc30020, L_0xc30810;
LS_0xc31070_0_4 .concat8 [ 1 0 0 0], L_0xc31260;
L_0xc31070 .concat8 [ 4 1 0 0], LS_0xc31070_0_0, LS_0xc31070_0_4;
S_0xc1a1c0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0xc19fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xc1ed30 .functor XOR 1, L_0xc1f400, L_0xc1f530, C4<0>, C4<0>;
L_0xc1ee40 .functor XOR 1, L_0xc1ed30, L_0xc2f670, C4<0>, C4<0>;
L_0xc1ef00 .functor AND 1, L_0xc1f400, L_0xc1f530, C4<1>, C4<1>;
L_0xc1f040 .functor AND 1, L_0xc1f530, L_0xc2f670, C4<1>, C4<1>;
L_0xc1f130 .functor OR 1, L_0xc1ef00, L_0xc1f040, C4<0>, C4<0>;
L_0xc1f240 .functor AND 1, L_0xc1f400, L_0xc2f670, C4<1>, C4<1>;
L_0xc1f2f0 .functor OR 1, L_0xc1f130, L_0xc1f240, C4<0>, C4<0>;
v0xc1a450_0 .net *"_ivl_0", 0 0, L_0xc1ed30;  1 drivers
v0xc1a550_0 .net *"_ivl_10", 0 0, L_0xc1f240;  1 drivers
v0xc1a630_0 .net *"_ivl_4", 0 0, L_0xc1ef00;  1 drivers
v0xc1a720_0 .net *"_ivl_6", 0 0, L_0xc1f040;  1 drivers
v0xc1a800_0 .net *"_ivl_8", 0 0, L_0xc1f130;  1 drivers
v0xc1a930_0 .net "a", 0 0, L_0xc1f400;  1 drivers
v0xc1a9f0_0 .net "b", 0 0, L_0xc1f530;  1 drivers
v0xc1aab0_0 .net "cin", 0 0, L_0xc2f670;  1 drivers
v0xc1ab70_0 .net "cout", 0 0, L_0xc1f2f0;  alias, 1 drivers
v0xc1ac30_0 .net "sum", 0 0, L_0xc1ee40;  1 drivers
S_0xc1ad90 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0xc19fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xc2f7a0 .functor XOR 1, L_0xc2fd20, L_0xc2fe80, C4<0>, C4<0>;
L_0xc2f810 .functor XOR 1, L_0xc2f7a0, L_0xc1f2f0, C4<0>, C4<0>;
L_0xc2f940 .functor AND 1, L_0xc2fd20, L_0xc2fe80, C4<1>, C4<1>;
L_0xc2f9b0 .functor AND 1, L_0xc2fe80, L_0xc1f2f0, C4<1>, C4<1>;
L_0xc2fa50 .functor OR 1, L_0xc2f940, L_0xc2f9b0, C4<0>, C4<0>;
L_0xc2fb60 .functor AND 1, L_0xc2fd20, L_0xc1f2f0, C4<1>, C4<1>;
L_0xc2fc10 .functor OR 1, L_0xc2fa50, L_0xc2fb60, C4<0>, C4<0>;
v0xc1aff0_0 .net *"_ivl_0", 0 0, L_0xc2f7a0;  1 drivers
v0xc1b0d0_0 .net *"_ivl_10", 0 0, L_0xc2fb60;  1 drivers
v0xc1b1b0_0 .net *"_ivl_4", 0 0, L_0xc2f940;  1 drivers
v0xc1b2a0_0 .net *"_ivl_6", 0 0, L_0xc2f9b0;  1 drivers
v0xc1b380_0 .net *"_ivl_8", 0 0, L_0xc2fa50;  1 drivers
v0xc1b4b0_0 .net "a", 0 0, L_0xc2fd20;  1 drivers
v0xc1b570_0 .net "b", 0 0, L_0xc2fe80;  1 drivers
v0xc1b630_0 .net "cin", 0 0, L_0xc1f2f0;  alias, 1 drivers
v0xc1b6d0_0 .net "cout", 0 0, L_0xc2fc10;  alias, 1 drivers
v0xc1b800_0 .net "sum", 0 0, L_0xc2f810;  1 drivers
S_0xc1b990 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0xc19fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xc2ffb0 .functor XOR 1, L_0xc30500, L_0xc30670, C4<0>, C4<0>;
L_0xc30020 .functor XOR 1, L_0xc2ffb0, L_0xc2fc10, C4<0>, C4<0>;
L_0xc30120 .functor AND 1, L_0xc30500, L_0xc30670, C4<1>, C4<1>;
L_0xc30190 .functor AND 1, L_0xc30670, L_0xc2fc10, C4<1>, C4<1>;
L_0xc30230 .functor OR 1, L_0xc30120, L_0xc30190, C4<0>, C4<0>;
L_0xc30340 .functor AND 1, L_0xc30500, L_0xc2fc10, C4<1>, C4<1>;
L_0xc303f0 .functor OR 1, L_0xc30230, L_0xc30340, C4<0>, C4<0>;
v0xc1bc00_0 .net *"_ivl_0", 0 0, L_0xc2ffb0;  1 drivers
v0xc1bce0_0 .net *"_ivl_10", 0 0, L_0xc30340;  1 drivers
v0xc1bdc0_0 .net *"_ivl_4", 0 0, L_0xc30120;  1 drivers
v0xc1beb0_0 .net *"_ivl_6", 0 0, L_0xc30190;  1 drivers
v0xc1bf90_0 .net *"_ivl_8", 0 0, L_0xc30230;  1 drivers
v0xc1c0c0_0 .net "a", 0 0, L_0xc30500;  1 drivers
v0xc1c180_0 .net "b", 0 0, L_0xc30670;  1 drivers
v0xc1c240_0 .net "cin", 0 0, L_0xc2fc10;  alias, 1 drivers
v0xc1c2e0_0 .net "cout", 0 0, L_0xc303f0;  alias, 1 drivers
v0xc1c410_0 .net "sum", 0 0, L_0xc30020;  1 drivers
S_0xc1c5a0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0xc19fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xc307a0 .functor XOR 1, L_0xc30d40, L_0xc30ec0, C4<0>, C4<0>;
L_0xc30810 .functor XOR 1, L_0xc307a0, L_0xc303f0, C4<0>, C4<0>;
L_0xc30910 .functor AND 1, L_0xc30d40, L_0xc30ec0, C4<1>, C4<1>;
L_0xc30980 .functor AND 1, L_0xc30ec0, L_0xc303f0, C4<1>, C4<1>;
L_0xc30a20 .functor OR 1, L_0xc30910, L_0xc30980, C4<0>, C4<0>;
L_0xc30b30 .functor AND 1, L_0xc30d40, L_0xc303f0, C4<1>, C4<1>;
L_0xc30be0 .functor OR 1, L_0xc30a20, L_0xc30b30, C4<0>, C4<0>;
v0xc1c7e0_0 .net *"_ivl_0", 0 0, L_0xc307a0;  1 drivers
v0xc1c8e0_0 .net *"_ivl_10", 0 0, L_0xc30b30;  1 drivers
v0xc1c9c0_0 .net *"_ivl_4", 0 0, L_0xc30910;  1 drivers
v0xc1cab0_0 .net *"_ivl_6", 0 0, L_0xc30980;  1 drivers
v0xc1cb90_0 .net *"_ivl_8", 0 0, L_0xc30a20;  1 drivers
v0xc1ccc0_0 .net "a", 0 0, L_0xc30d40;  1 drivers
v0xc1cd80_0 .net "b", 0 0, L_0xc30ec0;  1 drivers
v0xc1ce40_0 .net "cin", 0 0, L_0xc303f0;  alias, 1 drivers
v0xc1cee0_0 .net "cout", 0 0, L_0xc30be0;  alias, 1 drivers
v0xc1d010_0 .net "sum", 0 0, L_0xc30810;  1 drivers
S_0xc1da70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xbd4160;
 .timescale -12 -12;
E_0xbe75c0 .event anyedge, v0xc1e360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc1e360_0;
    %nor/r;
    %assign/vec4 v0xc1e360_0, 0;
    %wait E_0xbe75c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc19b40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbe7110;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xc19f00_0, 0;
    %assign/vec4 v0xc19e40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xbd4160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1e360_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xbd4160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xc1e200_0;
    %inv;
    %store/vec4 v0xc1e200_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xbd4160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc19d60_0, v0xc1e6b0_0, v0xc1e770_0, v0xc1e830_0, v0xc1e570_0, v0xc1e4b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xbd4160;
T_5 ;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xbd4160;
T_6 ;
    %wait E_0xbe7110;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc1e2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1e2a0_0, 4, 32;
    %load/vec4 v0xc1e610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1e2a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc1e2a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1e2a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xc1e570_0;
    %load/vec4 v0xc1e570_0;
    %load/vec4 v0xc1e4b0_0;
    %xor;
    %load/vec4 v0xc1e570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1e2a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xc1e2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1e2a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response5/top_module.sv";
