
             Lattice Mapping Report File for Design Module 'REU'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-640HC -t TQFP100 -s 4 -oc Commercial
     REU_impl1.ngd -o REU_impl1_map.ncd -pr REU_impl1.prf -mp REU_impl1.mrp -lpf
     C:/Users/garre/Repos/GW4302/cpld/impl1/REU_impl1.lpf -lpf
     C:/Users/garre/Repos/GW4302/cpld/REU.lpf -c 0 -gui -msgset
     C:/Users/garre/Repos/GW4302/cpld/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-640HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  04/28/22  21:20:59

Design Summary
--------------

   Number of registers:    180 out of   877 (21%)
      PFU registers:          180 out of   640 (28%)
      PIO registers:            0 out of   237 (0%)
   Number of SLICEs:       192 out of   320 (60%)
      SLICEs as Logic/ROM:    192 out of   320 (60%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:         33 out of   320 (10%)
   Number of LUT4s:        372 out of   640 (58%)
      Number used as logic LUTs:        306
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 69 + 4(JTAG) out of 79 (92%)
   Number of IDDR/ODDR/TDDR cells used: 1 out of 237 (0%)
      Number of IDDR cells:   0
      Number of ODDR cells:   1
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 1 (0 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:        1 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  0 out of 2 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)

                                    Page 1




Design:  REU                                           Date:  04/28/22  21:20:59

Design Summary (cont)
---------------------
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net PHI2_c: 89 loads, 0 rising, 89 falling (Driver: PIO PHI2 )
     Net C8M_c: 28 loads, 27 rising, 1 falling (Driver: PIO C8M )
   Number of Clock Enables:  21
     Net reureg/PHI2_N_571_enable_76: 3 loads, 3 LSLICEs
     Net reureg/PHI2_N_571_enable_64: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_571_enable_57: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_571_enable_74: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_571_enable_67: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_571_enable_43: 5 loads, 5 LSLICEs
     Net SetFault: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_571_enable_69: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_571_enable_31: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_571_enable_77: 2 loads, 2 LSLICEs
     Net IncCA_N_631: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_571_enable_73: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_571_enable_42: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_571_enable_75: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_571_enable_86: 7 loads, 7 LSLICEs
     Net dmaseq/PHI2_N_571_enable_78: 3 loads, 3 LSLICEs
     Net ramctrl/S_2: 1 loads, 1 LSLICEs
     Net ramctrl/C8M_c_enable_2: 1 loads, 1 LSLICEs
     Net ramctrl/nRESETr: 1 loads, 1 LSLICEs
     Net ramctrl/RefCnt_2__N_61: 2 loads, 2 LSLICEs
     Net ramctrl/RDD_7__N_63: 4 loads, 4 LSLICEs
   Number of LSRs:  14
     Net DMA: 1 loads, 1 LSLICEs
     Net n3925: 32 loads, 32 LSLICEs
     Net n3926: 32 loads, 32 LSLICEs
     Net reureg/n1171: 2 loads, 2 LSLICEs
     Net RegReset: 2 loads, 2 LSLICEs
     Net ramctrl/n1531: 1 loads, 1 LSLICEs
     Net ramctrl/S_1: 1 loads, 1 LSLICEs
     Net ramctrl/S_2: 1 loads, 1 LSLICEs
     Net ramctrl/n1320: 1 loads, 1 LSLICEs
     Net ramctrl/n3671: 6 loads, 6 LSLICEs
     Net ramctrl/PORDone: 1 loads, 1 LSLICEs
     Net ramctrl/n1278: 1 loads, 1 LSLICEs
     Net ramctrl/n3226: 1 loads, 1 LSLICEs
     Net ramctrl/n1534: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net DMA: 53 loads
     Net A_out_0: 52 loads
     Net A_out_1: 39 loads
     Net reureg/n2264: 34 loads
     Net n3925: 32 loads
     Net n3926: 32 loads
     Net ramctrl/S_0: 29 loads
     Net A_out_3: 28 loads
     Net n3636: 23 loads
     Net n3924: 22 loads



                                    Page 2




Design:  REU                                           Date:  04/28/22  21:20:59




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'nIO1' has no legal load.
WARNING - map: IO buffer missing for top level port nIO1...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| A[11]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[12]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[13]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[14]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[15]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[0]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[7]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[1]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[2]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[3]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[4]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[5]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D[6]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[10]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[9]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[8]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | BIDIR     | LVCMOS33  |            |

                                    Page 3




Design:  REU                                           Date:  04/28/22  21:20:59

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| A[4]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[7]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[6]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[5]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[4]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[3]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[2]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[1]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RD[0]               | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nWEDMA              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nDMA                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nIRQ                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nAOE                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADIR                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRWOE               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nDOE                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DDIR                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RCLK                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nCS                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRAS                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nCAS                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRWE                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CKE                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RBA[1]              | OUTPUT    | LVCMOS33  |            |

                                    Page 4




Design:  REU                                           Date:  04/28/22  21:20:59

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| RBA[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[12]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[11]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[10]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[9]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[8]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[7]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[6]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[5]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[4]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[3]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[2]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[1]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RA[0]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DQMH                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DQML                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C8M                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PHI2                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nRESET              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BA                  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nWE                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| nIO2                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal PHI2_N_571 was merged into signal PHI2_c
Signal C8M_N_46 was merged into signal C8M_c
Signal n1103 was merged into signal ramctrl/RDOE
Signal ramctrl/n3677 was merged into signal ramctrl/PORDone
Signal dmaseq/n3679 was merged into signal XferEnd_N_600
Signal RAMRDD_7__I_0_7/S1 undriven or does not drive anything - clipped.

                                    Page 5




Design:  REU                                           Date:  04/28/22  21:20:59

Removed logic (cont)
--------------------
Signal RAMRDD_7__I_0_7/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/S1 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/CI undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_8/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_8/CO undriven or does not drive anything - clipped.
Signal reureg/REUAOut_15__I_0_9/CO undriven or does not drive anything -
     clipped.
Signal reureg/Length_15__I_0_833_add_2_1/S0 undriven or does not drive anything
     - clipped.
Signal reureg/Length_15__I_0_833_add_2_1/CI undriven or does not drive anything
     - clipped.
Signal reureg/CAOut_7__I_0_1/S1 undriven or does not drive anything - clipped.
Signal reureg/CAOut_7__I_0_1/S0 undriven or does not drive anything - clipped.
Signal reureg/CAOut_7__I_0_1/CI undriven or does not drive anything - clipped.
Signal reureg/Length_7__I_0_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal reureg/Length_7__I_0_add_2_9/CO undriven or does not drive anything -
     clipped.
Signal reureg/Length_7__I_0_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal reureg/Length_7__I_0_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal reureg/CAOut_7__I_0_9/CO undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_1/S1 undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_1/S0 undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_1/CI undriven or does not drive anything - clipped.
Signal reureg/CAOut_15__I_0_9/CO undriven or does not drive anything - clipped.
Signal reureg/REUAOut_7__I_0_1/S1 undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_7__I_0_1/S0 undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_7__I_0_1/CI undriven or does not drive anything - clipped.
     
Signal reureg/REUAOut_7__I_0_9/CO undriven or does not drive anything - clipped.
     
Signal reureg/Length_15__I_0_833_add_2_9/S1 undriven or does not drive anything
     - clipped.
Signal reureg/Length_15__I_0_833_add_2_9/CO undriven or does not drive anything
     - clipped.
Signal reureg/REUAOut_15__I_0_1/S1 undriven or does not drive anything -
     clipped.
Signal reureg/REUAOut_15__I_0_1/S0 undriven or does not drive anything -
     clipped.
Signal reureg/REUAOut_15__I_0_1/CI undriven or does not drive anything -
     clipped.
Block i3464 was optimized away.
Block i3465 was optimized away.
Block ramctrl/i910_1_lut was optimized away.
Block ramctrl/i1059_1_lut_rep_100 was optimized away.
Block dmaseq/i1_4_lut_then_1_lut was optimized away.

     




                                    Page 6




Design:  REU                                           Date:  04/28/22  21:20:59

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 38 MB
        




















































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
