

================================================================
== Vitis HLS Report for 'hls_linear_combination'
================================================================
* Date:           Thu Jun 23 18:38:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_linear_combination
* Solution:       base (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.868 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_LC1_LOOP_LC12  |        ?|        ?|         4|          1|          1|     ?|       yes|
        |- LOOP_LC2            |     2340|     2340|        39|          -|          -|    60|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecs"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %coeffs"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %coeffs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len" [hls_linear_combination/hls_linear_combination.cpp:6]   --->   Operation 55 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %len_read, i6 0" [hls_linear_combination/hls_linear_combination.cpp:6]   --->   Operation 56 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %len_read, i2 0" [hls_linear_combination/hls_linear_combination.cpp:6]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl2 = zext i34 %tmp" [hls_linear_combination/hls_linear_combination.cpp:6]   --->   Operation 58 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.79ns)   --->   "%bound = sub i38 %p_shl, i38 %p_shl2" [hls_linear_combination/hls_linear_combination.cpp:6]   --->   Operation 59 'sub' 'bound' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln12 = br void" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 60 'br' 'br_ln12' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 0, void %.lr.ph, i38 %add_ln12, void %.split4" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 61 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %.lr.ph, i6 %add_ln14, void %.split4" [hls_linear_combination/hls_linear_combination.cpp:14]   --->   Operation 62 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.79ns)   --->   "%add_ln12 = add i38 %indvar_flatten, i38 1" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.51ns)   --->   "%icmp_ln12 = icmp_eq  i38 %indvar_flatten, i38 %bound" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 65 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split4, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 66 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%vecs_read = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %vecs" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 67 'read' 'vecs_read' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %vecs_read" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 68 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%coeffs_read = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %coeffs" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 69 'read' 'coeffs_read' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %coeffs_read" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 70 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i16 %zext_ln15_1, i16 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 71 'mul' 'mul_ln15' <Predicate = (!icmp_ln12)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.86>
ST_3 : Operation 72 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp_eq  i6 %j, i6 60" [hls_linear_combination/hls_linear_combination.cpp:14]   --->   Operation 72 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.18ns)   --->   "%select_ln12 = select i1 %icmp_ln14, i6 0, i6 %j" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 73 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %select_ln12" [hls_linear_combination/hls_linear_combination.cpp:12]   --->   Operation 74 'zext' 'j_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i16 %zext_ln15_1, i16 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 75 'mul' 'mul_ln15' <Predicate = (!icmp_ln12)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%accumulators_addr_1 = getelementptr i32 %accumulators, i64 0, i64 %j_cast" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 76 'getelementptr' 'accumulators_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%accumulators_load_1 = load i6 %accumulators_addr_1" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 77 'load' 'accumulators_load_1' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %select_ln12, i6 1" [hls_linear_combination/hls_linear_combination.cpp:14]   --->   Operation 78 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i16 %zext_ln15_1, i16 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 79 'mul' 'mul_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%zext_ln15_2 = zext i16 %mul_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 80 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%accumulators_load_1 = load i6 %accumulators_addr_1" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 81 'load' 'accumulators_load_1' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i32 %accumulators_load_1, i32 %zext_ln15_2" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 82 'add' 'add_ln15' <Predicate = (!icmp_ln12)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_LC1_LOOP_LC12_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [hls_linear_combination/hls_linear_combination.cpp:14]   --->   Operation 85 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i32 %accumulators_load_1, i32 %zext_ln15_2" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 86 'add' 'add_ln15' <Predicate = (!icmp_ln12)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15, i6 %accumulators_addr_1" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 87 'store' 'store_ln15' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln19 = br void %._crit_edge.loopexit" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 89 'br' 'br_ln19' <Predicate = true> <Delay = 1.58>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln19, void %.split, i6 0, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 90 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln19 = add i6 %i, i6 1" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 91 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %i" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 92 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.42ns)   --->   "%icmp_ln19 = icmp_eq  i6 %i, i6 60" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 93 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split, void" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 95 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%accumulators_addr = getelementptr i32 %accumulators, i64 0, i64 %zext_ln19" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 96 'getelementptr' 'accumulators_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%accumulators_load = load i6 %accumulators_addr" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 97 'load' 'accumulators_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 98 'ret' 'ret_ln36' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%accumulators_load = load i6 %accumulators_addr" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 99 'load' 'accumulators_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 9 <SV = 5> <Delay = 4.13>
ST_9 : Operation 100 [36/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 100 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.13>
ST_10 : Operation 101 [35/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 101 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.13>
ST_11 : Operation 102 [34/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 102 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.13>
ST_12 : Operation 103 [33/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 103 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.13>
ST_13 : Operation 104 [32/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 104 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.13>
ST_14 : Operation 105 [31/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 105 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.13>
ST_15 : Operation 106 [30/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 106 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.13>
ST_16 : Operation 107 [29/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 107 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.13>
ST_17 : Operation 108 [28/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 108 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.13>
ST_18 : Operation 109 [27/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 109 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.13>
ST_19 : Operation 110 [26/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 110 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.13>
ST_20 : Operation 111 [25/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 111 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.13>
ST_21 : Operation 112 [24/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 112 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.13>
ST_22 : Operation 113 [23/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 113 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.13>
ST_23 : Operation 114 [22/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 114 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.13>
ST_24 : Operation 115 [21/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 115 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.13>
ST_25 : Operation 116 [20/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 116 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.13>
ST_26 : Operation 117 [19/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 117 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.13>
ST_27 : Operation 118 [18/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 118 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.13>
ST_28 : Operation 119 [17/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 119 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.13>
ST_29 : Operation 120 [16/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 120 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.13>
ST_30 : Operation 121 [15/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 121 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.13>
ST_31 : Operation 122 [14/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 122 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.13>
ST_32 : Operation 123 [13/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 123 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.13>
ST_33 : Operation 124 [12/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 124 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.13>
ST_34 : Operation 125 [11/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 125 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.13>
ST_35 : Operation 126 [10/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 126 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.13>
ST_36 : Operation 127 [9/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 127 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.13>
ST_37 : Operation 128 [8/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 128 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.13>
ST_38 : Operation 129 [7/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 129 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.13>
ST_39 : Operation 130 [6/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 130 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.13>
ST_40 : Operation 131 [5/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 131 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.13>
ST_41 : Operation 132 [4/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 132 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.13>
ST_42 : Operation 133 [3/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 133 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.13>
ST_43 : Operation 134 [2/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 134 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.13>
ST_44 : Operation 135 [1/36] (4.13ns)   --->   "%urem_ln28 = urem i32 %accumulators_load, i32 31" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 135 'urem' 'urem_ln28' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i8 %urem_ln28" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 136 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.volatile.i8P0A, i8 %out_r, i8 %trunc_ln28" [hls_linear_combination/hls_linear_combination.cpp:28]   --->   Operation 137 'write' 'write_ln28' <Predicate = true> <Delay = 0.00>

State 45 <SV = 41> <Delay = 0.00>
ST_45 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_linear_combination/hls_linear_combination.cpp:19]   --->   Operation 138 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 139 [1/1] (0.00ns)   --->   "%empty_6 = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %out_r" [hls_linear_combination/hls_linear_combination.cpp:29]   --->   Operation 139 'read' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	wire read on port 'len' (hls_linear_combination/hls_linear_combination.cpp:6) [16]  (0 ns)
	'sub' operation ('bound', hls_linear_combination/hls_linear_combination.cpp:6) [20]  (2.8 ns)

 <State 2>: 2.8ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', hls_linear_combination/hls_linear_combination.cpp:12) with incoming values : ('add_ln12', hls_linear_combination/hls_linear_combination.cpp:12) [23]  (0 ns)
	'add' operation ('add_ln12', hls_linear_combination/hls_linear_combination.cpp:12) [25]  (2.8 ns)

 <State 3>: 5.87ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln14', hls_linear_combination/hls_linear_combination.cpp:14) [31]  (1.43 ns)
	'select' operation ('select_ln12', hls_linear_combination/hls_linear_combination.cpp:12) [32]  (1.19 ns)
	'getelementptr' operation ('accumulators_addr_1', hls_linear_combination/hls_linear_combination.cpp:15) [42]  (0 ns)
	'load' operation ('accumulators_load_1', hls_linear_combination/hls_linear_combination.cpp:15) on array 'accumulators' [43]  (3.25 ns)

 <State 4>: 5.35ns
The critical path consists of the following:
	'load' operation ('accumulators_load_1', hls_linear_combination/hls_linear_combination.cpp:15) on array 'accumulators' [43]  (3.25 ns)
	'add' operation of DSP[44] ('add_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [44]  (2.1 ns)

 <State 5>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[44] ('add_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [44]  (2.1 ns)
	'store' operation ('store_ln15', hls_linear_combination/hls_linear_combination.cpp:15) of variable 'add_ln15', hls_linear_combination/hls_linear_combination.cpp:15 on array 'accumulators' [45]  (3.25 ns)

 <State 6>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:19) with incoming values : ('add_ln19', hls_linear_combination/hls_linear_combination.cpp:19) [51]  (1.59 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:19) with incoming values : ('add_ln19', hls_linear_combination/hls_linear_combination.cpp:19) [51]  (0 ns)
	'getelementptr' operation ('accumulators_addr', hls_linear_combination/hls_linear_combination.cpp:28) [59]  (0 ns)
	'load' operation ('accumulators_load', hls_linear_combination/hls_linear_combination.cpp:28) on array 'accumulators' [60]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('accumulators_load', hls_linear_combination/hls_linear_combination.cpp:28) on array 'accumulators' [60]  (3.25 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', hls_linear_combination/hls_linear_combination.cpp:28) [61]  (4.13 ns)

 <State 45>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
