{
  "module_name": "rt5665.c",
  "hash_id": "2b55ef73abf6f09aea9d4f537474a820758d6cf8ac63ca8cf5acc0c8e7d180af",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5665.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/i2c.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <linux/acpi.h>\n#include <linux/gpio/consumer.h>\n#include <linux/regulator/consumer.h>\n#include <linux/mutex.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/jack.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n#include <sound/rt5665.h>\n\n#include \"rl6231.h\"\n#include \"rt5665.h\"\n\n#define RT5665_NUM_SUPPLIES 3\n\nstatic const char *rt5665_supply_names[RT5665_NUM_SUPPLIES] = {\n\t\"AVDD\",\n\t\"MICVDD\",\n\t\"VBAT\",\n};\n\nstruct rt5665_priv {\n\tstruct snd_soc_component *component;\n\tstruct rt5665_platform_data pdata;\n\tstruct regmap *regmap;\n\tstruct gpio_desc *gpiod_ldo1_en;\n\tstruct gpio_desc *gpiod_reset;\n\tstruct snd_soc_jack *hs_jack;\n\tstruct regulator_bulk_data supplies[RT5665_NUM_SUPPLIES];\n\tstruct delayed_work jack_detect_work;\n\tstruct delayed_work calibrate_work;\n\tstruct delayed_work jd_check_work;\n\tstruct mutex calibrate_mutex;\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck[RT5665_AIFS];\n\tint bclk[RT5665_AIFS];\n\tint master[RT5665_AIFS];\n\tint id;\n\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\n\tint jack_type;\n\tint irq_work_delay_time;\n\tunsigned int sar_adc_value;\n\tbool calibration_done;\n};\n\nstatic const struct reg_default rt5665_reg[] = {\n\t{0x0000, 0x0000},\n\t{0x0001, 0xc8c8},\n\t{0x0002, 0x8080},\n\t{0x0003, 0x8000},\n\t{0x0004, 0xc80a},\n\t{0x0005, 0x0000},\n\t{0x0006, 0x0000},\n\t{0x0007, 0x0000},\n\t{0x000a, 0x0000},\n\t{0x000b, 0x0000},\n\t{0x000c, 0x0000},\n\t{0x000d, 0x0000},\n\t{0x000f, 0x0808},\n\t{0x0010, 0x4040},\n\t{0x0011, 0x0000},\n\t{0x0012, 0x1404},\n\t{0x0013, 0x1000},\n\t{0x0014, 0xa00a},\n\t{0x0015, 0x0404},\n\t{0x0016, 0x0404},\n\t{0x0017, 0x0011},\n\t{0x0018, 0xafaf},\n\t{0x0019, 0xafaf},\n\t{0x001a, 0xafaf},\n\t{0x001b, 0x0011},\n\t{0x001c, 0x2f2f},\n\t{0x001d, 0x2f2f},\n\t{0x001e, 0x2f2f},\n\t{0x001f, 0x0000},\n\t{0x0020, 0x0000},\n\t{0x0021, 0x0000},\n\t{0x0022, 0x5757},\n\t{0x0023, 0x0039},\n\t{0x0026, 0xc0c0},\n\t{0x0027, 0xc0c0},\n\t{0x0028, 0xc0c0},\n\t{0x0029, 0x8080},\n\t{0x002a, 0xaaaa},\n\t{0x002b, 0xaaaa},\n\t{0x002c, 0xaba8},\n\t{0x002d, 0x0000},\n\t{0x002e, 0x0000},\n\t{0x002f, 0x0000},\n\t{0x0030, 0x0000},\n\t{0x0031, 0x5000},\n\t{0x0032, 0x0000},\n\t{0x0033, 0x0000},\n\t{0x0034, 0x0000},\n\t{0x0035, 0x0000},\n\t{0x003a, 0x0000},\n\t{0x003b, 0x0000},\n\t{0x003c, 0x00ff},\n\t{0x003d, 0x0000},\n\t{0x003e, 0x00ff},\n\t{0x003f, 0x0000},\n\t{0x0040, 0x0000},\n\t{0x0041, 0x00ff},\n\t{0x0042, 0x0000},\n\t{0x0043, 0x00ff},\n\t{0x0044, 0x0c0c},\n\t{0x0049, 0xc00b},\n\t{0x004a, 0x0000},\n\t{0x004b, 0x031f},\n\t{0x004d, 0x0000},\n\t{0x004e, 0x001f},\n\t{0x004f, 0x0000},\n\t{0x0050, 0x001f},\n\t{0x0052, 0xf000},\n\t{0x0061, 0x0000},\n\t{0x0062, 0x0000},\n\t{0x0063, 0x003e},\n\t{0x0064, 0x0000},\n\t{0x0065, 0x0000},\n\t{0x0066, 0x003f},\n\t{0x0067, 0x0000},\n\t{0x006b, 0x0000},\n\t{0x006d, 0xff00},\n\t{0x006e, 0x2808},\n\t{0x006f, 0x000a},\n\t{0x0070, 0x8000},\n\t{0x0071, 0x8000},\n\t{0x0072, 0x8000},\n\t{0x0073, 0x7000},\n\t{0x0074, 0x7770},\n\t{0x0075, 0x0002},\n\t{0x0076, 0x0001},\n\t{0x0078, 0x00f0},\n\t{0x0079, 0x0000},\n\t{0x007a, 0x0000},\n\t{0x007b, 0x0000},\n\t{0x007c, 0x0000},\n\t{0x007d, 0x0123},\n\t{0x007e, 0x4500},\n\t{0x007f, 0x8003},\n\t{0x0080, 0x0000},\n\t{0x0081, 0x0000},\n\t{0x0082, 0x0000},\n\t{0x0083, 0x0000},\n\t{0x0084, 0x0000},\n\t{0x0085, 0x0000},\n\t{0x0086, 0x0008},\n\t{0x0087, 0x0000},\n\t{0x0088, 0x0000},\n\t{0x0089, 0x0000},\n\t{0x008a, 0x0000},\n\t{0x008b, 0x0000},\n\t{0x008c, 0x0003},\n\t{0x008e, 0x0060},\n\t{0x008f, 0x1000},\n\t{0x0091, 0x0c26},\n\t{0x0092, 0x0073},\n\t{0x0093, 0x0000},\n\t{0x0094, 0x0080},\n\t{0x0098, 0x0000},\n\t{0x0099, 0x0000},\n\t{0x009a, 0x0007},\n\t{0x009f, 0x0000},\n\t{0x00a0, 0x0000},\n\t{0x00a1, 0x0002},\n\t{0x00a2, 0x0001},\n\t{0x00a3, 0x0002},\n\t{0x00a4, 0x0001},\n\t{0x00ae, 0x2040},\n\t{0x00af, 0x0000},\n\t{0x00b6, 0x0000},\n\t{0x00b7, 0x0000},\n\t{0x00b8, 0x0000},\n\t{0x00b9, 0x0000},\n\t{0x00ba, 0x0002},\n\t{0x00bb, 0x0000},\n\t{0x00be, 0x0000},\n\t{0x00c0, 0x0000},\n\t{0x00c1, 0x0aaa},\n\t{0x00c2, 0xaa80},\n\t{0x00c3, 0x0003},\n\t{0x00c4, 0x0000},\n\t{0x00d0, 0x0000},\n\t{0x00d1, 0x2244},\n\t{0x00d3, 0x3300},\n\t{0x00d4, 0x2200},\n\t{0x00d9, 0x0809},\n\t{0x00da, 0x0000},\n\t{0x00db, 0x0008},\n\t{0x00dc, 0x00c0},\n\t{0x00dd, 0x6724},\n\t{0x00de, 0x3131},\n\t{0x00df, 0x0008},\n\t{0x00e0, 0x4000},\n\t{0x00e1, 0x3131},\n\t{0x00e2, 0x600c},\n\t{0x00ea, 0xb320},\n\t{0x00eb, 0x0000},\n\t{0x00ec, 0xb300},\n\t{0x00ed, 0x0000},\n\t{0x00ee, 0xb320},\n\t{0x00ef, 0x0000},\n\t{0x00f0, 0x0201},\n\t{0x00f1, 0x0ddd},\n\t{0x00f2, 0x0ddd},\n\t{0x00f6, 0x0000},\n\t{0x00f7, 0x0000},\n\t{0x00f8, 0x0000},\n\t{0x00fa, 0x0000},\n\t{0x00fb, 0x0000},\n\t{0x00fc, 0x0000},\n\t{0x00fd, 0x0000},\n\t{0x00fe, 0x10ec},\n\t{0x00ff, 0x6451},\n\t{0x0100, 0xaaaa},\n\t{0x0101, 0x000a},\n\t{0x010a, 0xaaaa},\n\t{0x010b, 0xa0a0},\n\t{0x010c, 0xaeae},\n\t{0x010d, 0xaaaa},\n\t{0x010e, 0xaaaa},\n\t{0x010f, 0xaaaa},\n\t{0x0110, 0xe002},\n\t{0x0111, 0xa402},\n\t{0x0112, 0xaaaa},\n\t{0x0113, 0x2000},\n\t{0x0117, 0x0f00},\n\t{0x0125, 0x0410},\n\t{0x0132, 0x0000},\n\t{0x0133, 0x0000},\n\t{0x0137, 0x5540},\n\t{0x0138, 0x3700},\n\t{0x0139, 0x79a1},\n\t{0x013a, 0x2020},\n\t{0x013b, 0x2020},\n\t{0x013c, 0x2005},\n\t{0x013f, 0x0000},\n\t{0x0145, 0x0002},\n\t{0x0146, 0x0000},\n\t{0x0147, 0x0000},\n\t{0x0148, 0x0000},\n\t{0x0150, 0x0000},\n\t{0x0160, 0x4eff},\n\t{0x0161, 0x0080},\n\t{0x0162, 0x0200},\n\t{0x0163, 0x0800},\n\t{0x0164, 0x0000},\n\t{0x0165, 0x0000},\n\t{0x0166, 0x0000},\n\t{0x0167, 0x000f},\n\t{0x0170, 0x4e87},\n\t{0x0171, 0x0080},\n\t{0x0172, 0x0200},\n\t{0x0173, 0x0800},\n\t{0x0174, 0x00ff},\n\t{0x0175, 0x0000},\n\t{0x0190, 0x413d},\n\t{0x0191, 0x4139},\n\t{0x0192, 0x4135},\n\t{0x0193, 0x413d},\n\t{0x0194, 0x0000},\n\t{0x0195, 0x0000},\n\t{0x0196, 0x0000},\n\t{0x0197, 0x0000},\n\t{0x0198, 0x0000},\n\t{0x0199, 0x0000},\n\t{0x01a0, 0x1e64},\n\t{0x01a1, 0x06a3},\n\t{0x01a2, 0x0000},\n\t{0x01a3, 0x0000},\n\t{0x01a4, 0x0000},\n\t{0x01a5, 0x0000},\n\t{0x01a6, 0x0000},\n\t{0x01a7, 0x8000},\n\t{0x01a8, 0x0000},\n\t{0x01a9, 0x0000},\n\t{0x01aa, 0x0000},\n\t{0x01ab, 0x0000},\n\t{0x01b5, 0x0000},\n\t{0x01b6, 0x01c3},\n\t{0x01b7, 0x02a0},\n\t{0x01b8, 0x03e9},\n\t{0x01b9, 0x1389},\n\t{0x01ba, 0xc351},\n\t{0x01bb, 0x0009},\n\t{0x01bc, 0x0018},\n\t{0x01bd, 0x002a},\n\t{0x01be, 0x004c},\n\t{0x01bf, 0x0097},\n\t{0x01c0, 0x433d},\n\t{0x01c1, 0x0000},\n\t{0x01c2, 0x0000},\n\t{0x01c3, 0x0000},\n\t{0x01c4, 0x0000},\n\t{0x01c5, 0x0000},\n\t{0x01c6, 0x0000},\n\t{0x01c7, 0x0000},\n\t{0x01c8, 0x40af},\n\t{0x01c9, 0x0702},\n\t{0x01ca, 0x0000},\n\t{0x01cb, 0x0000},\n\t{0x01cc, 0x5757},\n\t{0x01cd, 0x5757},\n\t{0x01ce, 0x5757},\n\t{0x01cf, 0x5757},\n\t{0x01d0, 0x5757},\n\t{0x01d1, 0x5757},\n\t{0x01d2, 0x5757},\n\t{0x01d3, 0x5757},\n\t{0x01d4, 0x5757},\n\t{0x01d5, 0x5757},\n\t{0x01d6, 0x003c},\n\t{0x01da, 0x0000},\n\t{0x01db, 0x0000},\n\t{0x01dc, 0x0000},\n\t{0x01de, 0x7c00},\n\t{0x01df, 0x0320},\n\t{0x01e0, 0x06a1},\n\t{0x01e1, 0x0000},\n\t{0x01e2, 0x0000},\n\t{0x01e3, 0x0000},\n\t{0x01e4, 0x0000},\n\t{0x01e6, 0x0001},\n\t{0x01e7, 0x0000},\n\t{0x01e8, 0x0000},\n\t{0x01ea, 0xbf3f},\n\t{0x01eb, 0x0000},\n\t{0x01ec, 0x0000},\n\t{0x01ed, 0x0000},\n\t{0x01ee, 0x0000},\n\t{0x01ef, 0x0000},\n\t{0x01f0, 0x0000},\n\t{0x01f1, 0x0000},\n\t{0x01f2, 0x0000},\n\t{0x01f3, 0x0000},\n\t{0x01f4, 0x0000},\n\t{0x0200, 0x0000},\n\t{0x0201, 0x0000},\n\t{0x0202, 0x0000},\n\t{0x0203, 0x0000},\n\t{0x0204, 0x0000},\n\t{0x0205, 0x0000},\n\t{0x0206, 0x0000},\n\t{0x0207, 0x0000},\n\t{0x0208, 0x0000},\n\t{0x0210, 0x60b1},\n\t{0x0211, 0xa005},\n\t{0x0212, 0x024c},\n\t{0x0213, 0xf7ff},\n\t{0x0214, 0x024c},\n\t{0x0215, 0x0102},\n\t{0x0216, 0x00a3},\n\t{0x0217, 0x0048},\n\t{0x0218, 0xa2c0},\n\t{0x0219, 0x0400},\n\t{0x021a, 0x00c8},\n\t{0x021b, 0x00c0},\n\t{0x02ff, 0x0110},\n\t{0x0300, 0x001f},\n\t{0x0301, 0x032c},\n\t{0x0302, 0x5f21},\n\t{0x0303, 0x4000},\n\t{0x0304, 0x4000},\n\t{0x0305, 0x06d5},\n\t{0x0306, 0x8000},\n\t{0x0307, 0x0700},\n\t{0x0310, 0x4560},\n\t{0x0311, 0xa4a8},\n\t{0x0312, 0x7418},\n\t{0x0313, 0x0000},\n\t{0x0314, 0x0006},\n\t{0x0315, 0xffff},\n\t{0x0316, 0xc400},\n\t{0x0317, 0x0000},\n\t{0x0330, 0x00a6},\n\t{0x0331, 0x04c3},\n\t{0x0332, 0x27c8},\n\t{0x0333, 0xbf50},\n\t{0x0334, 0x0045},\n\t{0x0335, 0x0007},\n\t{0x0336, 0x7418},\n\t{0x0337, 0x0501},\n\t{0x0338, 0x0000},\n\t{0x0339, 0x0010},\n\t{0x033a, 0x1010},\n\t{0x03c0, 0x7e00},\n\t{0x03c1, 0x8000},\n\t{0x03c2, 0x8000},\n\t{0x03c3, 0x8000},\n\t{0x03c4, 0x8000},\n\t{0x03c5, 0x8000},\n\t{0x03c6, 0x8000},\n\t{0x03c7, 0x8000},\n\t{0x03c8, 0x8000},\n\t{0x03c9, 0x8000},\n\t{0x03ca, 0x8000},\n\t{0x03cb, 0x8000},\n\t{0x03cc, 0x8000},\n\t{0x03d0, 0x0000},\n\t{0x03d1, 0x0000},\n\t{0x03d2, 0x0000},\n\t{0x03d3, 0x0000},\n\t{0x03d4, 0x2000},\n\t{0x03d5, 0x2000},\n\t{0x03d6, 0x0000},\n\t{0x03d7, 0x0000},\n\t{0x03d8, 0x2000},\n\t{0x03d9, 0x2000},\n\t{0x03da, 0x2000},\n\t{0x03db, 0x2000},\n\t{0x03dc, 0x0000},\n\t{0x03dd, 0x0000},\n\t{0x03de, 0x0000},\n\t{0x03df, 0x2000},\n\t{0x03e0, 0x0000},\n\t{0x03e1, 0x0000},\n\t{0x03e2, 0x0000},\n\t{0x03e3, 0x0000},\n\t{0x03e4, 0x0000},\n\t{0x03e5, 0x0000},\n\t{0x03e6, 0x0000},\n\t{0x03e7, 0x0000},\n\t{0x03e8, 0x0000},\n\t{0x03e9, 0x0000},\n\t{0x03ea, 0x0000},\n\t{0x03eb, 0x0000},\n\t{0x03ec, 0x0000},\n\t{0x03ed, 0x0000},\n\t{0x03ee, 0x0000},\n\t{0x03ef, 0x0000},\n\t{0x03f0, 0x0800},\n\t{0x03f1, 0x0800},\n\t{0x03f2, 0x0800},\n\t{0x03f3, 0x0800},\n};\n\nstatic bool rt5665_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5665_RESET:\n\tcase RT5665_EJD_CTRL_2:\n\tcase RT5665_GPIO_STA:\n\tcase RT5665_INT_ST_1:\n\tcase RT5665_IL_CMD_1:\n\tcase RT5665_4BTN_IL_CMD_1:\n\tcase RT5665_PSV_IL_CMD_1:\n\tcase RT5665_AJD1_CTRL:\n\tcase RT5665_JD_CTRL_3:\n\tcase RT5665_STO_NG2_CTRL_1:\n\tcase RT5665_SAR_IL_CMD_4:\n\tcase RT5665_DEVICE_ID:\n\tcase RT5665_STO1_DAC_SIL_DET ... RT5665_STO2_DAC_SIL_DET:\n\tcase RT5665_MONO_AMP_CALIB_STA1 ... RT5665_MONO_AMP_CALIB_STA6:\n\tcase RT5665_HP_IMP_SENS_CTRL_12 ... RT5665_HP_IMP_SENS_CTRL_15:\n\tcase RT5665_HP_CALIB_STA_1 ... RT5665_HP_CALIB_STA_11:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5665_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5665_RESET:\n\tcase RT5665_VENDOR_ID:\n\tcase RT5665_VENDOR_ID_1:\n\tcase RT5665_DEVICE_ID:\n\tcase RT5665_LOUT:\n\tcase RT5665_HP_CTRL_1:\n\tcase RT5665_HP_CTRL_2:\n\tcase RT5665_MONO_OUT:\n\tcase RT5665_HPL_GAIN:\n\tcase RT5665_HPR_GAIN:\n\tcase RT5665_MONO_GAIN:\n\tcase RT5665_CAL_BST_CTRL:\n\tcase RT5665_CBJ_BST_CTRL:\n\tcase RT5665_IN1_IN2:\n\tcase RT5665_IN3_IN4:\n\tcase RT5665_INL1_INR1_VOL:\n\tcase RT5665_EJD_CTRL_1:\n\tcase RT5665_EJD_CTRL_2:\n\tcase RT5665_EJD_CTRL_3:\n\tcase RT5665_EJD_CTRL_4:\n\tcase RT5665_EJD_CTRL_5:\n\tcase RT5665_EJD_CTRL_6:\n\tcase RT5665_EJD_CTRL_7:\n\tcase RT5665_DAC2_CTRL:\n\tcase RT5665_DAC2_DIG_VOL:\n\tcase RT5665_DAC1_DIG_VOL:\n\tcase RT5665_DAC3_DIG_VOL:\n\tcase RT5665_DAC3_CTRL:\n\tcase RT5665_STO1_ADC_DIG_VOL:\n\tcase RT5665_MONO_ADC_DIG_VOL:\n\tcase RT5665_STO2_ADC_DIG_VOL:\n\tcase RT5665_STO1_ADC_BOOST:\n\tcase RT5665_MONO_ADC_BOOST:\n\tcase RT5665_STO2_ADC_BOOST:\n\tcase RT5665_HP_IMP_GAIN_1:\n\tcase RT5665_HP_IMP_GAIN_2:\n\tcase RT5665_STO1_ADC_MIXER:\n\tcase RT5665_MONO_ADC_MIXER:\n\tcase RT5665_STO2_ADC_MIXER:\n\tcase RT5665_AD_DA_MIXER:\n\tcase RT5665_STO1_DAC_MIXER:\n\tcase RT5665_MONO_DAC_MIXER:\n\tcase RT5665_STO2_DAC_MIXER:\n\tcase RT5665_A_DAC1_MUX:\n\tcase RT5665_A_DAC2_MUX:\n\tcase RT5665_DIG_INF2_DATA:\n\tcase RT5665_DIG_INF3_DATA:\n\tcase RT5665_PDM_OUT_CTRL:\n\tcase RT5665_PDM_DATA_CTRL_1:\n\tcase RT5665_PDM_DATA_CTRL_2:\n\tcase RT5665_PDM_DATA_CTRL_3:\n\tcase RT5665_PDM_DATA_CTRL_4:\n\tcase RT5665_REC1_GAIN:\n\tcase RT5665_REC1_L1_MIXER:\n\tcase RT5665_REC1_L2_MIXER:\n\tcase RT5665_REC1_R1_MIXER:\n\tcase RT5665_REC1_R2_MIXER:\n\tcase RT5665_REC2_GAIN:\n\tcase RT5665_REC2_L1_MIXER:\n\tcase RT5665_REC2_L2_MIXER:\n\tcase RT5665_REC2_R1_MIXER:\n\tcase RT5665_REC2_R2_MIXER:\n\tcase RT5665_CAL_REC:\n\tcase RT5665_ALC_BACK_GAIN:\n\tcase RT5665_MONOMIX_GAIN:\n\tcase RT5665_MONOMIX_IN_GAIN:\n\tcase RT5665_OUT_L_GAIN:\n\tcase RT5665_OUT_L_MIXER:\n\tcase RT5665_OUT_R_GAIN:\n\tcase RT5665_OUT_R_MIXER:\n\tcase RT5665_LOUT_MIXER:\n\tcase RT5665_PWR_DIG_1:\n\tcase RT5665_PWR_DIG_2:\n\tcase RT5665_PWR_ANLG_1:\n\tcase RT5665_PWR_ANLG_2:\n\tcase RT5665_PWR_ANLG_3:\n\tcase RT5665_PWR_MIXER:\n\tcase RT5665_PWR_VOL:\n\tcase RT5665_CLK_DET:\n\tcase RT5665_HPF_CTRL1:\n\tcase RT5665_DMIC_CTRL_1:\n\tcase RT5665_DMIC_CTRL_2:\n\tcase RT5665_I2S1_SDP:\n\tcase RT5665_I2S2_SDP:\n\tcase RT5665_I2S3_SDP:\n\tcase RT5665_ADDA_CLK_1:\n\tcase RT5665_ADDA_CLK_2:\n\tcase RT5665_I2S1_F_DIV_CTRL_1:\n\tcase RT5665_I2S1_F_DIV_CTRL_2:\n\tcase RT5665_TDM_CTRL_1:\n\tcase RT5665_TDM_CTRL_2:\n\tcase RT5665_TDM_CTRL_3:\n\tcase RT5665_TDM_CTRL_4:\n\tcase RT5665_TDM_CTRL_5:\n\tcase RT5665_TDM_CTRL_6:\n\tcase RT5665_TDM_CTRL_7:\n\tcase RT5665_TDM_CTRL_8:\n\tcase RT5665_GLB_CLK:\n\tcase RT5665_PLL_CTRL_1:\n\tcase RT5665_PLL_CTRL_2:\n\tcase RT5665_ASRC_1:\n\tcase RT5665_ASRC_2:\n\tcase RT5665_ASRC_3:\n\tcase RT5665_ASRC_4:\n\tcase RT5665_ASRC_5:\n\tcase RT5665_ASRC_6:\n\tcase RT5665_ASRC_7:\n\tcase RT5665_ASRC_8:\n\tcase RT5665_ASRC_9:\n\tcase RT5665_ASRC_10:\n\tcase RT5665_DEPOP_1:\n\tcase RT5665_DEPOP_2:\n\tcase RT5665_HP_CHARGE_PUMP_1:\n\tcase RT5665_HP_CHARGE_PUMP_2:\n\tcase RT5665_MICBIAS_1:\n\tcase RT5665_MICBIAS_2:\n\tcase RT5665_ASRC_12:\n\tcase RT5665_ASRC_13:\n\tcase RT5665_ASRC_14:\n\tcase RT5665_RC_CLK_CTRL:\n\tcase RT5665_I2S_M_CLK_CTRL_1:\n\tcase RT5665_I2S2_F_DIV_CTRL_1:\n\tcase RT5665_I2S2_F_DIV_CTRL_2:\n\tcase RT5665_I2S3_F_DIV_CTRL_1:\n\tcase RT5665_I2S3_F_DIV_CTRL_2:\n\tcase RT5665_EQ_CTRL_1:\n\tcase RT5665_EQ_CTRL_2:\n\tcase RT5665_IRQ_CTRL_1:\n\tcase RT5665_IRQ_CTRL_2:\n\tcase RT5665_IRQ_CTRL_3:\n\tcase RT5665_IRQ_CTRL_4:\n\tcase RT5665_IRQ_CTRL_5:\n\tcase RT5665_IRQ_CTRL_6:\n\tcase RT5665_INT_ST_1:\n\tcase RT5665_GPIO_CTRL_1:\n\tcase RT5665_GPIO_CTRL_2:\n\tcase RT5665_GPIO_CTRL_3:\n\tcase RT5665_GPIO_CTRL_4:\n\tcase RT5665_GPIO_STA:\n\tcase RT5665_HP_AMP_DET_CTRL_1:\n\tcase RT5665_HP_AMP_DET_CTRL_2:\n\tcase RT5665_MID_HP_AMP_DET:\n\tcase RT5665_LOW_HP_AMP_DET:\n\tcase RT5665_SV_ZCD_1:\n\tcase RT5665_SV_ZCD_2:\n\tcase RT5665_IL_CMD_1:\n\tcase RT5665_IL_CMD_2:\n\tcase RT5665_IL_CMD_3:\n\tcase RT5665_IL_CMD_4:\n\tcase RT5665_4BTN_IL_CMD_1:\n\tcase RT5665_4BTN_IL_CMD_2:\n\tcase RT5665_4BTN_IL_CMD_3:\n\tcase RT5665_PSV_IL_CMD_1:\n\tcase RT5665_ADC_STO1_HP_CTRL_1:\n\tcase RT5665_ADC_STO1_HP_CTRL_2:\n\tcase RT5665_ADC_MONO_HP_CTRL_1:\n\tcase RT5665_ADC_MONO_HP_CTRL_2:\n\tcase RT5665_ADC_STO2_HP_CTRL_1:\n\tcase RT5665_ADC_STO2_HP_CTRL_2:\n\tcase RT5665_AJD1_CTRL:\n\tcase RT5665_JD1_THD:\n\tcase RT5665_JD2_THD:\n\tcase RT5665_JD_CTRL_1:\n\tcase RT5665_JD_CTRL_2:\n\tcase RT5665_JD_CTRL_3:\n\tcase RT5665_DIG_MISC:\n\tcase RT5665_DUMMY_2:\n\tcase RT5665_DUMMY_3:\n\tcase RT5665_DAC_ADC_DIG_VOL1:\n\tcase RT5665_DAC_ADC_DIG_VOL2:\n\tcase RT5665_BIAS_CUR_CTRL_1:\n\tcase RT5665_BIAS_CUR_CTRL_2:\n\tcase RT5665_BIAS_CUR_CTRL_3:\n\tcase RT5665_BIAS_CUR_CTRL_4:\n\tcase RT5665_BIAS_CUR_CTRL_5:\n\tcase RT5665_BIAS_CUR_CTRL_6:\n\tcase RT5665_BIAS_CUR_CTRL_7:\n\tcase RT5665_BIAS_CUR_CTRL_8:\n\tcase RT5665_BIAS_CUR_CTRL_9:\n\tcase RT5665_BIAS_CUR_CTRL_10:\n\tcase RT5665_VREF_REC_OP_FB_CAP_CTRL:\n\tcase RT5665_CHARGE_PUMP_1:\n\tcase RT5665_DIG_IN_CTRL_1:\n\tcase RT5665_DIG_IN_CTRL_2:\n\tcase RT5665_PAD_DRIVING_CTRL:\n\tcase RT5665_SOFT_RAMP_DEPOP:\n\tcase RT5665_PLL:\n\tcase RT5665_CHOP_DAC:\n\tcase RT5665_CHOP_ADC:\n\tcase RT5665_CALIB_ADC_CTRL:\n\tcase RT5665_VOL_TEST:\n\tcase RT5665_TEST_MODE_CTRL_1:\n\tcase RT5665_TEST_MODE_CTRL_2:\n\tcase RT5665_TEST_MODE_CTRL_3:\n\tcase RT5665_TEST_MODE_CTRL_4:\n\tcase RT5665_BASSBACK_CTRL:\n\tcase RT5665_STO_NG2_CTRL_1:\n\tcase RT5665_STO_NG2_CTRL_2:\n\tcase RT5665_STO_NG2_CTRL_3:\n\tcase RT5665_STO_NG2_CTRL_4:\n\tcase RT5665_STO_NG2_CTRL_5:\n\tcase RT5665_STO_NG2_CTRL_6:\n\tcase RT5665_STO_NG2_CTRL_7:\n\tcase RT5665_STO_NG2_CTRL_8:\n\tcase RT5665_MONO_NG2_CTRL_1:\n\tcase RT5665_MONO_NG2_CTRL_2:\n\tcase RT5665_MONO_NG2_CTRL_3:\n\tcase RT5665_MONO_NG2_CTRL_4:\n\tcase RT5665_MONO_NG2_CTRL_5:\n\tcase RT5665_MONO_NG2_CTRL_6:\n\tcase RT5665_STO1_DAC_SIL_DET:\n\tcase RT5665_MONOL_DAC_SIL_DET:\n\tcase RT5665_MONOR_DAC_SIL_DET:\n\tcase RT5665_STO2_DAC_SIL_DET:\n\tcase RT5665_SIL_PSV_CTRL1:\n\tcase RT5665_SIL_PSV_CTRL2:\n\tcase RT5665_SIL_PSV_CTRL3:\n\tcase RT5665_SIL_PSV_CTRL4:\n\tcase RT5665_SIL_PSV_CTRL5:\n\tcase RT5665_SIL_PSV_CTRL6:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_1:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_2:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_3:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_4:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_5:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_6:\n\tcase RT5665_MONO_AMP_CALIB_CTRL_7:\n\tcase RT5665_MONO_AMP_CALIB_STA1:\n\tcase RT5665_MONO_AMP_CALIB_STA2:\n\tcase RT5665_MONO_AMP_CALIB_STA3:\n\tcase RT5665_MONO_AMP_CALIB_STA4:\n\tcase RT5665_MONO_AMP_CALIB_STA6:\n\tcase RT5665_HP_IMP_SENS_CTRL_01:\n\tcase RT5665_HP_IMP_SENS_CTRL_02:\n\tcase RT5665_HP_IMP_SENS_CTRL_03:\n\tcase RT5665_HP_IMP_SENS_CTRL_04:\n\tcase RT5665_HP_IMP_SENS_CTRL_05:\n\tcase RT5665_HP_IMP_SENS_CTRL_06:\n\tcase RT5665_HP_IMP_SENS_CTRL_07:\n\tcase RT5665_HP_IMP_SENS_CTRL_08:\n\tcase RT5665_HP_IMP_SENS_CTRL_09:\n\tcase RT5665_HP_IMP_SENS_CTRL_10:\n\tcase RT5665_HP_IMP_SENS_CTRL_11:\n\tcase RT5665_HP_IMP_SENS_CTRL_12:\n\tcase RT5665_HP_IMP_SENS_CTRL_13:\n\tcase RT5665_HP_IMP_SENS_CTRL_14:\n\tcase RT5665_HP_IMP_SENS_CTRL_15:\n\tcase RT5665_HP_IMP_SENS_CTRL_16:\n\tcase RT5665_HP_IMP_SENS_CTRL_17:\n\tcase RT5665_HP_IMP_SENS_CTRL_18:\n\tcase RT5665_HP_IMP_SENS_CTRL_19:\n\tcase RT5665_HP_IMP_SENS_CTRL_20:\n\tcase RT5665_HP_IMP_SENS_CTRL_21:\n\tcase RT5665_HP_IMP_SENS_CTRL_22:\n\tcase RT5665_HP_IMP_SENS_CTRL_23:\n\tcase RT5665_HP_IMP_SENS_CTRL_24:\n\tcase RT5665_HP_IMP_SENS_CTRL_25:\n\tcase RT5665_HP_IMP_SENS_CTRL_26:\n\tcase RT5665_HP_IMP_SENS_CTRL_27:\n\tcase RT5665_HP_IMP_SENS_CTRL_28:\n\tcase RT5665_HP_IMP_SENS_CTRL_29:\n\tcase RT5665_HP_IMP_SENS_CTRL_30:\n\tcase RT5665_HP_IMP_SENS_CTRL_31:\n\tcase RT5665_HP_IMP_SENS_CTRL_32:\n\tcase RT5665_HP_IMP_SENS_CTRL_33:\n\tcase RT5665_HP_IMP_SENS_CTRL_34:\n\tcase RT5665_HP_LOGIC_CTRL_1:\n\tcase RT5665_HP_LOGIC_CTRL_2:\n\tcase RT5665_HP_LOGIC_CTRL_3:\n\tcase RT5665_HP_CALIB_CTRL_1:\n\tcase RT5665_HP_CALIB_CTRL_2:\n\tcase RT5665_HP_CALIB_CTRL_3:\n\tcase RT5665_HP_CALIB_CTRL_4:\n\tcase RT5665_HP_CALIB_CTRL_5:\n\tcase RT5665_HP_CALIB_CTRL_6:\n\tcase RT5665_HP_CALIB_CTRL_7:\n\tcase RT5665_HP_CALIB_CTRL_9:\n\tcase RT5665_HP_CALIB_CTRL_10:\n\tcase RT5665_HP_CALIB_CTRL_11:\n\tcase RT5665_HP_CALIB_STA_1:\n\tcase RT5665_HP_CALIB_STA_2:\n\tcase RT5665_HP_CALIB_STA_3:\n\tcase RT5665_HP_CALIB_STA_4:\n\tcase RT5665_HP_CALIB_STA_5:\n\tcase RT5665_HP_CALIB_STA_6:\n\tcase RT5665_HP_CALIB_STA_7:\n\tcase RT5665_HP_CALIB_STA_8:\n\tcase RT5665_HP_CALIB_STA_9:\n\tcase RT5665_HP_CALIB_STA_10:\n\tcase RT5665_HP_CALIB_STA_11:\n\tcase RT5665_PGM_TAB_CTRL1:\n\tcase RT5665_PGM_TAB_CTRL2:\n\tcase RT5665_PGM_TAB_CTRL3:\n\tcase RT5665_PGM_TAB_CTRL4:\n\tcase RT5665_PGM_TAB_CTRL5:\n\tcase RT5665_PGM_TAB_CTRL6:\n\tcase RT5665_PGM_TAB_CTRL7:\n\tcase RT5665_PGM_TAB_CTRL8:\n\tcase RT5665_PGM_TAB_CTRL9:\n\tcase RT5665_SAR_IL_CMD_1:\n\tcase RT5665_SAR_IL_CMD_2:\n\tcase RT5665_SAR_IL_CMD_3:\n\tcase RT5665_SAR_IL_CMD_4:\n\tcase RT5665_SAR_IL_CMD_5:\n\tcase RT5665_SAR_IL_CMD_6:\n\tcase RT5665_SAR_IL_CMD_7:\n\tcase RT5665_SAR_IL_CMD_8:\n\tcase RT5665_SAR_IL_CMD_9:\n\tcase RT5665_SAR_IL_CMD_10:\n\tcase RT5665_SAR_IL_CMD_11:\n\tcase RT5665_SAR_IL_CMD_12:\n\tcase RT5665_DRC1_CTRL_0:\n\tcase RT5665_DRC1_CTRL_1:\n\tcase RT5665_DRC1_CTRL_2:\n\tcase RT5665_DRC1_CTRL_3:\n\tcase RT5665_DRC1_CTRL_4:\n\tcase RT5665_DRC1_CTRL_5:\n\tcase RT5665_DRC1_CTRL_6:\n\tcase RT5665_DRC1_HARD_LMT_CTRL_1:\n\tcase RT5665_DRC1_HARD_LMT_CTRL_2:\n\tcase RT5665_DRC1_PRIV_1:\n\tcase RT5665_DRC1_PRIV_2:\n\tcase RT5665_DRC1_PRIV_3:\n\tcase RT5665_DRC1_PRIV_4:\n\tcase RT5665_DRC1_PRIV_5:\n\tcase RT5665_DRC1_PRIV_6:\n\tcase RT5665_DRC1_PRIV_7:\n\tcase RT5665_DRC1_PRIV_8:\n\tcase RT5665_ALC_PGA_CTRL_1:\n\tcase RT5665_ALC_PGA_CTRL_2:\n\tcase RT5665_ALC_PGA_CTRL_3:\n\tcase RT5665_ALC_PGA_CTRL_4:\n\tcase RT5665_ALC_PGA_CTRL_5:\n\tcase RT5665_ALC_PGA_CTRL_6:\n\tcase RT5665_ALC_PGA_CTRL_7:\n\tcase RT5665_ALC_PGA_CTRL_8:\n\tcase RT5665_ALC_PGA_STA_1:\n\tcase RT5665_ALC_PGA_STA_2:\n\tcase RT5665_ALC_PGA_STA_3:\n\tcase RT5665_EQ_AUTO_RCV_CTRL1:\n\tcase RT5665_EQ_AUTO_RCV_CTRL2:\n\tcase RT5665_EQ_AUTO_RCV_CTRL3:\n\tcase RT5665_EQ_AUTO_RCV_CTRL4:\n\tcase RT5665_EQ_AUTO_RCV_CTRL5:\n\tcase RT5665_EQ_AUTO_RCV_CTRL6:\n\tcase RT5665_EQ_AUTO_RCV_CTRL7:\n\tcase RT5665_EQ_AUTO_RCV_CTRL8:\n\tcase RT5665_EQ_AUTO_RCV_CTRL9:\n\tcase RT5665_EQ_AUTO_RCV_CTRL10:\n\tcase RT5665_EQ_AUTO_RCV_CTRL11:\n\tcase RT5665_EQ_AUTO_RCV_CTRL12:\n\tcase RT5665_EQ_AUTO_RCV_CTRL13:\n\tcase RT5665_ADC_L_EQ_LPF1_A1:\n\tcase RT5665_R_EQ_LPF1_A1:\n\tcase RT5665_L_EQ_LPF1_H0:\n\tcase RT5665_R_EQ_LPF1_H0:\n\tcase RT5665_L_EQ_BPF1_A1:\n\tcase RT5665_R_EQ_BPF1_A1:\n\tcase RT5665_L_EQ_BPF1_A2:\n\tcase RT5665_R_EQ_BPF1_A2:\n\tcase RT5665_L_EQ_BPF1_H0:\n\tcase RT5665_R_EQ_BPF1_H0:\n\tcase RT5665_L_EQ_BPF2_A1:\n\tcase RT5665_R_EQ_BPF2_A1:\n\tcase RT5665_L_EQ_BPF2_A2:\n\tcase RT5665_R_EQ_BPF2_A2:\n\tcase RT5665_L_EQ_BPF2_H0:\n\tcase RT5665_R_EQ_BPF2_H0:\n\tcase RT5665_L_EQ_BPF3_A1:\n\tcase RT5665_R_EQ_BPF3_A1:\n\tcase RT5665_L_EQ_BPF3_A2:\n\tcase RT5665_R_EQ_BPF3_A2:\n\tcase RT5665_L_EQ_BPF3_H0:\n\tcase RT5665_R_EQ_BPF3_H0:\n\tcase RT5665_L_EQ_BPF4_A1:\n\tcase RT5665_R_EQ_BPF4_A1:\n\tcase RT5665_L_EQ_BPF4_A2:\n\tcase RT5665_R_EQ_BPF4_A2:\n\tcase RT5665_L_EQ_BPF4_H0:\n\tcase RT5665_R_EQ_BPF4_H0:\n\tcase RT5665_L_EQ_HPF1_A1:\n\tcase RT5665_R_EQ_HPF1_A1:\n\tcase RT5665_L_EQ_HPF1_H0:\n\tcase RT5665_R_EQ_HPF1_H0:\n\tcase RT5665_L_EQ_PRE_VOL:\n\tcase RT5665_R_EQ_PRE_VOL:\n\tcase RT5665_L_EQ_POST_VOL:\n\tcase RT5665_R_EQ_POST_VOL:\n\tcase RT5665_SCAN_MODE_CTRL:\n\tcase RT5665_I2C_MODE:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const DECLARE_TLV_DB_SCALE(hp_vol_tlv, -2250, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(mono_vol_tlv, -1400, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -65625, 375, 0);\nstatic const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -17625, 375, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\nstatic const DECLARE_TLV_DB_SCALE(in_bst_tlv, -1200, 75, 0);\n\n \nstatic const DECLARE_TLV_DB_RANGE(bst_tlv,\n\t0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),\n\t1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),\n\t2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),\n\t3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),\n\t6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),\n\t7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),\n\t8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0)\n);\n\n \nstatic const char * const rt5665_data_select[] = {\n\t\"L/R\", \"R/L\", \"L/L\", \"R/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_1_01_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_1_DS_ADC_SLOT01_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_1_23_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_1_DS_ADC_SLOT23_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_1_45_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_1_DS_ADC_SLOT45_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_1_67_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_1_DS_ADC_SLOT67_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_2_01_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_2_DS_ADC_SLOT01_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_2_23_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_2_DS_ADC_SLOT23_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_2_45_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_2_DS_ADC_SLOT45_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if1_2_67_adc_enum,\n\tRT5665_TDM_CTRL_2, RT5665_I2S1_2_DS_ADC_SLOT67_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if2_1_dac_enum,\n\tRT5665_DIG_INF2_DATA, RT5665_IF2_1_DAC_SEL_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if2_1_adc_enum,\n\tRT5665_DIG_INF2_DATA, RT5665_IF2_1_ADC_SEL_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if2_2_dac_enum,\n\tRT5665_DIG_INF2_DATA, RT5665_IF2_2_DAC_SEL_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if2_2_adc_enum,\n\tRT5665_DIG_INF2_DATA, RT5665_IF2_2_ADC_SEL_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if3_dac_enum,\n\tRT5665_DIG_INF3_DATA, RT5665_IF3_DAC_SEL_SFT, rt5665_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5665_if3_adc_enum,\n\tRT5665_DIG_INF3_DATA, RT5665_IF3_ADC_SEL_SFT, rt5665_data_select);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_01_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 01 ADC Swap Mux\", rt5665_if1_1_01_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_23_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 23 ADC Swap Mux\", rt5665_if1_1_23_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_45_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 45 ADC Swap Mux\", rt5665_if1_1_45_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_67_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 67 ADC Swap Mux\", rt5665_if1_1_67_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_01_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 01 ADC Swap Mux\", rt5665_if1_2_01_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_23_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 23 ADC1 Swap Mux\", rt5665_if1_2_23_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_45_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 45 ADC1 Swap Mux\", rt5665_if1_2_45_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_67_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 67 ADC1 Swap Mux\", rt5665_if1_2_67_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if2_1_dac_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2_1 DAC Swap Source\", rt5665_if2_1_dac_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if2_1_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2_1 ADC Swap Source\", rt5665_if2_1_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if2_2_dac_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2_2 DAC Swap Source\", rt5665_if2_2_dac_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if2_2_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2_2 ADC Swap Source\", rt5665_if2_2_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if3_dac_swap_mux =\n\tSOC_DAPM_ENUM(\"IF3 DAC Swap Source\", rt5665_if3_dac_enum);\n\nstatic const struct snd_kcontrol_new rt5665_if3_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF3 ADC Swap Source\", rt5665_if3_adc_enum);\n\nstatic int rt5665_hp_vol_put(struct snd_kcontrol *kcontrol,\n\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tint ret = snd_soc_put_volsw(kcontrol, ucontrol);\n\n\tif (snd_soc_component_read(component, RT5665_STO_NG2_CTRL_1) & RT5665_NG2_EN) {\n\t\tsnd_soc_component_update_bits(component, RT5665_STO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5665_STO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_EN);\n\t}\n\n\treturn ret;\n}\n\nstatic int rt5665_mono_vol_put(struct snd_kcontrol *kcontrol,\n\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tint ret = snd_soc_put_volsw(kcontrol, ucontrol);\n\n\tif (snd_soc_component_read(component, RT5665_MONO_NG2_CTRL_1) & RT5665_NG2_EN) {\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_EN);\n\t}\n\n\treturn ret;\n}\n\n \nint rt5665_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src)\n{\n\tunsigned int asrc2_mask = 0;\n\tunsigned int asrc2_value = 0;\n\tunsigned int asrc3_mask = 0;\n\tunsigned int asrc3_value = 0;\n\n\tswitch (clk_src) {\n\tcase RT5665_CLK_SEL_SYS:\n\tcase RT5665_CLK_SEL_I2S1_ASRC:\n\tcase RT5665_CLK_SEL_I2S2_ASRC:\n\tcase RT5665_CLK_SEL_I2S3_ASRC:\n\tcase RT5665_CLK_SEL_SYS2:\n\tcase RT5665_CLK_SEL_SYS3:\n\tcase RT5665_CLK_SEL_SYS4:\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (filter_mask & RT5665_DA_STEREO1_FILTER) {\n\t\tasrc2_mask |= RT5665_DA_STO1_CLK_SEL_MASK;\n\t\tasrc2_value = (asrc2_value & ~RT5665_DA_STO1_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_DA_STO1_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_DA_STEREO2_FILTER) {\n\t\tasrc2_mask |= RT5665_DA_STO2_CLK_SEL_MASK;\n\t\tasrc2_value = (asrc2_value & ~RT5665_DA_STO2_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_DA_STO2_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_DA_MONO_L_FILTER) {\n\t\tasrc2_mask |= RT5665_DA_MONOL_CLK_SEL_MASK;\n\t\tasrc2_value = (asrc2_value & ~RT5665_DA_MONOL_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_DA_MONOL_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_DA_MONO_R_FILTER) {\n\t\tasrc2_mask |= RT5665_DA_MONOR_CLK_SEL_MASK;\n\t\tasrc2_value = (asrc2_value & ~RT5665_DA_MONOR_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_DA_MONOR_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_AD_STEREO1_FILTER) {\n\t\tasrc3_mask |= RT5665_AD_STO1_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc2_value & ~RT5665_AD_STO1_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_AD_STO1_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_AD_STEREO2_FILTER) {\n\t\tasrc3_mask |= RT5665_AD_STO2_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc2_value & ~RT5665_AD_STO2_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_AD_STO2_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_AD_MONO_L_FILTER) {\n\t\tasrc3_mask |= RT5665_AD_MONOL_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc3_value & ~RT5665_AD_MONOL_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_AD_MONOL_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5665_AD_MONO_R_FILTER)  {\n\t\tasrc3_mask |= RT5665_AD_MONOR_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc3_value & ~RT5665_AD_MONOR_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5665_AD_MONOR_CLK_SEL_SFT);\n\t}\n\n\tif (asrc2_mask)\n\t\tsnd_soc_component_update_bits(component, RT5665_ASRC_2,\n\t\t\tasrc2_mask, asrc2_value);\n\n\tif (asrc3_mask)\n\t\tsnd_soc_component_update_bits(component, RT5665_ASRC_3,\n\t\t\tasrc3_mask, asrc3_value);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5665_sel_asrc_clk_src);\n\nstatic int rt5665_button_detect(struct snd_soc_component *component)\n{\n\tint btn_type, val;\n\n\tval = snd_soc_component_read(component, RT5665_4BTN_IL_CMD_1);\n\tbtn_type = val & 0xfff0;\n\tsnd_soc_component_write(component, RT5665_4BTN_IL_CMD_1, val);\n\n\treturn btn_type;\n}\n\nstatic void rt5665_enable_push_button_irq(struct snd_soc_component *component,\n\tbool enable)\n{\n\tif (enable) {\n\t\tsnd_soc_component_write(component, RT5665_4BTN_IL_CMD_1, 0x0003);\n\t\tsnd_soc_component_update_bits(component, RT5665_SAR_IL_CMD_9, 0x1, 0x1);\n\t\tsnd_soc_component_write(component, RT5665_IL_CMD_1, 0x0048);\n\t\tsnd_soc_component_update_bits(component, RT5665_4BTN_IL_CMD_2,\n\t\t\t\tRT5665_4BTN_IL_MASK | RT5665_4BTN_IL_RST_MASK,\n\t\t\t\tRT5665_4BTN_IL_EN | RT5665_4BTN_IL_NOR);\n\t\tsnd_soc_component_update_bits(component, RT5665_IRQ_CTRL_3,\n\t\t\t\tRT5665_IL_IRQ_MASK, RT5665_IL_IRQ_EN);\n\t} else {\n\t\tsnd_soc_component_update_bits(component, RT5665_IRQ_CTRL_3,\n\t\t\t\tRT5665_IL_IRQ_MASK, RT5665_IL_IRQ_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5665_4BTN_IL_CMD_2,\n\t\t\t\tRT5665_4BTN_IL_MASK, RT5665_4BTN_IL_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5665_4BTN_IL_CMD_2,\n\t\t\t\tRT5665_4BTN_IL_RST_MASK, RT5665_4BTN_IL_RST);\n\t}\n}\n\n \nstatic int rt5665_headset_detect(struct snd_soc_component *component, int jack_insert)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tunsigned int sar_hs_type, val;\n\n\tif (jack_insert) {\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"MICBIAS1\");\n\t\tsnd_soc_dapm_sync(dapm);\n\n\t\tregmap_update_bits(rt5665->regmap, RT5665_MICBIAS_2, 0x100,\n\t\t\t0x100);\n\n\t\tregmap_read(rt5665->regmap, RT5665_GPIO_STA, &val);\n\t\tif (val & 0x4) {\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_EJD_CTRL_1,\n\t\t\t\t0x100, 0);\n\n\t\t\tregmap_read(rt5665->regmap, RT5665_GPIO_STA, &val);\n\t\t\twhile (val & 0x4) {\n\t\t\t\tusleep_range(10000, 15000);\n\t\t\t\tregmap_read(rt5665->regmap, RT5665_GPIO_STA,\n\t\t\t\t\t&val);\n\t\t\t}\n\t\t}\n\n\t\tregmap_update_bits(rt5665->regmap, RT5665_EJD_CTRL_1,\n\t\t\t0x1a0, 0x120);\n\t\tregmap_write(rt5665->regmap, RT5665_EJD_CTRL_3, 0x3424);\n\t\tregmap_write(rt5665->regmap, RT5665_IL_CMD_1, 0x0048);\n\t\tregmap_write(rt5665->regmap, RT5665_SAR_IL_CMD_1, 0xa291);\n\n\t\tusleep_range(10000, 15000);\n\n\t\trt5665->sar_adc_value = snd_soc_component_read(rt5665->component,\n\t\t\tRT5665_SAR_IL_CMD_4) & 0x7ff;\n\n\t\tsar_hs_type = rt5665->pdata.sar_hs_type ?\n\t\t\trt5665->pdata.sar_hs_type : 729;\n\n\t\tif (rt5665->sar_adc_value > sar_hs_type) {\n\t\t\trt5665->jack_type = SND_JACK_HEADSET;\n\t\t\trt5665_enable_push_button_irq(component, true);\n\t\t\t} else {\n\t\t\trt5665->jack_type = SND_JACK_HEADPHONE;\n\t\t\tregmap_write(rt5665->regmap, RT5665_SAR_IL_CMD_1,\n\t\t\t\t0x2291);\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_MICBIAS_2,\n\t\t\t\t0x100, 0);\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\t\tsnd_soc_dapm_sync(dapm);\n\t\t}\n\t} else {\n\t\tregmap_write(rt5665->regmap, RT5665_SAR_IL_CMD_1, 0x2291);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_MICBIAS_2, 0x100, 0);\n\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t\tif (rt5665->jack_type == SND_JACK_HEADSET)\n\t\t\trt5665_enable_push_button_irq(component, false);\n\t\trt5665->jack_type = 0;\n\t}\n\n\tdev_dbg(component->dev, \"jack_type = %d\\n\", rt5665->jack_type);\n\treturn rt5665->jack_type;\n}\n\nstatic irqreturn_t rt5665_irq(int irq, void *data)\n{\n\tstruct rt5665_priv *rt5665 = data;\n\n\tmod_delayed_work(system_power_efficient_wq,\n\t\t\t   &rt5665->jack_detect_work, msecs_to_jiffies(250));\n\n\treturn IRQ_HANDLED;\n}\n\nstatic void rt5665_jd_check_handler(struct work_struct *work)\n{\n\tstruct rt5665_priv *rt5665 = container_of(work, struct rt5665_priv,\n\t\tjd_check_work.work);\n\n\tif (snd_soc_component_read(rt5665->component, RT5665_AJD1_CTRL) & 0x0010) {\n\t\t \n\t\trt5665->jack_type = rt5665_headset_detect(rt5665->component, 0);\n\n\t\tsnd_soc_jack_report(rt5665->hs_jack, rt5665->jack_type,\n\t\t\t\tSND_JACK_HEADSET |\n\t\t\t\tSND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3);\n\t} else {\n\t\tschedule_delayed_work(&rt5665->jd_check_work, 500);\n\t}\n}\n\nstatic int rt5665_set_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *hs_jack, void *data)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\tswitch (rt5665->pdata.jd_src) {\n\tcase RT5665_JD1:\n\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_1,\n\t\t\tRT5665_GP1_PIN_MASK, RT5665_GP1_PIN_IRQ);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_RC_CLK_CTRL,\n\t\t\t\t0xc000, 0xc000);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_PWR_ANLG_2,\n\t\t\tRT5665_PWR_JD1, RT5665_PWR_JD1);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_IRQ_CTRL_1, 0x8, 0x8);\n\t\tbreak;\n\n\tcase RT5665_JD_NULL:\n\t\tbreak;\n\n\tdefault:\n\t\tdev_warn(component->dev, \"Wrong JD source\\n\");\n\t\tbreak;\n\t}\n\n\trt5665->hs_jack = hs_jack;\n\n\treturn 0;\n}\n\nstatic void rt5665_jack_detect_handler(struct work_struct *work)\n{\n\tstruct rt5665_priv *rt5665 =\n\t\tcontainer_of(work, struct rt5665_priv, jack_detect_work.work);\n\tint val, btn_type;\n\n\twhile (!rt5665->component) {\n\t\tpr_debug(\"%s codec = null\\n\", __func__);\n\t\tusleep_range(10000, 15000);\n\t}\n\n\twhile (!snd_soc_card_is_instantiated(rt5665->component->card)) {\n\t\tpr_debug(\"%s\\n\", __func__);\n\t\tusleep_range(10000, 15000);\n\t}\n\n\twhile (!rt5665->calibration_done) {\n\t\tpr_debug(\"%s calibration not ready\\n\", __func__);\n\t\tusleep_range(10000, 15000);\n\t}\n\n\tmutex_lock(&rt5665->calibrate_mutex);\n\n\tval = snd_soc_component_read(rt5665->component, RT5665_AJD1_CTRL) & 0x0010;\n\tif (!val) {\n\t\t \n\t\tif (rt5665->jack_type == 0) {\n\t\t\t \n\t\t\trt5665->jack_type =\n\t\t\t\trt5665_headset_detect(rt5665->component, 1);\n\t\t} else {\n\t\t\t \n\t\t\trt5665->jack_type = SND_JACK_HEADSET;\n\t\t\tbtn_type = rt5665_button_detect(rt5665->component);\n\t\t\t \n\t\t\tswitch (btn_type) {\n\t\t\tcase 0x8000:\n\t\t\tcase 0x4000:\n\t\t\tcase 0x2000:\n\t\t\t\trt5665->jack_type |= SND_JACK_BTN_0;\n\t\t\t\tbreak;\n\t\t\tcase 0x1000:\n\t\t\tcase 0x0800:\n\t\t\tcase 0x0400:\n\t\t\t\trt5665->jack_type |= SND_JACK_BTN_1;\n\t\t\t\tbreak;\n\t\t\tcase 0x0200:\n\t\t\tcase 0x0100:\n\t\t\tcase 0x0080:\n\t\t\t\trt5665->jack_type |= SND_JACK_BTN_2;\n\t\t\t\tbreak;\n\t\t\tcase 0x0040:\n\t\t\tcase 0x0020:\n\t\t\tcase 0x0010:\n\t\t\t\trt5665->jack_type |= SND_JACK_BTN_3;\n\t\t\t\tbreak;\n\t\t\tcase 0x0000:  \n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbtn_type = 0;\n\t\t\t\tdev_err(rt5665->component->dev,\n\t\t\t\t\t\"Unexpected button code 0x%04x\\n\",\n\t\t\t\t\tbtn_type);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t} else {\n\t\t \n\t\trt5665->jack_type = rt5665_headset_detect(rt5665->component, 0);\n\t}\n\n\tsnd_soc_jack_report(rt5665->hs_jack, rt5665->jack_type,\n\t\t\tSND_JACK_HEADSET |\n\t\t\t    SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\t    SND_JACK_BTN_2 | SND_JACK_BTN_3);\n\n\tif (rt5665->jack_type & (SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3))\n\t\tschedule_delayed_work(&rt5665->jd_check_work, 0);\n\telse\n\t\tcancel_delayed_work_sync(&rt5665->jd_check_work);\n\n\tmutex_unlock(&rt5665->calibrate_mutex);\n}\n\nstatic const char * const rt5665_clk_sync[] = {\n\t\"I2S1_1\", \"I2S1_2\", \"I2S2\", \"I2S3\", \"IF2 Slave\", \"IF3 Slave\"\n};\n\nstatic const struct soc_enum rt5665_enum[] = {\n\tSOC_ENUM_SINGLE(RT5665_I2S1_SDP, 11, 5, rt5665_clk_sync),\n\tSOC_ENUM_SINGLE(RT5665_I2S2_SDP, 11, 5, rt5665_clk_sync),\n\tSOC_ENUM_SINGLE(RT5665_I2S3_SDP, 11, 5, rt5665_clk_sync),\n};\n\nstatic const struct snd_kcontrol_new rt5665_snd_controls[] = {\n\t \n\tSOC_DOUBLE_R_EXT_TLV(\"Headphone Playback Volume\", RT5665_HPL_GAIN,\n\t\tRT5665_HPR_GAIN, RT5665_G_HP_SFT, 15, 1, snd_soc_get_volsw,\n\t\trt5665_hp_vol_put, hp_vol_tlv),\n\n\t \n\tSOC_SINGLE_EXT_TLV(\"Mono Playback Volume\", RT5665_MONO_GAIN,\n\t\tRT5665_L_VOL_SFT, 15, 1, snd_soc_get_volsw,\n\t\trt5665_mono_vol_put, mono_vol_tlv),\n\n\tSOC_SINGLE_TLV(\"MONOVOL Playback Volume\", RT5665_MONO_OUT,\n\t\tRT5665_L_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"OUT Playback Volume\", RT5665_LOUT, RT5665_L_VOL_SFT,\n\t\tRT5665_R_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5665_DAC1_DIG_VOL,\n\t\tRT5665_L_VOL_SFT, RT5665_R_VOL_SFT, 175, 0, dac_vol_tlv),\n\tSOC_DOUBLE_TLV(\"DAC2 Playback Volume\", RT5665_DAC2_DIG_VOL,\n\t\tRT5665_L_VOL_SFT, RT5665_R_VOL_SFT, 175, 0, dac_vol_tlv),\n\tSOC_DOUBLE(\"DAC2 Playback Switch\", RT5665_DAC2_CTRL,\n\t\tRT5665_M_DAC2_L_VOL_SFT, RT5665_M_DAC2_R_VOL_SFT, 1, 1),\n\n\t \n\tSOC_SINGLE_TLV(\"IN1 Boost Volume\", RT5665_IN1_IN2,\n\t\tRT5665_BST1_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"IN2 Boost Volume\", RT5665_IN1_IN2,\n\t\tRT5665_BST2_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"IN3 Boost Volume\", RT5665_IN3_IN4,\n\t\tRT5665_BST3_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"IN4 Boost Volume\", RT5665_IN3_IN4,\n\t\tRT5665_BST4_SFT, 69, 0, in_bst_tlv),\n\tSOC_SINGLE_TLV(\"CBJ Boost Volume\", RT5665_CBJ_BST_CTRL,\n\t\tRT5665_BST_CBJ_SFT, 8, 0, bst_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"IN Capture Volume\", RT5665_INL1_INR1_VOL,\n\t\tRT5665_INL_VOL_SFT, RT5665_INR_VOL_SFT, 31, 1, in_vol_tlv),\n\n\t \n\tSOC_DOUBLE(\"STO1 ADC Capture Switch\", RT5665_STO1_ADC_DIG_VOL,\n\t\tRT5665_L_MUTE_SFT, RT5665_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"STO1 ADC Capture Volume\", RT5665_STO1_ADC_DIG_VOL,\n\t\tRT5665_L_VOL_SFT, RT5665_R_VOL_SFT, 127, 0, adc_vol_tlv),\n\tSOC_DOUBLE(\"Mono ADC Capture Switch\", RT5665_MONO_ADC_DIG_VOL,\n\t\tRT5665_L_MUTE_SFT, RT5665_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"Mono ADC Capture Volume\", RT5665_MONO_ADC_DIG_VOL,\n\t\tRT5665_L_VOL_SFT, RT5665_R_VOL_SFT, 127, 0, adc_vol_tlv),\n\tSOC_DOUBLE(\"STO2 ADC Capture Switch\", RT5665_STO2_ADC_DIG_VOL,\n\t\tRT5665_L_MUTE_SFT, RT5665_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"STO2 ADC Capture Volume\", RT5665_STO2_ADC_DIG_VOL,\n\t\tRT5665_L_VOL_SFT, RT5665_R_VOL_SFT, 127, 0, adc_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"STO1 ADC Boost Gain Volume\", RT5665_STO1_ADC_BOOST,\n\t\tRT5665_STO1_ADC_L_BST_SFT, RT5665_STO1_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n\n\tSOC_DOUBLE_TLV(\"Mono ADC Boost Gain Volume\", RT5665_MONO_ADC_BOOST,\n\t\tRT5665_MONO_ADC_L_BST_SFT, RT5665_MONO_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n\n\tSOC_DOUBLE_TLV(\"STO2 ADC Boost Gain Volume\", RT5665_STO2_ADC_BOOST,\n\t\tRT5665_STO2_ADC_L_BST_SFT, RT5665_STO2_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n\n\t \n\tSOC_ENUM(\"I2S1 Master Clk Sel\", rt5665_enum[0]),\n\tSOC_ENUM(\"I2S2 Master Clk Sel\", rt5665_enum[1]),\n\tSOC_ENUM(\"I2S3 Master Clk Sel\", rt5665_enum[2]),\n};\n\n \nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\tint pd, idx;\n\n\tpd = rl6231_get_pre_div(rt5665->regmap,\n\t\tRT5665_ADDA_CLK_1, RT5665_I2S_PD1_SFT);\n\tidx = rl6231_calc_dmic_clk(rt5665->sysclk / pd);\n\n\tif (idx < 0)\n\t\tdev_err(component->dev, \"Failed to set DMIC clock\\n\");\n\telse {\n\t\tsnd_soc_component_update_bits(component, RT5665_DMIC_CTRL_1,\n\t\t\tRT5665_DMIC_CLK_MASK, idx << RT5665_DMIC_CLK_SFT);\n\t}\n\treturn idx;\n}\n\nstatic int rt5665_charge_pump_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5665_HP_CHARGE_PUMP_1,\n\t\t\tRT5665_PM_HP_MASK | RT5665_OSW_L_MASK,\n\t\t\tRT5665_PM_HP_HV | RT5665_OSW_L_EN);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5665_HP_CHARGE_PUMP_1,\n\t\t\tRT5665_PM_HP_MASK | RT5665_OSW_L_MASK,\n\t\t\tRT5665_PM_HP_LV | RT5665_OSW_L_DIS);\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int is_sys_clk_from_pll(struct snd_soc_dapm_widget *w,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tunsigned int val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tval = snd_soc_component_read(component, RT5665_GLB_CLK);\n\tval &= RT5665_SCLK_SRC_MASK;\n\tif (val == RT5665_SCLK_SRC_PLL1)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic int is_using_asrc(struct snd_soc_dapm_widget *w,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tunsigned int reg, shift, val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (w->shift) {\n\tcase RT5665_ADC_MONO_R_ASRC_SFT:\n\t\treg = RT5665_ASRC_3;\n\t\tshift = RT5665_AD_MONOR_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_ADC_MONO_L_ASRC_SFT:\n\t\treg = RT5665_ASRC_3;\n\t\tshift = RT5665_AD_MONOL_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_ADC_STO1_ASRC_SFT:\n\t\treg = RT5665_ASRC_3;\n\t\tshift = RT5665_AD_STO1_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_ADC_STO2_ASRC_SFT:\n\t\treg = RT5665_ASRC_3;\n\t\tshift = RT5665_AD_STO2_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_DAC_MONO_R_ASRC_SFT:\n\t\treg = RT5665_ASRC_2;\n\t\tshift = RT5665_DA_MONOR_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_DAC_MONO_L_ASRC_SFT:\n\t\treg = RT5665_ASRC_2;\n\t\tshift = RT5665_DA_MONOL_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_DAC_STO1_ASRC_SFT:\n\t\treg = RT5665_ASRC_2;\n\t\tshift = RT5665_DA_STO1_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5665_DAC_STO2_ASRC_SFT:\n\t\treg = RT5665_ASRC_2;\n\t\tshift = RT5665_DA_STO2_CLK_SEL_SFT;\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tval = (snd_soc_component_read(component, reg) >> shift) & 0xf;\n\tswitch (val) {\n\tcase RT5665_CLK_SEL_I2S1_ASRC:\n\tcase RT5665_CLK_SEL_I2S2_ASRC:\n\tcase RT5665_CLK_SEL_I2S3_ASRC:\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5665_ADDA_CLK_1,\n\t\t\tRT5665_I2S_PD1_MASK, RT5665_I2S_PD1_2);\n\t\treturn 1;\n\tdefault:\n\t\treturn 0;\n\t}\n\n}\n\n \nstatic const struct snd_kcontrol_new rt5665_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5665_STO1_ADC_MIXER,\n\t\t\tRT5665_M_STO1_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5665_STO1_ADC_MIXER,\n\t\t\tRT5665_M_STO1_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5665_STO1_ADC_MIXER,\n\t\t\tRT5665_M_STO1_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5665_STO1_ADC_MIXER,\n\t\t\tRT5665_M_STO1_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5665_STO2_ADC_MIXER,\n\t\t\tRT5665_M_STO2_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5665_STO2_ADC_MIXER,\n\t\t\tRT5665_M_STO2_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5665_STO2_ADC_MIXER,\n\t\t\tRT5665_M_STO2_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5665_STO2_ADC_MIXER,\n\t\t\tRT5665_M_STO2_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5665_MONO_ADC_MIXER,\n\t\t\tRT5665_M_MONO_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5665_MONO_ADC_MIXER,\n\t\t\tRT5665_M_MONO_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5665_MONO_ADC_MIXER,\n\t\t\tRT5665_M_MONO_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5665_MONO_ADC_MIXER,\n\t\t\tRT5665_M_MONO_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5665_AD_DA_MIXER,\n\t\t\tRT5665_M_ADCMIX_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5665_AD_DA_MIXER,\n\t\t\tRT5665_M_DAC1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5665_AD_DA_MIXER,\n\t\t\tRT5665_M_ADCMIX_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5665_AD_DA_MIXER,\n\t\t\tRT5665_M_DAC1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto1_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L1_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R1_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L2_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R2_STO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto1_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L1_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R1_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L2_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_STO1_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R2_STO_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto2_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5665_STO2_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L1_STO2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_STO2_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L2_STO2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L3 Switch\", RT5665_STO2_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L3_STO2_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_sto2_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5665_STO2_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R1_STO2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_STO2_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R2_STO2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R3 Switch\", RT5665_STO2_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R3_STO2_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_mono_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L1_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R1_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L2_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R2_MONO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_mono_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L1_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R1_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_L2_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_MONO_DAC_MIXER,\n\t\t\tRT5665_M_DAC_R2_MONO_R_SFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5665_rec1_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"CBJ Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_CBJ_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_INL_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_INR_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_BST4_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_BST3_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_BST2_RM1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5665_REC1_L2_MIXER,\n\t\t\tRT5665_M_BST1_RM1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_rec1_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"MONOVOL Switch\", RT5665_REC1_R2_MIXER,\n\t\t\tRT5665_M_AEC_REF_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5665_REC1_R2_MIXER,\n\t\t\tRT5665_M_INR_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5665_REC1_R2_MIXER,\n\t\t\tRT5665_M_BST4_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_REC1_R2_MIXER,\n\t\t\tRT5665_M_BST3_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_REC1_R2_MIXER,\n\t\t\tRT5665_M_BST2_RM1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5665_REC1_R2_MIXER,\n\t\t\tRT5665_M_BST1_RM1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_rec2_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_INL_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_INR_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"CBJ Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_CBJ_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_BST4_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_BST3_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_BST2_RM2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5665_REC2_L2_MIXER,\n\t\t\tRT5665_M_BST1_RM2_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_rec2_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"MONOVOL Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_MONOVOL_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_INL_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_INR_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_BST4_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_BST3_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_BST2_RM2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5665_REC2_R2_MIXER,\n\t\t\tRT5665_M_BST1_RM2_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_monovol_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_DAC_L2_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"RECMIX2L Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_RECMIC2L_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_BST1_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_BST2_MM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_BST3_MM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_out_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_OUT_L_MIXER,\n\t\t\tRT5665_M_DAC_L2_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL Switch\", RT5665_OUT_L_MIXER,\n\t\t\tRT5665_M_IN_L_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5665_OUT_L_MIXER,\n\t\t\tRT5665_M_BST1_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_OUT_L_MIXER,\n\t\t\tRT5665_M_BST2_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_OUT_L_MIXER,\n\t\t\tRT5665_M_BST3_OM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_out_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_OUT_R_MIXER,\n\t\t\tRT5665_M_DAC_R2_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR Switch\", RT5665_OUT_R_MIXER,\n\t\t\tRT5665_M_IN_R_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5665_OUT_R_MIXER,\n\t\t\tRT5665_M_BST2_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST3 Switch\", RT5665_OUT_R_MIXER,\n\t\t\tRT5665_M_BST3_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST4 Switch\", RT5665_OUT_R_MIXER,\n\t\t\tRT5665_M_BST4_OM_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_mono_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_DAC_L2_MA_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"MONOVOL Switch\", RT5665_MONOMIX_IN_GAIN,\n\t\t\tRT5665_M_MONOVOL_MA_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_lout_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L2 Switch\", RT5665_LOUT_MIXER,\n\t\t\tRT5665_M_DAC_L2_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL L Switch\", RT5665_LOUT_MIXER,\n\t\t\tRT5665_M_OV_L_LM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5665_lout_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R2 Switch\", RT5665_LOUT_MIXER,\n\t\t\tRT5665_M_DAC_R2_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL R Switch\", RT5665_LOUT_MIXER,\n\t\t\tRT5665_M_OV_R_LM_SFT, 1, 1),\n};\n\n \n \nstatic const char * const rt5665_dac2_src[] = {\n\t\"IF1 DAC2\", \"IF2_1 DAC\", \"IF2_2 DAC\", \"IF3 DAC\", \"Mono ADC MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dac_l2_enum, RT5665_DAC2_CTRL,\n\tRT5665_DAC_L2_SEL_SFT, rt5665_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5665_dac_l2_mux =\n\tSOC_DAPM_ENUM(\"Digital DAC L2 Source\", rt5665_dac_l2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dac_r2_enum, RT5665_DAC2_CTRL,\n\tRT5665_DAC_R2_SEL_SFT, rt5665_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5665_dac_r2_mux =\n\tSOC_DAPM_ENUM(\"Digital DAC R2 Source\", rt5665_dac_r2_enum);\n\n \n \nstatic const char * const rt5665_dac3_src[] = {\n\t\"IF1 DAC2\", \"IF2_1 DAC\", \"IF2_2 DAC\", \"IF3 DAC\", \"STO2 ADC MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dac_l3_enum, RT5665_DAC3_CTRL,\n\tRT5665_DAC_L3_SEL_SFT, rt5665_dac3_src);\n\nstatic const struct snd_kcontrol_new rt5665_dac_l3_mux =\n\tSOC_DAPM_ENUM(\"Digital DAC L3 Source\", rt5665_dac_l3_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dac_r3_enum, RT5665_DAC3_CTRL,\n\tRT5665_DAC_R3_SEL_SFT, rt5665_dac3_src);\n\nstatic const struct snd_kcontrol_new rt5665_dac_r3_mux =\n\tSOC_DAPM_ENUM(\"Digital DAC R3 Source\", rt5665_dac_r3_enum);\n\n \n \nstatic const char * const rt5665_sto1_adc1_src[] = {\n\t\"DD Mux\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_adc1l_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_ADC1L_SRC_SFT, rt5665_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adc1l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1L Source\", rt5665_sto1_adc1l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_adc1r_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_ADC1R_SRC_SFT, rt5665_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adc1r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1L Source\", rt5665_sto1_adc1r_enum);\n\n \n \nstatic const char * const rt5665_sto1_adc_src[] = {\n\t\"ADC1 L\", \"ADC1 R\", \"ADC2 L\", \"ADC2 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_adcl_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_ADCL_SRC_SFT, rt5665_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adcl_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADCL Source\", rt5665_sto1_adcl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_adcr_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_ADCR_SRC_SFT, rt5665_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adcr_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADCR Source\", rt5665_sto1_adcr_enum);\n\n \n \nstatic const char * const rt5665_sto1_adc2_src[] = {\n\t\"DAC MIX\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_adc2l_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_ADC2L_SRC_SFT, rt5665_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adc2l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2L Source\", rt5665_sto1_adc2l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_adc2r_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_ADC2R_SRC_SFT, rt5665_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_adc2r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2R Source\", rt5665_sto1_adc2r_enum);\n\n \n \nstatic const char * const rt5665_sto1_dmic_src[] = {\n\t\"DMIC1\", \"DMIC2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_dmic_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_DMIC_SRC_SFT, rt5665_sto1_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 DMIC Mux\", rt5665_sto1_dmic_enum);\n\n \nstatic const char * const rt5665_sto1_dd_l_src[] = {\n\t\"STO2 DAC\", \"MONO DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_dd_l_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_DD_L_SRC_SFT, rt5665_sto1_dd_l_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_dd_l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 DD L Source\", rt5665_sto1_dd_l_enum);\n\n \nstatic const char * const rt5665_sto1_dd_r_src[] = {\n\t\"STO2 DAC\", \"MONO DAC\", \"AEC REF\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto1_dd_r_enum, RT5665_STO1_ADC_MIXER,\n\tRT5665_STO1_DD_R_SRC_SFT, rt5665_sto1_dd_r_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto1_dd_r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 DD R Source\", rt5665_sto1_dd_r_enum);\n\n \n \nstatic const char * const rt5665_mono_adc_l2_src[] = {\n\t\"DAC MIXL\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_adc_l2_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_ADC_L2_SRC_SFT, rt5665_mono_adc_l2_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_l2_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC L2 Source\", rt5665_mono_adc_l2_enum);\n\n\n \n \nstatic const char * const rt5665_mono_adc_l1_src[] = {\n\t\"DD Mux\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_adc_l1_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_ADC_L1_SRC_SFT, rt5665_mono_adc_l1_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_l1_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC L1 Source\", rt5665_mono_adc_l1_enum);\n\n \nstatic const char * const rt5665_mono_dd_src[] = {\n\t\"STO2 DAC\", \"MONO DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_dd_l_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_DD_L_SRC_SFT, rt5665_mono_dd_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_dd_l_mux =\n\tSOC_DAPM_ENUM(\"Mono DD L Source\", rt5665_mono_dd_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_dd_r_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_DD_R_SRC_SFT, rt5665_mono_dd_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_dd_r_mux =\n\tSOC_DAPM_ENUM(\"Mono DD R Source\", rt5665_mono_dd_r_enum);\n\n \n \nstatic const char * const rt5665_mono_adc_src[] = {\n\t\"ADC1 L\", \"ADC1 R\", \"ADC2 L\", \"ADC2 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_adc_l_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_ADC_L_SRC_SFT, rt5665_mono_adc_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_l_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC L Source\", rt5665_mono_adc_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_adcr_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_ADC_R_SRC_SFT, rt5665_mono_adc_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_r_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC R Source\", rt5665_mono_adcr_enum);\n\n \n \nstatic const char * const rt5665_mono_dmic_l_src[] = {\n\t\"DMIC1 L\", \"DMIC2 L\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_dmic_l_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_DMIC_L_SRC_SFT, rt5665_mono_dmic_l_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_dmic_l_mux =\n\tSOC_DAPM_ENUM(\"Mono DMIC L Source\", rt5665_mono_dmic_l_enum);\n\n \n \nstatic const char * const rt5665_mono_adc_r2_src[] = {\n\t\"DAC MIXR\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_adc_r2_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_ADC_R2_SRC_SFT, rt5665_mono_adc_r2_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_r2_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC R2 Source\", rt5665_mono_adc_r2_enum);\n\n \n \nstatic const char * const rt5665_mono_adc_r1_src[] = {\n\t\"DD Mux\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_adc_r1_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_ADC_R1_SRC_SFT, rt5665_mono_adc_r1_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_adc_r1_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC R1 Source\", rt5665_mono_adc_r1_enum);\n\n \n \nstatic const char * const rt5665_mono_dmic_r_src[] = {\n\t\"DMIC1 R\", \"DMIC2 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_mono_dmic_r_enum, RT5665_MONO_ADC_MIXER,\n\tRT5665_MONO_DMIC_R_SRC_SFT, rt5665_mono_dmic_r_src);\n\nstatic const struct snd_kcontrol_new rt5665_mono_dmic_r_mux =\n\tSOC_DAPM_ENUM(\"Mono DMIC R Source\", rt5665_mono_dmic_r_enum);\n\n\n \n \nstatic const char * const rt5665_sto2_adc1_src[] = {\n\t\"DD Mux\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_adc1l_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_ADC1L_SRC_SFT, rt5665_sto2_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adc1l_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC1L Source\", rt5665_sto2_adc1l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_adc1r_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_ADC1R_SRC_SFT, rt5665_sto2_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adc1r_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC1L Source\", rt5665_sto2_adc1r_enum);\n\n \n \nstatic const char * const rt5665_sto2_adc_src[] = {\n\t\"ADC1 L\", \"ADC1 R\", \"ADC2 L\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_adcl_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_ADCL_SRC_SFT, rt5665_sto2_adc_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adcl_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADCL Source\", rt5665_sto2_adcl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_adcr_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_ADCR_SRC_SFT, rt5665_sto2_adc_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adcr_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADCR Source\", rt5665_sto2_adcr_enum);\n\n \n \nstatic const char * const rt5665_sto2_adc2_src[] = {\n\t\"DAC MIX\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_adc2l_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_ADC2L_SRC_SFT, rt5665_sto2_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adc2l_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC2L Source\", rt5665_sto2_adc2l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_adc2r_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_ADC2R_SRC_SFT, rt5665_sto2_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_adc2r_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC2R Source\", rt5665_sto2_adc2r_enum);\n\n \n \nstatic const char * const rt5665_sto2_dmic_src[] = {\n\t\"DMIC1\", \"DMIC2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_dmic_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_DMIC_SRC_SFT, rt5665_sto2_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 DMIC Source\", rt5665_sto2_dmic_enum);\n\n \nstatic const char * const rt5665_sto2_dd_l_src[] = {\n\t\"STO2 DAC\", \"MONO DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_dd_l_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_DD_L_SRC_SFT, rt5665_sto2_dd_l_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_dd_l_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 DD L Source\", rt5665_sto2_dd_l_enum);\n\n \nstatic const char * const rt5665_sto2_dd_r_src[] = {\n\t\"STO2 DAC\", \"MONO DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_sto2_dd_r_enum, RT5665_STO2_ADC_MIXER,\n\tRT5665_STO2_DD_R_SRC_SFT, rt5665_sto2_dd_r_src);\n\nstatic const struct snd_kcontrol_new rt5665_sto2_dd_r_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 DD R Source\", rt5665_sto2_dd_r_enum);\n\n \n \nstatic const char * const rt5665_dac1_src[] = {\n\t\"IF1 DAC1\", \"IF2_1 DAC\", \"IF2_2 DAC\", \"IF3 DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dac_r1_enum, RT5665_AD_DA_MIXER,\n\tRT5665_DAC1_R_SEL_SFT, rt5665_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5665_dac_r1_mux =\n\tSOC_DAPM_ENUM(\"DAC R1 Source\", rt5665_dac_r1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dac_l1_enum, RT5665_AD_DA_MIXER,\n\tRT5665_DAC1_L_SEL_SFT, rt5665_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5665_dac_l1_mux =\n\tSOC_DAPM_ENUM(\"DAC L1 Source\", rt5665_dac_l1_enum);\n\n \n \nstatic const char * const rt5665_dig_dac_mix_src[] = {\n\t\"Stereo1 DAC Mixer\", \"Stereo2 DAC Mixer\", \"Mono DAC Mixer\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dig_dac_mixl_enum, RT5665_A_DAC1_MUX,\n\tRT5665_DAC_MIX_L_SFT, rt5665_dig_dac_mix_src);\n\nstatic const struct snd_kcontrol_new rt5665_dig_dac_mixl_mux =\n\tSOC_DAPM_ENUM(\"DAC Digital Mixer L Source\", rt5665_dig_dac_mixl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_dig_dac_mixr_enum, RT5665_A_DAC1_MUX,\n\tRT5665_DAC_MIX_R_SFT, rt5665_dig_dac_mix_src);\n\nstatic const struct snd_kcontrol_new rt5665_dig_dac_mixr_mux =\n\tSOC_DAPM_ENUM(\"DAC Digital Mixer R Source\", rt5665_dig_dac_mixr_enum);\n\n \n \nstatic const char * const rt5665_alg_dac1_src[] = {\n\t\"Stereo1 DAC Mixer\", \"DAC1\", \"DMIC1\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_alg_dac_l1_enum, RT5665_A_DAC1_MUX,\n\tRT5665_A_DACL1_SFT, rt5665_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5665_alg_dac_l1_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC L1 Source\", rt5665_alg_dac_l1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_alg_dac_r1_enum, RT5665_A_DAC1_MUX,\n\tRT5665_A_DACR1_SFT, rt5665_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5665_alg_dac_r1_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC R1 Source\", rt5665_alg_dac_r1_enum);\n\n \n \nstatic const char * const rt5665_alg_dac2_src[] = {\n\t\"Mono DAC Mixer\", \"DAC2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_alg_dac_l2_enum, RT5665_A_DAC2_MUX,\n\tRT5665_A_DACL2_SFT, rt5665_alg_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5665_alg_dac_l2_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC L2 Source\", rt5665_alg_dac_l2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_alg_dac_r2_enum, RT5665_A_DAC2_MUX,\n\tRT5665_A_DACR2_SFT, rt5665_alg_dac2_src);\n\nstatic const struct snd_kcontrol_new rt5665_alg_dac_r2_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC R2 Source\", rt5665_alg_dac_r2_enum);\n\n \n \nstatic const char * const rt5665_if2_1_adc_in_src[] = {\n\t\"STO1 ADC\", \"STO2 ADC\", \"MONO ADC\", \"IF1 DAC1\",\n\t\"IF1 DAC2\", \"IF2_2 DAC\", \"IF3 DAC\", \"DAC1 MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if2_1_adc_in_enum, RT5665_DIG_INF2_DATA,\n\tRT5665_IF2_1_ADC_IN_SFT, rt5665_if2_1_adc_in_src);\n\nstatic const struct snd_kcontrol_new rt5665_if2_1_adc_in_mux =\n\tSOC_DAPM_ENUM(\"IF2_1 ADC IN Source\", rt5665_if2_1_adc_in_enum);\n\n \nstatic const char * const rt5665_if2_2_adc_in_src[] = {\n\t\"STO1 ADC\", \"STO2 ADC\", \"MONO ADC\", \"IF1 DAC1\",\n\t\"IF1 DAC2\", \"IF2_1 DAC\", \"IF3 DAC\", \"DAC1 MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if2_2_adc_in_enum, RT5665_DIG_INF2_DATA,\n\tRT5665_IF2_2_ADC_IN_SFT, rt5665_if2_2_adc_in_src);\n\nstatic const struct snd_kcontrol_new rt5665_if2_2_adc_in_mux =\n\tSOC_DAPM_ENUM(\"IF2_1 ADC IN Source\", rt5665_if2_2_adc_in_enum);\n\n \n \nstatic const char * const rt5665_if3_adc_in_src[] = {\n\t\"STO1 ADC\", \"STO2 ADC\", \"MONO ADC\", \"IF1 DAC1\",\n\t\"IF1 DAC2\", \"IF2_1 DAC\", \"IF2_2 DAC\", \"DAC1 MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if3_adc_in_enum, RT5665_DIG_INF3_DATA,\n\tRT5665_IF3_ADC_IN_SFT, rt5665_if3_adc_in_src);\n\nstatic const struct snd_kcontrol_new rt5665_if3_adc_in_mux =\n\tSOC_DAPM_ENUM(\"IF3 ADC IN Source\", rt5665_if3_adc_in_enum);\n\n \n \nstatic const char * const rt5665_pdm_src[] = {\n\t\"Stereo1 DAC\", \"Stereo2 DAC\", \"Mono DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_pdm_l_enum, RT5665_PDM_OUT_CTRL,\n\tRT5665_PDM1_L_SFT, rt5665_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5665_pdm_l_mux =\n\tSOC_DAPM_ENUM(\"PDM L Source\", rt5665_pdm_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_pdm_r_enum, RT5665_PDM_OUT_CTRL,\n\tRT5665_PDM1_R_SFT, rt5665_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5665_pdm_r_mux =\n\tSOC_DAPM_ENUM(\"PDM R Source\", rt5665_pdm_r_enum);\n\n\n \n \nstatic const char * const rt5665_if1_1_adc1_data_src[] = {\n\t\"STO1 ADC\", \"IF2_1 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_1_adc1_data_enum, RT5665_TDM_CTRL_3,\n\tRT5665_IF1_ADC1_SEL_SFT, rt5665_if1_1_adc1_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_adc1_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 ADC1 Source\", rt5665_if1_1_adc1_data_enum);\n\n \nstatic const char * const rt5665_if1_1_adc2_data_src[] = {\n\t\"STO2 ADC\", \"IF2_2 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_1_adc2_data_enum, RT5665_TDM_CTRL_3,\n\tRT5665_IF1_ADC2_SEL_SFT, rt5665_if1_1_adc2_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_adc2_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 ADC2 Source\", rt5665_if1_1_adc2_data_enum);\n\n \nstatic const char * const rt5665_if1_1_adc3_data_src[] = {\n\t\"MONO ADC\", \"IF3 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_1_adc3_data_enum, RT5665_TDM_CTRL_3,\n\tRT5665_IF1_ADC3_SEL_SFT, rt5665_if1_1_adc3_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_1_adc3_mux =\n\tSOC_DAPM_ENUM(\"IF1_1 ADC3 Source\", rt5665_if1_1_adc3_data_enum);\n\n \nstatic const char * const rt5665_if1_2_adc1_data_src[] = {\n\t\"STO1 ADC\", \"IF1 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_2_adc1_data_enum, RT5665_TDM_CTRL_4,\n\tRT5665_IF1_ADC1_SEL_SFT, rt5665_if1_2_adc1_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_adc1_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 ADC1 Source\", rt5665_if1_2_adc1_data_enum);\n\n \nstatic const char * const rt5665_if1_2_adc2_data_src[] = {\n\t\"STO2 ADC\", \"IF2_1 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_2_adc2_data_enum, RT5665_TDM_CTRL_4,\n\tRT5665_IF1_ADC2_SEL_SFT, rt5665_if1_2_adc2_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_adc2_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 ADC2 Source\", rt5665_if1_2_adc2_data_enum);\n\n \nstatic const char * const rt5665_if1_2_adc3_data_src[] = {\n\t\"MONO ADC\", \"IF2_2 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_2_adc3_data_enum, RT5665_TDM_CTRL_4,\n\tRT5665_IF1_ADC3_SEL_SFT, rt5665_if1_2_adc3_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_adc3_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 ADC3 Source\", rt5665_if1_2_adc3_data_enum);\n\n \nstatic const char * const rt5665_if1_2_adc4_data_src[] = {\n\t\"DAC1\", \"IF3 DAC\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_if1_2_adc4_data_enum, RT5665_TDM_CTRL_4,\n\tRT5665_IF1_ADC4_SEL_SFT, rt5665_if1_2_adc4_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_if1_2_adc4_mux =\n\tSOC_DAPM_ENUM(\"IF1_2 ADC4 Source\", rt5665_if1_2_adc4_data_enum);\n\n \nstatic const char * const rt5665_tdm_adc_data_src[] = {\n\t\"1234\", \"1243\", \"1324\",\t\"1342\", \"1432\", \"1423\",\n\t\"2134\", \"2143\", \"2314\",\t\"2341\", \"2431\", \"2413\",\n\t\"3124\", \"3142\", \"3214\", \"3241\", \"3412\", \"3421\",\n\t\"4123\", \"4132\", \"4213\", \"4231\", \"4312\", \"4321\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_tdm1_adc_data_enum, RT5665_TDM_CTRL_3,\n\tRT5665_TDM_ADC_SEL_SFT, rt5665_tdm_adc_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_tdm1_adc_mux =\n\tSOC_DAPM_ENUM(\"TDM1 ADC Mux\", rt5665_tdm1_adc_data_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5665_tdm2_adc_data_enum, RT5665_TDM_CTRL_4,\n\tRT5665_TDM_ADC_SEL_SFT, rt5665_tdm_adc_data_src);\n\nstatic const struct snd_kcontrol_new rt5665_tdm2_adc_mux =\n\tSOC_DAPM_ENUM(\"TDM2 ADCDAT Source\", rt5665_tdm2_adc_data_enum);\n\n \nstatic const struct snd_kcontrol_new monovol_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_MONO_OUT, RT5665_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new outvol_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_LOUT, RT5665_VOL_L_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new outvol_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_LOUT, RT5665_VOL_R_SFT, 1, 1);\n\n \nstatic const struct snd_kcontrol_new mono_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_MONO_OUT, RT5665_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new hpo_switch =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5665_HP_CTRL_2,\n\t\t\t\t\tRT5665_VOL_L_SFT, 1, 0);\n\nstatic const struct snd_kcontrol_new lout_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_LOUT, RT5665_L_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new lout_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_LOUT, RT5665_R_MUTE_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new pdm_l_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_PDM_OUT_CTRL,\n\t\t\tRT5665_M_PDM1_L_SFT, 1,\t1);\n\nstatic const struct snd_kcontrol_new pdm_r_switch =\n\tSOC_DAPM_SINGLE(\"Switch\", RT5665_PDM_OUT_CTRL,\n\t\t\tRT5665_M_PDM1_R_SFT, 1,\t1);\n\nstatic int rt5665_mono_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_EN);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_AMP_CALIB_CTRL_1, 0x40,\n\t\t\t0x0);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_OUT, 0x10, 0x10);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_OUT, 0x20, 0x20);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_OUT, 0x20, 0);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_OUT, 0x10, 0);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_AMP_CALIB_CTRL_1, 0x40,\n\t\t\t0x40);\n\t\tsnd_soc_component_update_bits(component, RT5665_MONO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_DIS);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int rt5665_hp_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5665_STO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_EN);\n\t\tsnd_soc_component_write(component, RT5665_HP_LOGIC_CTRL_2, 0x0003);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_write(component, RT5665_HP_LOGIC_CTRL_2, 0x0002);\n\t\tsnd_soc_component_update_bits(component, RT5665_STO_NG2_CTRL_1,\n\t\t\tRT5665_NG2_EN_MASK, RT5665_NG2_DIS);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int rt5665_lout_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5665_DEPOP_1,\n\t\t\tRT5665_PUMP_EN, RT5665_PUMP_EN);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5665_DEPOP_1,\n\t\t\tRT5665_PUMP_EN, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n\n}\n\nstatic int set_dmic_power(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tmsleep(150);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5665_set_verf(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tswitch (w->shift) {\n\t\tcase RT5665_PWR_VREF1_BIT:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_PWR_ANLG_1,\n\t\t\t\tRT5665_PWR_FV1, 0);\n\t\t\tbreak;\n\n\t\tcase RT5665_PWR_VREF2_BIT:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_PWR_ANLG_1,\n\t\t\t\tRT5665_PWR_FV2, 0);\n\t\t\tbreak;\n\n\t\tcase RT5665_PWR_VREF3_BIT:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_PWR_ANLG_1,\n\t\t\t\tRT5665_PWR_FV3, 0);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tusleep_range(15000, 20000);\n\t\tswitch (w->shift) {\n\t\tcase RT5665_PWR_VREF1_BIT:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_PWR_ANLG_1,\n\t\t\t\tRT5665_PWR_FV1, RT5665_PWR_FV1);\n\t\t\tbreak;\n\n\t\tcase RT5665_PWR_VREF2_BIT:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_PWR_ANLG_1,\n\t\t\t\tRT5665_PWR_FV2, RT5665_PWR_FV2);\n\t\t\tbreak;\n\n\t\tcase RT5665_PWR_VREF3_BIT:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_PWR_ANLG_1,\n\t\t\t\tRT5665_PWR_FV3, RT5665_PWR_FV3);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5665_i2s_pin_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tunsigned int val1, val2, mask1 = 0, mask2 = 0;\n\n\tswitch (w->shift) {\n\tcase RT5665_PWR_I2S2_1_BIT:\n\t\tmask1 = RT5665_GP2_PIN_MASK | RT5665_GP3_PIN_MASK |\n\t\t\tRT5665_GP4_PIN_MASK | RT5665_GP5_PIN_MASK;\n\t\tval1 = RT5665_GP2_PIN_BCLK2 | RT5665_GP3_PIN_LRCK2 |\n\t\t\tRT5665_GP4_PIN_DACDAT2_1 | RT5665_GP5_PIN_ADCDAT2_1;\n\t\tbreak;\n\tcase RT5665_PWR_I2S2_2_BIT:\n\t\tmask1 = RT5665_GP2_PIN_MASK | RT5665_GP3_PIN_MASK |\n\t\t\tRT5665_GP8_PIN_MASK;\n\t\tval1 = RT5665_GP2_PIN_BCLK2 | RT5665_GP3_PIN_LRCK2 |\n\t\t\tRT5665_GP8_PIN_DACDAT2_2;\n\t\tmask2 = RT5665_GP9_PIN_MASK;\n\t\tval2 = RT5665_GP9_PIN_ADCDAT2_2;\n\t\tbreak;\n\tcase RT5665_PWR_I2S3_BIT:\n\t\tmask1 = RT5665_GP6_PIN_MASK | RT5665_GP7_PIN_MASK |\n\t\t\tRT5665_GP8_PIN_MASK;\n\t\tval1 = RT5665_GP6_PIN_BCLK3 | RT5665_GP7_PIN_LRCK3 |\n\t\t\tRT5665_GP8_PIN_DACDAT3;\n\t\tmask2 = RT5665_GP9_PIN_MASK;\n\t\tval2 = RT5665_GP9_PIN_ADCDAT3;\n\t\tbreak;\n\t}\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tif (mask1)\n\t\t\tsnd_soc_component_update_bits(component, RT5665_GPIO_CTRL_1,\n\t\t\t\t\t    mask1, val1);\n\t\tif (mask2)\n\t\t\tsnd_soc_component_update_bits(component, RT5665_GPIO_CTRL_2,\n\t\t\t\t\t    mask2, val2);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tif (mask1)\n\t\t\tsnd_soc_component_update_bits(component, RT5665_GPIO_CTRL_1,\n\t\t\t\t\t    mask1, 0);\n\t\tif (mask2)\n\t\t\tsnd_soc_component_update_bits(component, RT5665_GPIO_CTRL_2,\n\t\t\t\t\t    mask2, 0);\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget rt5665_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"LDO2\", RT5665_PWR_ANLG_3, RT5665_PWR_LDO2_BIT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL\", RT5665_PWR_ANLG_3, RT5665_PWR_PLL_BIT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Mic Det Power\", RT5665_PWR_VOL,\n\t\tRT5665_PWR_MIC_DET_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Vref1\", RT5665_PWR_ANLG_1, RT5665_PWR_VREF1_BIT, 0,\n\t\trt5665_set_verf, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"Vref2\", RT5665_PWR_ANLG_1, RT5665_PWR_VREF2_BIT, 0,\n\t\trt5665_set_verf, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"Vref3\", RT5665_PWR_ANLG_1, RT5665_PWR_VREF3_BIT, 0,\n\t\trt5665_set_verf, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"I2S1 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_I2S1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S2 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_I2S2_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S3 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_I2S3_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC STO1 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DAC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC STO2 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DAC_STO2_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC Mono L ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DAC_MONO_L_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC Mono R ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DAC_MONO_R_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO1 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_ADC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO2 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_ADC_STO2_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC Mono L ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_ADC_MONO_L_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC Mono R ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_ADC_MONO_R_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC STO1 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DMIC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC STO2 ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DMIC_STO2_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC MONO L ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DMIC_MONO_L_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC MONO R ASRC\", 1, RT5665_ASRC_1,\n\t\tRT5665_DMIC_MONO_R_ASRC_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS1\", RT5665_PWR_ANLG_2, RT5665_PWR_MB1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS2\", RT5665_PWR_ANLG_2, RT5665_PWR_MB2_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS3\", RT5665_PWR_ANLG_2, RT5665_PWR_MB3_BIT,\n\t\t0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"DMIC L1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC L2\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R2\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\tSND_SOC_DAPM_INPUT(\"IN1N\"),\n\tSND_SOC_DAPM_INPUT(\"IN2P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2N\"),\n\tSND_SOC_DAPM_INPUT(\"IN3P\"),\n\tSND_SOC_DAPM_INPUT(\"IN3N\"),\n\tSND_SOC_DAPM_INPUT(\"IN4P\"),\n\tSND_SOC_DAPM_INPUT(\"IN4N\"),\n\n\tSND_SOC_DAPM_PGA(\"DMIC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DMIC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DMIC CLK\", SND_SOC_NOPM, 0, 0,\n\t\tset_dmic_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC1 Power\", RT5665_DMIC_CTRL_1,\n\t\tRT5665_DMIC_1_EN_SFT, 0, set_dmic_power, SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC2 Power\", RT5665_DMIC_CTRL_1,\n\t\tRT5665_DMIC_2_EN_SFT, 0, set_dmic_power, SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_PGA(\"BST1\", SND_SOC_NOPM,\n\t\t0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST2\", SND_SOC_NOPM,\n\t\t0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST3\", SND_SOC_NOPM,\n\t\t0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST4\", SND_SOC_NOPM,\n\t\t0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST1 CBJ\", SND_SOC_NOPM,\n\t\t0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST1 Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST2 Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST3 Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST3_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST4 Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST4_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST1P Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST1_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST2P Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST2_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST3P Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST3_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST4P Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_BST4_P_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CBJ Power\", RT5665_PWR_ANLG_3,\n\t\tRT5665_PWR_CBJ_BIT, 0, NULL, 0),\n\n\n\t \n\tSND_SOC_DAPM_PGA(\"INL VOL\", RT5665_PWR_VOL, RT5665_PWR_IN_L_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR VOL\", RT5665_PWR_VOL, RT5665_PWR_IN_R_BIT,\n\t\t0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIX1L\", SND_SOC_NOPM, 0, 0, rt5665_rec1_l_mix,\n\t\tARRAY_SIZE(rt5665_rec1_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX1R\", SND_SOC_NOPM, 0, 0, rt5665_rec1_r_mix,\n\t\tARRAY_SIZE(rt5665_rec1_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX2L\", SND_SOC_NOPM, 0, 0, rt5665_rec2_l_mix,\n\t\tARRAY_SIZE(rt5665_rec2_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX2R\", SND_SOC_NOPM, 0, 0, rt5665_rec2_r_mix,\n\t\tARRAY_SIZE(rt5665_rec2_r_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1L Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_RM1_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1R Power\", RT5665_PWR_ANLG_2,\n\t\tRT5665_PWR_RM1_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX2L Power\", RT5665_PWR_MIXER,\n\t\tRT5665_PWR_RM2_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX2R Power\", RT5665_PWR_MIXER,\n\t\tRT5665_PWR_RM2_R_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC1 L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC1 R\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC2 L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC2 R\", NULL, SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 L Power\", RT5665_PWR_DIG_1,\n\t\tRT5665_PWR_ADC_L1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 R Power\", RT5665_PWR_DIG_1,\n\t\tRT5665_PWR_ADC_R1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 L Power\", RT5665_PWR_DIG_1,\n\t\tRT5665_PWR_ADC_L2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 R Power\", RT5665_PWR_DIG_1,\n\t\tRT5665_PWR_ADC_R2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 clock\", RT5665_CHOP_ADC,\n\t\tRT5665_CKGEN_ADC1_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 clock\", RT5665_CHOP_ADC,\n\t\tRT5665_CKGEN_ADC2_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"Stereo1 DMIC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 DMIC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_adc1l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_adc1r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_adc2l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_adc2r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_adcl_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_adcr_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 DD L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_dd_l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 DD R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto1_dd_r_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_adc_l2_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_adc_r2_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_adc_l1_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_adc_r1_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DMIC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_dmic_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DMIC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_dmic_r_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_adc_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_adc_r_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DD L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_dd_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DD R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_mono_dd_r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 DMIC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 DMIC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_adc1l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_adc1r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_adc2l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_adc2r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_adcl_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_adcr_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 DD L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_dd_l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 DD R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_sto2_dd_r_mux),\n\t \n\tSND_SOC_DAPM_SUPPLY(\"ADC Stereo1 Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_ADC_S1F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Stereo2 Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_ADC_S2F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXL\", RT5665_STO1_ADC_DIG_VOL,\n\t\tRT5665_L_MUTE_SFT, 1, rt5665_sto1_adc_l_mix,\n\t\tARRAY_SIZE(rt5665_sto1_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXR\", RT5665_STO1_ADC_DIG_VOL,\n\t\tRT5665_R_MUTE_SFT, 1, rt5665_sto1_adc_r_mix,\n\t\tARRAY_SIZE(rt5665_sto1_adc_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo2 ADC MIXL\", RT5665_STO2_ADC_DIG_VOL,\n\t\tRT5665_L_MUTE_SFT, 1, rt5665_sto2_adc_l_mix,\n\t\tARRAY_SIZE(rt5665_sto2_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo2 ADC MIXR\", RT5665_STO2_ADC_DIG_VOL,\n\t\tRT5665_R_MUTE_SFT, 1, rt5665_sto2_adc_r_mix,\n\t\tARRAY_SIZE(rt5665_sto2_adc_r_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Mono Left Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_ADC_MF_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Mono ADC MIXL\", RT5665_MONO_ADC_DIG_VOL,\n\t\tRT5665_L_MUTE_SFT, 1, rt5665_mono_adc_l_mix,\n\t\tARRAY_SIZE(rt5665_mono_adc_l_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Mono Right Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_ADC_MF_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Mono ADC MIXR\", RT5665_MONO_ADC_DIG_VOL,\n\t\tRT5665_R_MUTE_SFT, 1, rt5665_mono_adc_r_mix,\n\t\tARRAY_SIZE(rt5665_mono_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo2 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Mono ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1_1\", RT5665_PWR_DIG_1, RT5665_PWR_I2S1_1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"I2S1_2\", RT5665_PWR_DIG_1, RT5665_PWR_I2S1_2_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"I2S2_1\", RT5665_PWR_DIG_1, RT5665_PWR_I2S2_1_BIT,\n\t\t0, rt5665_i2s_pin_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMD),\n\tSND_SOC_DAPM_SUPPLY(\"I2S2_2\", RT5665_PWR_DIG_1, RT5665_PWR_I2S2_2_BIT,\n\t\t0, rt5665_i2s_pin_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMD),\n\tSND_SOC_DAPM_SUPPLY(\"I2S3\", RT5665_PWR_DIG_1, RT5665_PWR_I2S3_BIT,\n\t\t0, rt5665_i2s_pin_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMD),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC3 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC3 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_PGA(\"IF2_1 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_2 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_1 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_1 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_2 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_2 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_1 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2_2 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_PGA(\"IF3 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"IF1_1_ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_1_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1_ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_1_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1_ADC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_1_adc3_mux),\n\tSND_SOC_DAPM_PGA(\"IF1_1_ADC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MUX(\"IF1_2_ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_2_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2_ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_2_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2_ADC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_2_adc3_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2_ADC4 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if1_2_adc4_mux),\n\tSND_SOC_DAPM_MUX(\"TDM1 slot 01 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm1_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM1 slot 23 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm1_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM1 slot 45 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm1_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM1 slot 67 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm1_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM2 slot 01 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm2_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM2 slot 23 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm2_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM2 slot 45 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm2_adc_mux),\n\tSND_SOC_DAPM_MUX(\"TDM2 slot 67 Data Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_tdm2_adc_mux),\n\tSND_SOC_DAPM_MUX(\"IF2_1 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if2_1_adc_in_mux),\n\tSND_SOC_DAPM_MUX(\"IF2_2 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if2_2_adc_in_mux),\n\tSND_SOC_DAPM_MUX(\"IF3 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_if3_adc_in_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 0 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 1 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 2 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 3 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 4 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 5 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 6 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_1 7 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_1_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 0 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 1 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 2 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 3 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 4 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 5 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 6 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_2 7 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if1_2_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2_1 DAC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if2_1_dac_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2_1 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if2_1_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2_2 DAC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if2_2_dac_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2_2 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if2_2_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF3 DAC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if3_dac_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF3 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5665_if3_adc_swap_mux),\n\n\t \n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 0\", \"AIF1_1 Capture\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 1\", \"AIF1_1 Capture\",\n\t\t\t\t1, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 2\", \"AIF1_1 Capture\",\n\t\t\t\t2, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 3\", \"AIF1_1 Capture\",\n\t\t\t\t3, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 4\", \"AIF1_1 Capture\",\n\t\t\t\t4, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 5\", \"AIF1_1 Capture\",\n\t\t\t\t5, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 6\", \"AIF1_1 Capture\",\n\t\t\t\t6, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_1TX slot 7\", \"AIF1_1 Capture\",\n\t\t\t\t7, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 0\", \"AIF1_2 Capture\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 1\", \"AIF1_2 Capture\",\n\t\t\t\t1, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 2\", \"AIF1_2 Capture\",\n\t\t\t\t2, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 3\", \"AIF1_2 Capture\",\n\t\t\t\t3, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 4\", \"AIF1_2 Capture\",\n\t\t\t\t4, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 5\", \"AIF1_2 Capture\",\n\t\t\t\t5, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 6\", \"AIF1_2 Capture\",\n\t\t\t\t6, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1_2TX slot 7\", \"AIF1_2 Capture\",\n\t\t\t\t7, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2_1TX\", \"AIF2_1 Capture\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2_2TX\", \"AIF2_2 Capture\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF3TX\", \"AIF3 Capture\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF2_1RX\", \"AIF2_1 Playback\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF2_2RX\", \"AIF2_2 Playback\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF3RX\", \"AIF3 Playback\",\n\t\t\t\t0, SND_SOC_NOPM, 0, 0),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_dac_l_mix, ARRAY_SIZE(rt5665_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_dac_r_mix, ARRAY_SIZE(rt5665_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC L1 Mux\", SND_SOC_NOPM, 0, 0, &rt5665_dac_l1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R1 Mux\", SND_SOC_NOPM, 0, 0, &rt5665_dac_r1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC L2 Mux\", SND_SOC_NOPM, 0, 0, &rt5665_dac_l2_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R2 Mux\", SND_SOC_NOPM, 0, 0, &rt5665_dac_r2_mux),\n\tSND_SOC_DAPM_MUX(\"DAC L3 Mux\", SND_SOC_NOPM, 0, 0, &rt5665_dac_l3_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R3 Mux\", SND_SOC_NOPM, 0, 0, &rt5665_dac_r3_mux),\n\n\tSND_SOC_DAPM_MUX(\"DAC L1 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_alg_dac_l1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R1 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_alg_dac_r1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC L2 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_alg_dac_l2_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R2 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_alg_dac_r2_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"DAC Stereo1 Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_DAC_S1F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC Stereo2 Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_DAC_S2F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC Mono Left Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_DAC_MF_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC Mono Right Filter\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_DAC_MF_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_sto1_dac_l_mix, ARRAY_SIZE(rt5665_sto1_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_sto1_dac_r_mix, ARRAY_SIZE(rt5665_sto1_dac_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo2 DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_sto2_dac_l_mix, ARRAY_SIZE(rt5665_sto2_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo2 DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_sto2_dac_r_mix, ARRAY_SIZE(rt5665_sto2_dac_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_mono_dac_l_mix, ARRAY_SIZE(rt5665_mono_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_mono_dac_r_mix, ARRAY_SIZE(rt5665_mono_dac_r_mix)),\n\tSND_SOC_DAPM_MUX(\"DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_dig_dac_mixl_mux),\n\tSND_SOC_DAPM_MUX(\"DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5665_dig_dac_mixr_mux),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC L1\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R1\", NULL, SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DAC L2 Power\", RT5665_PWR_DIG_1,\n\t\tRT5665_PWR_DAC_L2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC R2 Power\", RT5665_PWR_DIG_1,\n\t\tRT5665_PWR_DAC_R2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_DAC(\"DAC L2\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R2\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_PGA(\"DAC1 MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC 1 Clock\", 1, RT5665_CHOP_DAC,\n\t\tRT5665_CKGEN_DAC1_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC 2 Clock\", 1, RT5665_CHOP_DAC,\n\t\tRT5665_CKGEN_DAC2_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"MONOVOL MIX\", RT5665_PWR_MIXER, RT5665_PWR_MM_BIT,\n\t\t0, rt5665_monovol_mix, ARRAY_SIZE(rt5665_monovol_mix)),\n\tSND_SOC_DAPM_MIXER(\"OUT MIXL\", RT5665_PWR_MIXER, RT5665_PWR_OM_L_BIT,\n\t\t0, rt5665_out_l_mix, ARRAY_SIZE(rt5665_out_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"OUT MIXR\", RT5665_PWR_MIXER, RT5665_PWR_OM_R_BIT,\n\t\t0, rt5665_out_r_mix, ARRAY_SIZE(rt5665_out_r_mix)),\n\n\t \n\tSND_SOC_DAPM_SWITCH(\"MONOVOL\", RT5665_PWR_VOL, RT5665_PWR_MV_BIT, 0,\n\t\t&monovol_switch),\n\tSND_SOC_DAPM_SWITCH(\"OUTVOL L\", RT5665_PWR_VOL, RT5665_PWR_OV_L_BIT, 0,\n\t\t&outvol_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"OUTVOL R\", RT5665_PWR_VOL, RT5665_PWR_OV_R_BIT, 0,\n\t\t&outvol_r_switch),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"Mono MIX\", SND_SOC_NOPM, 0,\t0, rt5665_mono_mix,\n\t\tARRAY_SIZE(rt5665_mono_mix)),\n\tSND_SOC_DAPM_MIXER(\"LOUT L MIX\", SND_SOC_NOPM, 0, 0, rt5665_lout_l_mix,\n\t\tARRAY_SIZE(rt5665_lout_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"LOUT R MIX\", SND_SOC_NOPM, 0, 0, rt5665_lout_r_mix,\n\t\tARRAY_SIZE(rt5665_lout_r_mix)),\n\tSND_SOC_DAPM_PGA_S(\"Mono Amp\", 1, RT5665_PWR_ANLG_1, RT5665_PWR_MA_BIT,\n\t\t0, rt5665_mono_event, SND_SOC_DAPM_POST_PMD |\n\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_PGA_S(\"HP Amp\", 1, SND_SOC_NOPM, 0, 0, rt5665_hp_event,\n\t\tSND_SOC_DAPM_POST_PMD | SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_PGA_S(\"LOUT Amp\", 1, RT5665_PWR_ANLG_1,\n\t\tRT5665_PWR_LM_BIT, 0, rt5665_lout_event,\n\t\tSND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD |\n\t\tSND_SOC_DAPM_POST_PMD | SND_SOC_DAPM_PRE_PMU),\n\n\tSND_SOC_DAPM_SUPPLY(\"Charge Pump\", SND_SOC_NOPM, 0, 0,\n\t\trt5665_charge_pump_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMD),\n\n\tSND_SOC_DAPM_SWITCH(\"Mono Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&mono_switch),\n\tSND_SOC_DAPM_SWITCH(\"HPO Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&hpo_switch),\n\tSND_SOC_DAPM_SWITCH(\"LOUT L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&lout_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"LOUT R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&lout_r_switch),\n\tSND_SOC_DAPM_SWITCH(\"PDM L Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&pdm_l_switch),\n\tSND_SOC_DAPM_SWITCH(\"PDM R Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&pdm_r_switch),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"PDM Power\", RT5665_PWR_DIG_2,\n\t\tRT5665_PWR_PDM1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MUX(\"PDM L Mux\", SND_SOC_NOPM,\n\t\t0, 1, &rt5665_pdm_l_mux),\n\tSND_SOC_DAPM_MUX(\"PDM R Mux\", SND_SOC_NOPM,\n\t\t0, 1, &rt5665_pdm_r_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"CLKDET SYS\", RT5665_CLK_DET, RT5665_SYS_CLK_DET,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET HP\", RT5665_CLK_DET, RT5665_HP_CLK_DET,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET MONO\", RT5665_CLK_DET, RT5665_MONO_CLK_DET,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET LOUT\", RT5665_CLK_DET, RT5665_LOUT_CLK_DET,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET\", RT5665_CLK_DET, RT5665_POW_CLK_DET,\n\t\t0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTR\"),\n\tSND_SOC_DAPM_OUTPUT(\"MONOOUT\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDML\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDMR\"),\n};\n\nstatic const struct snd_soc_dapm_route rt5665_dapm_routes[] = {\n\t \n\t{\"ADC Stereo1 Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"ADC Stereo2 Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"ADC Mono Left Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"ADC Mono Right Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"DAC Stereo1 Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"DAC Stereo2 Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"DAC Mono Left Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\t{\"DAC Mono Right Filter\", NULL, \"PLL\", is_sys_clk_from_pll},\n\n\t \n\t{\"ADC Stereo1 Filter\", NULL, \"ADC STO1 ASRC\", is_using_asrc},\n\t{\"ADC Stereo2 Filter\", NULL, \"ADC STO2 ASRC\", is_using_asrc},\n\t{\"ADC Mono Left Filter\", NULL, \"ADC Mono L ASRC\", is_using_asrc},\n\t{\"ADC Mono Right Filter\", NULL, \"ADC Mono R ASRC\", is_using_asrc},\n\t{\"DAC Mono Left Filter\", NULL, \"DAC Mono L ASRC\", is_using_asrc},\n\t{\"DAC Mono Right Filter\", NULL, \"DAC Mono R ASRC\", is_using_asrc},\n\t{\"DAC Stereo1 Filter\", NULL, \"DAC STO1 ASRC\", is_using_asrc},\n\t{\"DAC Stereo2 Filter\", NULL, \"DAC STO2 ASRC\", is_using_asrc},\n\t{\"I2S1 ASRC\", NULL, \"CLKDET\"},\n\t{\"I2S2 ASRC\", NULL, \"CLKDET\"},\n\t{\"I2S3 ASRC\", NULL, \"CLKDET\"},\n\n\t \n\t{\"Mic Det Power\", NULL, \"Vref2\"},\n\t{\"MICBIAS1\", NULL, \"Vref1\"},\n\t{\"MICBIAS1\", NULL, \"Vref2\"},\n\t{\"MICBIAS2\", NULL, \"Vref1\"},\n\t{\"MICBIAS2\", NULL, \"Vref2\"},\n\t{\"MICBIAS3\", NULL, \"Vref1\"},\n\t{\"MICBIAS3\", NULL, \"Vref2\"},\n\n\t{\"Stereo1 DMIC L Mux\", NULL, \"DMIC STO1 ASRC\"},\n\t{\"Stereo1 DMIC R Mux\", NULL, \"DMIC STO1 ASRC\"},\n\t{\"Stereo2 DMIC L Mux\", NULL, \"DMIC STO2 ASRC\"},\n\t{\"Stereo2 DMIC R Mux\", NULL, \"DMIC STO2 ASRC\"},\n\t{\"Mono DMIC L Mux\", NULL, \"DMIC MONO L ASRC\"},\n\t{\"Mono DMIC R Mux\", NULL, \"DMIC MONO R ASRC\"},\n\n\t{\"I2S1_1\", NULL, \"I2S1 ASRC\"},\n\t{\"I2S1_2\", NULL, \"I2S1 ASRC\"},\n\t{\"I2S2_1\", NULL, \"I2S2 ASRC\"},\n\t{\"I2S2_2\", NULL, \"I2S2 ASRC\"},\n\t{\"I2S3\", NULL, \"I2S3 ASRC\"},\n\n\t{\"CLKDET SYS\", NULL, \"CLKDET\"},\n\t{\"CLKDET HP\", NULL, \"CLKDET\"},\n\t{\"CLKDET MONO\", NULL, \"CLKDET\"},\n\t{\"CLKDET LOUT\", NULL, \"CLKDET\"},\n\n\t{\"IN1P\", NULL, \"LDO2\"},\n\t{\"IN2P\", NULL, \"LDO2\"},\n\t{\"IN3P\", NULL, \"LDO2\"},\n\t{\"IN4P\", NULL, \"LDO2\"},\n\n\t{\"DMIC1\", NULL, \"DMIC L1\"},\n\t{\"DMIC1\", NULL, \"DMIC R1\"},\n\t{\"DMIC2\", NULL, \"DMIC L2\"},\n\t{\"DMIC2\", NULL, \"DMIC R2\"},\n\n\t{\"BST1\", NULL, \"IN1P\"},\n\t{\"BST1\", NULL, \"IN1N\"},\n\t{\"BST1\", NULL, \"BST1 Power\"},\n\t{\"BST1\", NULL, \"BST1P Power\"},\n\t{\"BST2\", NULL, \"IN2P\"},\n\t{\"BST2\", NULL, \"IN2N\"},\n\t{\"BST2\", NULL, \"BST2 Power\"},\n\t{\"BST2\", NULL, \"BST2P Power\"},\n\t{\"BST3\", NULL, \"IN3P\"},\n\t{\"BST3\", NULL, \"IN3N\"},\n\t{\"BST3\", NULL, \"BST3 Power\"},\n\t{\"BST3\", NULL, \"BST3P Power\"},\n\t{\"BST4\", NULL, \"IN4P\"},\n\t{\"BST4\", NULL, \"IN4N\"},\n\t{\"BST4\", NULL, \"BST4 Power\"},\n\t{\"BST4\", NULL, \"BST4P Power\"},\n\t{\"BST1 CBJ\", NULL, \"IN1P\"},\n\t{\"BST1 CBJ\", NULL, \"IN1N\"},\n\t{\"BST1 CBJ\", NULL, \"CBJ Power\"},\n\t{\"CBJ Power\", NULL, \"Vref2\"},\n\n\t{\"INL VOL\", NULL, \"IN3P\"},\n\t{\"INR VOL\", NULL, \"IN3N\"},\n\n\t{\"RECMIX1L\", \"CBJ Switch\", \"BST1 CBJ\"},\n\t{\"RECMIX1L\", \"INL Switch\", \"INL VOL\"},\n\t{\"RECMIX1L\", \"INR Switch\", \"INR VOL\"},\n\t{\"RECMIX1L\", \"BST4 Switch\", \"BST4\"},\n\t{\"RECMIX1L\", \"BST3 Switch\", \"BST3\"},\n\t{\"RECMIX1L\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIX1L\", \"BST1 Switch\", \"BST1\"},\n\t{\"RECMIX1L\", NULL, \"RECMIX1L Power\"},\n\n\t{\"RECMIX1R\", \"MONOVOL Switch\", \"MONOVOL\"},\n\t{\"RECMIX1R\", \"INR Switch\", \"INR VOL\"},\n\t{\"RECMIX1R\", \"BST4 Switch\", \"BST4\"},\n\t{\"RECMIX1R\", \"BST3 Switch\", \"BST3\"},\n\t{\"RECMIX1R\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIX1R\", \"BST1 Switch\", \"BST1\"},\n\t{\"RECMIX1R\", NULL, \"RECMIX1R Power\"},\n\n\t{\"RECMIX2L\", \"CBJ Switch\", \"BST1 CBJ\"},\n\t{\"RECMIX2L\", \"INL Switch\", \"INL VOL\"},\n\t{\"RECMIX2L\", \"INR Switch\", \"INR VOL\"},\n\t{\"RECMIX2L\", \"BST4 Switch\", \"BST4\"},\n\t{\"RECMIX2L\", \"BST3 Switch\", \"BST3\"},\n\t{\"RECMIX2L\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIX2L\", \"BST1 Switch\", \"BST1\"},\n\t{\"RECMIX2L\", NULL, \"RECMIX2L Power\"},\n\n\t{\"RECMIX2R\", \"MONOVOL Switch\", \"MONOVOL\"},\n\t{\"RECMIX2R\", \"INL Switch\", \"INL VOL\"},\n\t{\"RECMIX2R\", \"INR Switch\", \"INR VOL\"},\n\t{\"RECMIX2R\", \"BST4 Switch\", \"BST4\"},\n\t{\"RECMIX2R\", \"BST3 Switch\", \"BST3\"},\n\t{\"RECMIX2R\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIX2R\", \"BST1 Switch\", \"BST1\"},\n\t{\"RECMIX2R\", NULL, \"RECMIX2R Power\"},\n\n\t{\"ADC1 L\", NULL, \"RECMIX1L\"},\n\t{\"ADC1 L\", NULL, \"ADC1 L Power\"},\n\t{\"ADC1 L\", NULL, \"ADC1 clock\"},\n\t{\"ADC1 R\", NULL, \"RECMIX1R\"},\n\t{\"ADC1 R\", NULL, \"ADC1 R Power\"},\n\t{\"ADC1 R\", NULL, \"ADC1 clock\"},\n\n\t{\"ADC2 L\", NULL, \"RECMIX2L\"},\n\t{\"ADC2 L\", NULL, \"ADC2 L Power\"},\n\t{\"ADC2 L\", NULL, \"ADC2 clock\"},\n\t{\"ADC2 R\", NULL, \"RECMIX2R\"},\n\t{\"ADC2 R\", NULL, \"ADC2 R Power\"},\n\t{\"ADC2 R\", NULL, \"ADC2 clock\"},\n\n\t{\"DMIC L1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC L1\", NULL, \"DMIC1 Power\"},\n\t{\"DMIC R1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC R1\", NULL, \"DMIC1 Power\"},\n\t{\"DMIC L2\", NULL, \"DMIC CLK\"},\n\t{\"DMIC L2\", NULL, \"DMIC2 Power\"},\n\t{\"DMIC R2\", NULL, \"DMIC CLK\"},\n\t{\"DMIC R2\", NULL, \"DMIC2 Power\"},\n\n\t{\"Stereo1 DMIC L Mux\", \"DMIC1\", \"DMIC L1\"},\n\t{\"Stereo1 DMIC L Mux\", \"DMIC2\", \"DMIC L2\"},\n\n\t{\"Stereo1 DMIC R Mux\", \"DMIC1\", \"DMIC R1\"},\n\t{\"Stereo1 DMIC R Mux\", \"DMIC2\", \"DMIC R2\"},\n\n\t{\"Mono DMIC L Mux\", \"DMIC1 L\", \"DMIC L1\"},\n\t{\"Mono DMIC L Mux\", \"DMIC2 L\", \"DMIC L2\"},\n\n\t{\"Mono DMIC R Mux\", \"DMIC1 R\", \"DMIC R1\"},\n\t{\"Mono DMIC R Mux\", \"DMIC2 R\", \"DMIC R2\"},\n\n\t{\"Stereo2 DMIC L Mux\", \"DMIC1\", \"DMIC L1\"},\n\t{\"Stereo2 DMIC L Mux\", \"DMIC2\", \"DMIC L2\"},\n\n\t{\"Stereo2 DMIC R Mux\", \"DMIC1\", \"DMIC R1\"},\n\t{\"Stereo2 DMIC R Mux\", \"DMIC2\", \"DMIC R2\"},\n\n\t{\"Stereo1 ADC L Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo1 ADC L Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Stereo1 ADC L Mux\", \"ADC2 L\", \"ADC2 L\"},\n\t{\"Stereo1 ADC L Mux\", \"ADC2 R\", \"ADC2 R\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC2 L\", \"ADC2 L\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC2 R\", \"ADC2 R\"},\n\n\t{\"Stereo1 DD L Mux\", \"STO2 DAC\", \"Stereo2 DAC MIXL\"},\n\t{\"Stereo1 DD L Mux\", \"MONO DAC\", \"Mono DAC MIXL\"},\n\n\t{\"Stereo1 DD R Mux\", \"STO2 DAC\", \"Stereo2 DAC MIXR\"},\n\t{\"Stereo1 DD R Mux\", \"MONO DAC\", \"Mono DAC MIXR\"},\n\n\t{\"Stereo1 ADC L1 Mux\", \"ADC\", \"Stereo1 ADC L Mux\"},\n\t{\"Stereo1 ADC L1 Mux\", \"DD Mux\", \"Stereo1 DD L Mux\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DMIC\", \"Stereo1 DMIC L Mux\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DAC MIX\", \"DAC MIXL\"},\n\n\t{\"Stereo1 ADC R1 Mux\", \"ADC\", \"Stereo1 ADC R Mux\"},\n\t{\"Stereo1 ADC R1 Mux\", \"DD Mux\", \"Stereo1 DD R Mux\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DMIC\", \"Stereo1 DMIC R Mux\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DAC MIX\", \"DAC MIXR\"},\n\n\t{\"Mono ADC L Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Mono ADC L Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Mono ADC L Mux\", \"ADC2 L\", \"ADC2 L\"},\n\t{\"Mono ADC L Mux\", \"ADC2 R\", \"ADC2 R\"},\n\n\t{\"Mono ADC R Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Mono ADC R Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Mono ADC R Mux\", \"ADC2 L\", \"ADC2 L\"},\n\t{\"Mono ADC R Mux\", \"ADC2 R\", \"ADC2 R\"},\n\n\t{\"Mono DD L Mux\", \"STO2 DAC\", \"Stereo2 DAC MIXL\"},\n\t{\"Mono DD L Mux\", \"MONO DAC\", \"Mono DAC MIXL\"},\n\n\t{\"Mono DD R Mux\", \"STO2 DAC\", \"Stereo2 DAC MIXR\"},\n\t{\"Mono DD R Mux\", \"MONO DAC\", \"Mono DAC MIXR\"},\n\n\t{\"Mono ADC L2 Mux\", \"DMIC\", \"Mono DMIC L Mux\"},\n\t{\"Mono ADC L2 Mux\", \"DAC MIXL\", \"DAC MIXL\"},\n\t{\"Mono ADC L1 Mux\", \"DD Mux\", \"Mono DD L Mux\"},\n\t{\"Mono ADC L1 Mux\", \"ADC\",  \"Mono ADC L Mux\"},\n\n\t{\"Mono ADC R1 Mux\", \"DD Mux\", \"Mono DD R Mux\"},\n\t{\"Mono ADC R1 Mux\", \"ADC\", \"Mono ADC R Mux\"},\n\t{\"Mono ADC R2 Mux\", \"DMIC\", \"Mono DMIC R Mux\"},\n\t{\"Mono ADC R2 Mux\", \"DAC MIXR\", \"DAC MIXR\"},\n\n\t{\"Stereo2 ADC L Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo2 ADC L Mux\", \"ADC2 L\", \"ADC2 L\"},\n\t{\"Stereo2 ADC L Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Stereo2 ADC R Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo2 ADC R Mux\", \"ADC2 L\", \"ADC2 L\"},\n\t{\"Stereo2 ADC R Mux\", \"ADC1 R\", \"ADC1 R\"},\n\n\t{\"Stereo2 DD L Mux\", \"STO2 DAC\", \"Stereo2 DAC MIXL\"},\n\t{\"Stereo2 DD L Mux\", \"MONO DAC\", \"Mono DAC MIXL\"},\n\n\t{\"Stereo2 DD R Mux\", \"STO2 DAC\", \"Stereo2 DAC MIXR\"},\n\t{\"Stereo2 DD R Mux\", \"MONO DAC\", \"Mono DAC MIXR\"},\n\n\t{\"Stereo2 ADC L1 Mux\", \"ADC\", \"Stereo2 ADC L Mux\"},\n\t{\"Stereo2 ADC L1 Mux\", \"DD Mux\", \"Stereo2 DD L Mux\"},\n\t{\"Stereo2 ADC L2 Mux\", \"DMIC\", \"Stereo2 DMIC L Mux\"},\n\t{\"Stereo2 ADC L2 Mux\", \"DAC MIX\", \"DAC MIXL\"},\n\n\t{\"Stereo2 ADC R1 Mux\", \"ADC\", \"Stereo2 ADC R Mux\"},\n\t{\"Stereo2 ADC R1 Mux\", \"DD Mux\", \"Stereo2 DD R Mux\"},\n\t{\"Stereo2 ADC R2 Mux\", \"DMIC\", \"Stereo2 DMIC R Mux\"},\n\t{\"Stereo2 ADC R2 Mux\", \"DAC MIX\", \"DAC MIXR\"},\n\n\t{\"Stereo1 ADC MIXL\", \"ADC1 Switch\", \"Stereo1 ADC L1 Mux\"},\n\t{\"Stereo1 ADC MIXL\", \"ADC2 Switch\", \"Stereo1 ADC L2 Mux\"},\n\t{\"Stereo1 ADC MIXL\", NULL, \"ADC Stereo1 Filter\"},\n\n\t{\"Stereo1 ADC MIXR\", \"ADC1 Switch\", \"Stereo1 ADC R1 Mux\"},\n\t{\"Stereo1 ADC MIXR\", \"ADC2 Switch\", \"Stereo1 ADC R2 Mux\"},\n\t{\"Stereo1 ADC MIXR\", NULL, \"ADC Stereo1 Filter\"},\n\n\t{\"Mono ADC MIXL\", \"ADC1 Switch\", \"Mono ADC L1 Mux\"},\n\t{\"Mono ADC MIXL\", \"ADC2 Switch\", \"Mono ADC L2 Mux\"},\n\t{\"Mono ADC MIXL\", NULL, \"ADC Mono Left Filter\"},\n\n\t{\"Mono ADC MIXR\", \"ADC1 Switch\", \"Mono ADC R1 Mux\"},\n\t{\"Mono ADC MIXR\", \"ADC2 Switch\", \"Mono ADC R2 Mux\"},\n\t{\"Mono ADC MIXR\", NULL, \"ADC Mono Right Filter\"},\n\n\t{\"Stereo2 ADC MIXL\", \"ADC1 Switch\", \"Stereo2 ADC L1 Mux\"},\n\t{\"Stereo2 ADC MIXL\", \"ADC2 Switch\", \"Stereo2 ADC L2 Mux\"},\n\t{\"Stereo2 ADC MIXL\", NULL, \"ADC Stereo2 Filter\"},\n\n\t{\"Stereo2 ADC MIXR\", \"ADC1 Switch\", \"Stereo2 ADC R1 Mux\"},\n\t{\"Stereo2 ADC MIXR\", \"ADC2 Switch\", \"Stereo2 ADC R2 Mux\"},\n\t{\"Stereo2 ADC MIXR\", NULL, \"ADC Stereo2 Filter\"},\n\n\t{\"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXL\"},\n\t{\"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXR\"},\n\t{\"Stereo2 ADC MIX\", NULL, \"Stereo2 ADC MIXL\"},\n\t{\"Stereo2 ADC MIX\", NULL, \"Stereo2 ADC MIXR\"},\n\t{\"Mono ADC MIX\", NULL, \"Mono ADC MIXL\"},\n\t{\"Mono ADC MIX\", NULL, \"Mono ADC MIXR\"},\n\n\t{\"IF1_1_ADC1 Mux\", \"STO1 ADC\", \"Stereo1 ADC MIX\"},\n\t{\"IF1_1_ADC1 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC\"},\n\t{\"IF1_1_ADC2 Mux\", \"STO2 ADC\", \"Stereo2 ADC MIX\"},\n\t{\"IF1_1_ADC2 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC\"},\n\t{\"IF1_1_ADC3 Mux\", \"MONO ADC\", \"Mono ADC MIX\"},\n\t{\"IF1_1_ADC3 Mux\", \"IF3 DAC\", \"IF3 DAC\"},\n\t{\"IF1_1_ADC4\", NULL, \"DAC1 MIX\"},\n\n\t{\"IF1_2_ADC1 Mux\", \"STO1 ADC\", \"Stereo1 ADC MIX\"},\n\t{\"IF1_2_ADC1 Mux\", \"IF1 DAC\", \"IF1 DAC1\"},\n\t{\"IF1_2_ADC2 Mux\", \"STO2 ADC\", \"Stereo2 ADC MIX\"},\n\t{\"IF1_2_ADC2 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC\"},\n\t{\"IF1_2_ADC3 Mux\", \"MONO ADC\", \"Mono ADC MIX\"},\n\t{\"IF1_2_ADC3 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC\"},\n\t{\"IF1_2_ADC4 Mux\", \"DAC1\", \"DAC1 MIX\"},\n\t{\"IF1_2_ADC4 Mux\", \"IF3 DAC\", \"IF3 DAC\"},\n\n\t{\"TDM1 slot 01 Data Mux\", \"1234\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"1243\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"1324\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"1342\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"1432\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"1423\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"2134\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"2143\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"2314\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"2341\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"2431\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"2413\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"3124\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"3142\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"3214\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"3241\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"3412\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"3421\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 01 Data Mux\", \"4123\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 01 Data Mux\", \"4132\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 01 Data Mux\", \"4213\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 01 Data Mux\", \"4231\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 01 Data Mux\", \"4312\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 01 Data Mux\", \"4321\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 01 Data Mux\", NULL, \"I2S1_1\"},\n\n\t{\"TDM1 slot 23 Data Mux\", \"1234\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"1243\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"1324\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"1342\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"1432\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 23 Data Mux\", \"1423\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 23 Data Mux\", \"2134\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"2143\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"2314\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"2341\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"2431\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 23 Data Mux\", \"2413\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 23 Data Mux\", \"3124\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"3142\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"3214\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"3241\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"3412\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 23 Data Mux\", \"3421\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 23 Data Mux\", \"4123\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"4132\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"4213\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"4231\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"4312\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", \"4321\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 23 Data Mux\", NULL, \"I2S1_1\"},\n\n\t{\"TDM1 slot 45 Data Mux\", \"1234\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"1243\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 45 Data Mux\", \"1324\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"1342\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 45 Data Mux\", \"1432\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"1423\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"2134\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"2143\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 45 Data Mux\", \"2314\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"2341\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 45 Data Mux\", \"2431\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"2413\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"3124\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"3142\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 45 Data Mux\", \"3214\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"3241\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 45 Data Mux\", \"3412\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"3421\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"4123\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"4132\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"4213\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"4231\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"4312\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", \"4321\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 45 Data Mux\", NULL, \"I2S1_1\"},\n\n\t{\"TDM1 slot 67 Data Mux\", \"1234\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 67 Data Mux\", \"1243\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"1324\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 67 Data Mux\", \"1342\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"1432\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"1423\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"2134\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 67 Data Mux\", \"2143\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"2314\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 67 Data Mux\", \"2341\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"2431\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"2413\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"3124\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 67 Data Mux\", \"3142\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"3214\", \"IF1_1_ADC4\"},\n\t{\"TDM1 slot 67 Data Mux\", \"3241\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"3412\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"3421\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"4123\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"4132\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"4213\", \"IF1_1_ADC3 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"4231\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"4312\", \"IF1_1_ADC2 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", \"4321\", \"IF1_1_ADC1 Mux\"},\n\t{\"TDM1 slot 67 Data Mux\", NULL, \"I2S1_1\"},\n\n\n\t{\"TDM2 slot 01 Data Mux\", \"1234\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"1243\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"1324\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"1342\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"1432\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"1423\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"2134\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"2143\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"2314\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"2341\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"2431\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"2413\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"3124\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"3142\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"3214\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"3241\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"3412\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"3421\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"4123\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"4132\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"4213\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"4231\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"4312\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", \"4321\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 01 Data Mux\", NULL, \"I2S1_2\"},\n\n\t{\"TDM2 slot 23 Data Mux\", \"1234\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"1243\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"1324\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"1342\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"1432\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"1423\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"2134\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"2143\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"2314\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"2341\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"2431\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"2413\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"3124\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"3142\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"3214\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"3241\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"3412\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"3421\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"4123\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"4132\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"4213\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"4231\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"4312\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", \"4321\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 23 Data Mux\", NULL, \"I2S1_2\"},\n\n\t{\"TDM2 slot 45 Data Mux\", \"1234\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"1243\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"1324\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"1342\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"1432\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"1423\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"2134\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"2143\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"2314\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"2341\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"2431\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"2413\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"3124\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"3142\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"3214\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"3241\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"3412\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"3421\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"4123\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"4132\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"4213\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"4231\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"4312\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", \"4321\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 45 Data Mux\", NULL, \"I2S1_2\"},\n\n\t{\"TDM2 slot 67 Data Mux\", \"1234\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"1243\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"1324\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"1342\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"1432\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"1423\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"2134\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"2143\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"2314\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"2341\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"2431\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"2413\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"3124\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"3142\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"3214\", \"IF1_2_ADC4 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"3241\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"3412\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"3421\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"4123\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"4132\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"4213\", \"IF1_2_ADC3 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"4231\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"4312\", \"IF1_2_ADC2 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", \"4321\", \"IF1_2_ADC1 Mux\"},\n\t{\"TDM2 slot 67 Data Mux\", NULL, \"I2S1_2\"},\n\n\t{\"IF1_1 0 ADC Swap Mux\", \"L/R\", \"TDM1 slot 01 Data Mux\"},\n\t{\"IF1_1 0 ADC Swap Mux\", \"L/L\", \"TDM1 slot 01 Data Mux\"},\n\t{\"IF1_1 1 ADC Swap Mux\", \"R/L\", \"TDM1 slot 01 Data Mux\"},\n\t{\"IF1_1 1 ADC Swap Mux\", \"R/R\", \"TDM1 slot 01 Data Mux\"},\n\t{\"IF1_1 2 ADC Swap Mux\", \"L/R\", \"TDM1 slot 23 Data Mux\"},\n\t{\"IF1_1 2 ADC Swap Mux\", \"R/L\", \"TDM1 slot 23 Data Mux\"},\n\t{\"IF1_1 3 ADC Swap Mux\", \"L/L\", \"TDM1 slot 23 Data Mux\"},\n\t{\"IF1_1 3 ADC Swap Mux\", \"R/R\", \"TDM1 slot 23 Data Mux\"},\n\t{\"IF1_1 4 ADC Swap Mux\", \"L/R\", \"TDM1 slot 45 Data Mux\"},\n\t{\"IF1_1 4 ADC Swap Mux\", \"R/L\", \"TDM1 slot 45 Data Mux\"},\n\t{\"IF1_1 5 ADC Swap Mux\", \"L/L\", \"TDM1 slot 45 Data Mux\"},\n\t{\"IF1_1 5 ADC Swap Mux\", \"R/R\", \"TDM1 slot 45 Data Mux\"},\n\t{\"IF1_1 6 ADC Swap Mux\", \"L/R\", \"TDM1 slot 67 Data Mux\"},\n\t{\"IF1_1 6 ADC Swap Mux\", \"R/L\", \"TDM1 slot 67 Data Mux\"},\n\t{\"IF1_1 7 ADC Swap Mux\", \"L/L\", \"TDM1 slot 67 Data Mux\"},\n\t{\"IF1_1 7 ADC Swap Mux\", \"R/R\", \"TDM1 slot 67 Data Mux\"},\n\t{\"IF1_2 0 ADC Swap Mux\", \"L/R\", \"TDM2 slot 01 Data Mux\"},\n\t{\"IF1_2 0 ADC Swap Mux\", \"R/L\", \"TDM2 slot 01 Data Mux\"},\n\t{\"IF1_2 1 ADC Swap Mux\", \"L/L\", \"TDM2 slot 01 Data Mux\"},\n\t{\"IF1_2 1 ADC Swap Mux\", \"R/R\", \"TDM2 slot 01 Data Mux\"},\n\t{\"IF1_2 2 ADC Swap Mux\", \"L/R\", \"TDM2 slot 23 Data Mux\"},\n\t{\"IF1_2 2 ADC Swap Mux\", \"R/L\", \"TDM2 slot 23 Data Mux\"},\n\t{\"IF1_2 3 ADC Swap Mux\", \"L/L\", \"TDM2 slot 23 Data Mux\"},\n\t{\"IF1_2 3 ADC Swap Mux\", \"R/R\", \"TDM2 slot 23 Data Mux\"},\n\t{\"IF1_2 4 ADC Swap Mux\", \"L/R\", \"TDM2 slot 45 Data Mux\"},\n\t{\"IF1_2 4 ADC Swap Mux\", \"R/L\", \"TDM2 slot 45 Data Mux\"},\n\t{\"IF1_2 5 ADC Swap Mux\", \"L/L\", \"TDM2 slot 45 Data Mux\"},\n\t{\"IF1_2 5 ADC Swap Mux\", \"R/R\", \"TDM2 slot 45 Data Mux\"},\n\t{\"IF1_2 6 ADC Swap Mux\", \"L/R\", \"TDM2 slot 67 Data Mux\"},\n\t{\"IF1_2 6 ADC Swap Mux\", \"R/L\", \"TDM2 slot 67 Data Mux\"},\n\t{\"IF1_2 7 ADC Swap Mux\", \"L/L\", \"TDM2 slot 67 Data Mux\"},\n\t{\"IF1_2 7 ADC Swap Mux\", \"R/R\", \"TDM2 slot 67 Data Mux\"},\n\n\t{\"IF2_1 ADC Mux\", \"STO1 ADC\", \"Stereo1 ADC MIX\"},\n\t{\"IF2_1 ADC Mux\", \"STO2 ADC\", \"Stereo2 ADC MIX\"},\n\t{\"IF2_1 ADC Mux\", \"MONO ADC\", \"Mono ADC MIX\"},\n\t{\"IF2_1 ADC Mux\", \"IF1 DAC1\", \"IF1 DAC1\"},\n\t{\"IF2_1 ADC Mux\", \"IF1 DAC2\", \"IF1 DAC2\"},\n\t{\"IF2_1 ADC Mux\", \"IF2_2 DAC\", \"IF2_2 DAC\"},\n\t{\"IF2_1 ADC Mux\", \"IF3 DAC\", \"IF3 DAC\"},\n\t{\"IF2_1 ADC Mux\", \"DAC1 MIX\", \"DAC1 MIX\"},\n\t{\"IF2_1 ADC\", NULL, \"IF2_1 ADC Mux\"},\n\t{\"IF2_1 ADC\", NULL, \"I2S2_1\"},\n\n\t{\"IF2_2 ADC Mux\", \"STO1 ADC\", \"Stereo1 ADC MIX\"},\n\t{\"IF2_2 ADC Mux\", \"STO2 ADC\", \"Stereo2 ADC MIX\"},\n\t{\"IF2_2 ADC Mux\", \"MONO ADC\", \"Mono ADC MIX\"},\n\t{\"IF2_2 ADC Mux\", \"IF1 DAC1\", \"IF1 DAC1\"},\n\t{\"IF2_2 ADC Mux\", \"IF1 DAC2\", \"IF1 DAC2\"},\n\t{\"IF2_2 ADC Mux\", \"IF2_1 DAC\", \"IF2_1 DAC\"},\n\t{\"IF2_2 ADC Mux\", \"IF3 DAC\", \"IF3 DAC\"},\n\t{\"IF2_2 ADC Mux\", \"DAC1 MIX\", \"DAC1 MIX\"},\n\t{\"IF2_2 ADC\", NULL, \"IF2_2 ADC Mux\"},\n\t{\"IF2_2 ADC\", NULL, \"I2S2_2\"},\n\n\t{\"IF3 ADC Mux\", \"STO1 ADC\", \"Stereo1 ADC MIX\"},\n\t{\"IF3 ADC Mux\", \"STO2 ADC\", \"Stereo2 ADC MIX\"},\n\t{\"IF3 ADC Mux\", \"MONO ADC\", \"Mono ADC MIX\"},\n\t{\"IF3 ADC Mux\", \"IF1 DAC1\", \"IF1 DAC1\"},\n\t{\"IF3 ADC Mux\", \"IF1 DAC2\", \"IF1 DAC2\"},\n\t{\"IF3 ADC Mux\", \"IF2_1 DAC\", \"IF2_1 DAC\"},\n\t{\"IF3 ADC Mux\", \"IF2_2 DAC\", \"IF2_2 DAC\"},\n\t{\"IF3 ADC Mux\", \"DAC1 MIX\", \"DAC1 MIX\"},\n\t{\"IF3 ADC\", NULL, \"IF3 ADC Mux\"},\n\t{\"IF3 ADC\", NULL, \"I2S3\"},\n\n\t{\"AIF1_1TX slot 0\", NULL, \"IF1_1 0 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 1\", NULL, \"IF1_1 1 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 2\", NULL, \"IF1_1 2 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 3\", NULL, \"IF1_1 3 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 4\", NULL, \"IF1_1 4 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 5\", NULL, \"IF1_1 5 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 6\", NULL, \"IF1_1 6 ADC Swap Mux\"},\n\t{\"AIF1_1TX slot 7\", NULL, \"IF1_1 7 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 0\", NULL, \"IF1_2 0 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 1\", NULL, \"IF1_2 1 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 2\", NULL, \"IF1_2 2 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 3\", NULL, \"IF1_2 3 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 4\", NULL, \"IF1_2 4 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 5\", NULL, \"IF1_2 5 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 6\", NULL, \"IF1_2 6 ADC Swap Mux\"},\n\t{\"AIF1_2TX slot 7\", NULL, \"IF1_2 7 ADC Swap Mux\"},\n\t{\"IF2_1 ADC Swap Mux\", \"L/R\", \"IF2_1 ADC\"},\n\t{\"IF2_1 ADC Swap Mux\", \"R/L\", \"IF2_1 ADC\"},\n\t{\"IF2_1 ADC Swap Mux\", \"L/L\", \"IF2_1 ADC\"},\n\t{\"IF2_1 ADC Swap Mux\", \"R/R\", \"IF2_1 ADC\"},\n\t{\"AIF2_1TX\", NULL, \"IF2_1 ADC Swap Mux\"},\n\t{\"IF2_2 ADC Swap Mux\", \"L/R\", \"IF2_2 ADC\"},\n\t{\"IF2_2 ADC Swap Mux\", \"R/L\", \"IF2_2 ADC\"},\n\t{\"IF2_2 ADC Swap Mux\", \"L/L\", \"IF2_2 ADC\"},\n\t{\"IF2_2 ADC Swap Mux\", \"R/R\", \"IF2_2 ADC\"},\n\t{\"AIF2_2TX\", NULL, \"IF2_2 ADC Swap Mux\"},\n\t{\"IF3 ADC Swap Mux\", \"L/R\", \"IF3 ADC\"},\n\t{\"IF3 ADC Swap Mux\", \"R/L\", \"IF3 ADC\"},\n\t{\"IF3 ADC Swap Mux\", \"L/L\", \"IF3 ADC\"},\n\t{\"IF3 ADC Swap Mux\", \"R/R\", \"IF3 ADC\"},\n\t{\"AIF3TX\", NULL, \"IF3 ADC Swap Mux\"},\n\n\t{\"IF1 DAC1\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC2\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC3\", NULL, \"AIF1RX\"},\n\t{\"IF2_1 DAC Swap Mux\", \"L/R\", \"AIF2_1RX\"},\n\t{\"IF2_1 DAC Swap Mux\", \"R/L\", \"AIF2_1RX\"},\n\t{\"IF2_1 DAC Swap Mux\", \"L/L\", \"AIF2_1RX\"},\n\t{\"IF2_1 DAC Swap Mux\", \"R/R\", \"AIF2_1RX\"},\n\t{\"IF2_2 DAC Swap Mux\", \"L/R\", \"AIF2_2RX\"},\n\t{\"IF2_2 DAC Swap Mux\", \"R/L\", \"AIF2_2RX\"},\n\t{\"IF2_2 DAC Swap Mux\", \"L/L\", \"AIF2_2RX\"},\n\t{\"IF2_2 DAC Swap Mux\", \"R/R\", \"AIF2_2RX\"},\n\t{\"IF2_1 DAC\", NULL, \"IF2_1 DAC Swap Mux\"},\n\t{\"IF2_2 DAC\", NULL, \"IF2_2 DAC Swap Mux\"},\n\t{\"IF3 DAC Swap Mux\", \"L/R\", \"AIF3RX\"},\n\t{\"IF3 DAC Swap Mux\", \"R/L\", \"AIF3RX\"},\n\t{\"IF3 DAC Swap Mux\", \"L/L\", \"AIF3RX\"},\n\t{\"IF3 DAC Swap Mux\", \"R/R\", \"AIF3RX\"},\n\t{\"IF3 DAC\", NULL, \"IF3 DAC Swap Mux\"},\n\n\t{\"IF1 DAC1\", NULL, \"I2S1_1\"},\n\t{\"IF1 DAC2\", NULL, \"I2S1_1\"},\n\t{\"IF1 DAC3\", NULL, \"I2S1_1\"},\n\t{\"IF2_1 DAC\", NULL, \"I2S2_1\"},\n\t{\"IF2_2 DAC\", NULL, \"I2S2_2\"},\n\t{\"IF3 DAC\", NULL, \"I2S3\"},\n\n\t{\"IF1 DAC1 L\", NULL, \"IF1 DAC1\"},\n\t{\"IF1 DAC1 R\", NULL, \"IF1 DAC1\"},\n\t{\"IF1 DAC2 L\", NULL, \"IF1 DAC2\"},\n\t{\"IF1 DAC2 R\", NULL, \"IF1 DAC2\"},\n\t{\"IF1 DAC3 L\", NULL, \"IF1 DAC3\"},\n\t{\"IF1 DAC3 R\", NULL, \"IF1 DAC3\"},\n\t{\"IF2_1 DAC L\", NULL, \"IF2_1 DAC\"},\n\t{\"IF2_1 DAC R\", NULL, \"IF2_1 DAC\"},\n\t{\"IF2_2 DAC L\", NULL, \"IF2_2 DAC\"},\n\t{\"IF2_2 DAC R\", NULL, \"IF2_2 DAC\"},\n\t{\"IF3 DAC L\", NULL, \"IF3 DAC\"},\n\t{\"IF3 DAC R\", NULL, \"IF3 DAC\"},\n\n\t{\"DAC L1 Mux\", \"IF1 DAC1\", \"IF1 DAC1 L\"},\n\t{\"DAC L1 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC L\"},\n\t{\"DAC L1 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC L\"},\n\t{\"DAC L1 Mux\", \"IF3 DAC\", \"IF3 DAC L\"},\n\t{\"DAC L1 Mux\", NULL, \"DAC Stereo1 Filter\"},\n\n\t{\"DAC R1 Mux\", \"IF1 DAC1\", \"IF1 DAC1 R\"},\n\t{\"DAC R1 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC R\"},\n\t{\"DAC R1 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC R\"},\n\t{\"DAC R1 Mux\", \"IF3 DAC\", \"IF3 DAC R\"},\n\t{\"DAC R1 Mux\", NULL, \"DAC Stereo1 Filter\"},\n\n\t{\"DAC1 MIXL\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXL\"},\n\t{\"DAC1 MIXL\", \"DAC1 Switch\", \"DAC L1 Mux\"},\n\t{\"DAC1 MIXR\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXR\"},\n\t{\"DAC1 MIXR\", \"DAC1 Switch\", \"DAC R1 Mux\"},\n\n\t{\"DAC1 MIX\", NULL, \"DAC1 MIXL\"},\n\t{\"DAC1 MIX\", NULL, \"DAC1 MIXR\"},\n\n\t{\"DAC L2 Mux\", \"IF1 DAC2\", \"IF1 DAC2 L\"},\n\t{\"DAC L2 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC L\"},\n\t{\"DAC L2 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC L\"},\n\t{\"DAC L2 Mux\", \"IF3 DAC\", \"IF3 DAC L\"},\n\t{\"DAC L2 Mux\", \"Mono ADC MIX\", \"Mono ADC MIXL\"},\n\t{\"DAC L2 Mux\", NULL, \"DAC Mono Left Filter\"},\n\n\t{\"DAC R2 Mux\", \"IF1 DAC2\", \"IF1 DAC2 R\"},\n\t{\"DAC R2 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC R\"},\n\t{\"DAC R2 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC R\"},\n\t{\"DAC R2 Mux\", \"IF3 DAC\", \"IF3 DAC R\"},\n\t{\"DAC R2 Mux\", \"Mono ADC MIX\", \"Mono ADC MIXR\"},\n\t{\"DAC R2 Mux\", NULL, \"DAC Mono Right Filter\"},\n\n\t{\"DAC L3 Mux\", \"IF1 DAC2\", \"IF1 DAC2 L\"},\n\t{\"DAC L3 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC L\"},\n\t{\"DAC L3 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC L\"},\n\t{\"DAC L3 Mux\", \"IF3 DAC\", \"IF3 DAC L\"},\n\t{\"DAC L3 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIXL\"},\n\t{\"DAC L3 Mux\", NULL, \"DAC Stereo2 Filter\"},\n\n\t{\"DAC R3 Mux\", \"IF1 DAC2\", \"IF1 DAC2 R\"},\n\t{\"DAC R3 Mux\", \"IF2_1 DAC\", \"IF2_1 DAC R\"},\n\t{\"DAC R3 Mux\", \"IF2_2 DAC\", \"IF2_2 DAC R\"},\n\t{\"DAC R3 Mux\", \"IF3 DAC\", \"IF3 DAC R\"},\n\t{\"DAC R3 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIXR\"},\n\t{\"DAC R3 Mux\", NULL, \"DAC Stereo2 Filter\"},\n\n\t{\"Stereo1 DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Stereo1 DAC MIXL\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Stereo1 DAC MIXL\", \"DAC L2 Switch\", \"DAC L2 Mux\"},\n\t{\"Stereo1 DAC MIXL\", \"DAC R2 Switch\", \"DAC R2 Mux\"},\n\n\t{\"Stereo1 DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Stereo1 DAC MIXR\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Stereo1 DAC MIXR\", \"DAC L2 Switch\", \"DAC L2 Mux\"},\n\t{\"Stereo1 DAC MIXR\", \"DAC R2 Switch\", \"DAC R2 Mux\"},\n\n\t{\"Stereo2 DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Stereo2 DAC MIXL\", \"DAC L2 Switch\", \"DAC L2 Mux\"},\n\t{\"Stereo2 DAC MIXL\", \"DAC L3 Switch\", \"DAC L3 Mux\"},\n\n\t{\"Stereo2 DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Stereo2 DAC MIXR\", \"DAC R2 Switch\", \"DAC R2 Mux\"},\n\t{\"Stereo2 DAC MIXR\", \"DAC R3 Switch\", \"DAC R3 Mux\"},\n\n\t{\"Mono DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Mono DAC MIXL\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Mono DAC MIXL\", \"DAC L2 Switch\", \"DAC L2 Mux\"},\n\t{\"Mono DAC MIXL\", \"DAC R2 Switch\", \"DAC R2 Mux\"},\n\t{\"Mono DAC MIXR\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Mono DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Mono DAC MIXR\", \"DAC L2 Switch\", \"DAC L2 Mux\"},\n\t{\"Mono DAC MIXR\", \"DAC R2 Switch\", \"DAC R2 Mux\"},\n\n\t{\"DAC MIXL\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXL\"},\n\t{\"DAC MIXL\", \"Stereo2 DAC Mixer\", \"Stereo2 DAC MIXL\"},\n\t{\"DAC MIXL\", \"Mono DAC Mixer\", \"Mono DAC MIXL\"},\n\t{\"DAC MIXR\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXR\"},\n\t{\"DAC MIXR\", \"Stereo2 DAC Mixer\", \"Stereo2 DAC MIXR\"},\n\t{\"DAC MIXR\", \"Mono DAC Mixer\", \"Mono DAC MIXR\"},\n\n\t{\"DAC L1 Source\", \"DAC1\", \"DAC1 MIXL\"},\n\t{\"DAC L1 Source\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXL\"},\n\t{\"DAC L1 Source\", \"DMIC1\", \"DMIC L1\"},\n\t{\"DAC R1 Source\", \"DAC1\", \"DAC1 MIXR\"},\n\t{\"DAC R1 Source\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXR\"},\n\t{\"DAC R1 Source\", \"DMIC1\", \"DMIC R1\"},\n\n\t{\"DAC L2 Source\", \"DAC2\", \"DAC L2 Mux\"},\n\t{\"DAC L2 Source\", \"Mono DAC Mixer\", \"Mono DAC MIXL\"},\n\t{\"DAC L2 Source\", NULL, \"DAC L2 Power\"},\n\t{\"DAC R2 Source\", \"DAC2\", \"DAC R2 Mux\"},\n\t{\"DAC R2 Source\", \"Mono DAC Mixer\", \"Mono DAC MIXR\"},\n\t{\"DAC R2 Source\", NULL, \"DAC R2 Power\"},\n\n\t{\"DAC L1\", NULL, \"DAC L1 Source\"},\n\t{\"DAC R1\", NULL, \"DAC R1 Source\"},\n\t{\"DAC L2\", NULL, \"DAC L2 Source\"},\n\t{\"DAC R2\", NULL, \"DAC R2 Source\"},\n\n\t{\"DAC L1\", NULL, \"DAC 1 Clock\"},\n\t{\"DAC R1\", NULL, \"DAC 1 Clock\"},\n\t{\"DAC L2\", NULL, \"DAC 2 Clock\"},\n\t{\"DAC R2\", NULL, \"DAC 2 Clock\"},\n\n\t{\"MONOVOL MIX\", \"DAC L2 Switch\", \"DAC L2\"},\n\t{\"MONOVOL MIX\", \"RECMIX2L Switch\", \"RECMIX2L\"},\n\t{\"MONOVOL MIX\", \"BST1 Switch\", \"BST1\"},\n\t{\"MONOVOL MIX\", \"BST2 Switch\", \"BST2\"},\n\t{\"MONOVOL MIX\", \"BST3 Switch\", \"BST3\"},\n\n\t{\"OUT MIXL\", \"DAC L2 Switch\", \"DAC L2\"},\n\t{\"OUT MIXL\", \"INL Switch\", \"INL VOL\"},\n\t{\"OUT MIXL\", \"BST1 Switch\", \"BST1\"},\n\t{\"OUT MIXL\", \"BST2 Switch\", \"BST2\"},\n\t{\"OUT MIXL\", \"BST3 Switch\", \"BST3\"},\n\t{\"OUT MIXR\", \"DAC R2 Switch\", \"DAC R2\"},\n\t{\"OUT MIXR\", \"INR Switch\", \"INR VOL\"},\n\t{\"OUT MIXR\", \"BST2 Switch\", \"BST2\"},\n\t{\"OUT MIXR\", \"BST3 Switch\", \"BST3\"},\n\t{\"OUT MIXR\", \"BST4 Switch\", \"BST4\"},\n\n\t{\"MONOVOL\", \"Switch\", \"MONOVOL MIX\"},\n\t{\"Mono MIX\", \"DAC L2 Switch\", \"DAC L2\"},\n\t{\"Mono MIX\", \"MONOVOL Switch\", \"MONOVOL\"},\n\t{\"Mono Amp\", NULL, \"Mono MIX\"},\n\t{\"Mono Amp\", NULL, \"Vref2\"},\n\t{\"Mono Amp\", NULL, \"Vref3\"},\n\t{\"Mono Amp\", NULL, \"CLKDET SYS\"},\n\t{\"Mono Amp\", NULL, \"CLKDET MONO\"},\n\t{\"Mono Playback\", \"Switch\", \"Mono Amp\"},\n\t{\"MONOOUT\", NULL, \"Mono Playback\"},\n\n\t{\"HP Amp\", NULL, \"DAC L1\"},\n\t{\"HP Amp\", NULL, \"DAC R1\"},\n\t{\"HP Amp\", NULL, \"Charge Pump\"},\n\t{\"HP Amp\", NULL, \"CLKDET SYS\"},\n\t{\"HP Amp\", NULL, \"CLKDET HP\"},\n\t{\"HP Amp\", NULL, \"CBJ Power\"},\n\t{\"HP Amp\", NULL, \"Vref2\"},\n\t{\"HPO Playback\", \"Switch\", \"HP Amp\"},\n\t{\"HPOL\", NULL, \"HPO Playback\"},\n\t{\"HPOR\", NULL, \"HPO Playback\"},\n\n\t{\"OUTVOL L\", \"Switch\", \"OUT MIXL\"},\n\t{\"OUTVOL R\", \"Switch\", \"OUT MIXR\"},\n\t{\"LOUT L MIX\", \"DAC L2 Switch\", \"DAC L2\"},\n\t{\"LOUT L MIX\", \"OUTVOL L Switch\", \"OUTVOL L\"},\n\t{\"LOUT R MIX\", \"DAC R2 Switch\", \"DAC R2\"},\n\t{\"LOUT R MIX\", \"OUTVOL R Switch\", \"OUTVOL R\"},\n\t{\"LOUT Amp\", NULL, \"LOUT L MIX\"},\n\t{\"LOUT Amp\", NULL, \"LOUT R MIX\"},\n\t{\"LOUT Amp\", NULL, \"Vref1\"},\n\t{\"LOUT Amp\", NULL, \"Vref2\"},\n\t{\"LOUT Amp\", NULL, \"CLKDET SYS\"},\n\t{\"LOUT Amp\", NULL, \"CLKDET LOUT\"},\n\t{\"LOUT L Playback\", \"Switch\", \"LOUT Amp\"},\n\t{\"LOUT R Playback\", \"Switch\", \"LOUT Amp\"},\n\t{\"LOUTL\", NULL, \"LOUT L Playback\"},\n\t{\"LOUTR\", NULL, \"LOUT R Playback\"},\n\n\t{\"PDM L Mux\", \"Mono DAC\", \"Mono DAC MIXL\"},\n\t{\"PDM L Mux\", \"Stereo1 DAC\", \"Stereo1 DAC MIXL\"},\n\t{\"PDM L Mux\", \"Stereo2 DAC\", \"Stereo2 DAC MIXL\"},\n\t{\"PDM L Mux\", NULL, \"PDM Power\"},\n\t{\"PDM R Mux\", \"Mono DAC\", \"Mono DAC MIXR\"},\n\t{\"PDM R Mux\", \"Stereo1 DAC\", \"Stereo1 DAC MIXR\"},\n\t{\"PDM R Mux\", \"Stereo2 DAC\", \"Stereo2 DAC MIXR\"},\n\t{\"PDM R Mux\", NULL, \"PDM Power\"},\n\t{\"PDM L Playback\", \"Switch\", \"PDM L Mux\"},\n\t{\"PDM R Playback\", \"Switch\", \"PDM R Mux\"},\n\t{\"PDML\", NULL, \"PDM L Playback\"},\n\t{\"PDMR\", NULL, \"PDM R Playback\"},\n};\n\nstatic int rt5665_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,\n\t\t\tunsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tunsigned int val = 0;\n\n\tif (rx_mask || tx_mask)\n\t\tval |= RT5665_I2S1_MODE_TDM;\n\n\tswitch (slots) {\n\tcase 4:\n\t\tval |= RT5665_TDM_IN_CH_4;\n\t\tval |= RT5665_TDM_OUT_CH_4;\n\t\tbreak;\n\tcase 6:\n\t\tval |= RT5665_TDM_IN_CH_6;\n\t\tval |= RT5665_TDM_OUT_CH_6;\n\t\tbreak;\n\tcase 8:\n\t\tval |= RT5665_TDM_IN_CH_8;\n\t\tval |= RT5665_TDM_OUT_CH_8;\n\t\tbreak;\n\tcase 2:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (slot_width) {\n\tcase 20:\n\t\tval |= RT5665_TDM_IN_LEN_20;\n\t\tval |= RT5665_TDM_OUT_LEN_20;\n\t\tbreak;\n\tcase 24:\n\t\tval |= RT5665_TDM_IN_LEN_24;\n\t\tval |= RT5665_TDM_OUT_LEN_24;\n\t\tbreak;\n\tcase 32:\n\t\tval |= RT5665_TDM_IN_LEN_32;\n\t\tval |= RT5665_TDM_OUT_LEN_32;\n\t\tbreak;\n\tcase 16:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5665_TDM_CTRL_1,\n\t\tRT5665_I2S1_MODE_MASK | RT5665_TDM_IN_CH_MASK |\n\t\tRT5665_TDM_OUT_CH_MASK | RT5665_TDM_IN_LEN_MASK |\n\t\tRT5665_TDM_OUT_LEN_MASK, val);\n\n\treturn 0;\n}\n\n\nstatic int rt5665_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\tunsigned int val_len = 0, val_clk, reg_clk, mask_clk, val_bits = 0x0100;\n\tint pre_div, frame_size;\n\n\trt5665->lrck[dai->id] = params_rate(params);\n\tpre_div = rl6231_get_clk_info(rt5665->sysclk, rt5665->lrck[dai->id]);\n\tif (pre_div < 0) {\n\t\tdev_warn(component->dev, \"Force using PLL\");\n\t\tsnd_soc_component_set_pll(component, 0, RT5665_PLL1_S_MCLK,\n\t\t\trt5665->sysclk,\trt5665->lrck[dai->id] * 512);\n\t\tsnd_soc_component_set_sysclk(component, RT5665_SCLK_S_PLL1, 0,\n\t\t\trt5665->lrck[dai->id] * 512, 0);\n\t\tpre_div = 1;\n\t}\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\", frame_size);\n\t\treturn -EINVAL;\n\t}\n\n\tdev_dbg(dai->dev, \"lrck is %dHz and pre_div is %d for iis %d\\n\",\n\t\t\t\trt5665->lrck[dai->id], pre_div, dai->id);\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tval_bits = 0x0100;\n\t\tbreak;\n\tcase 20:\n\t\tval_len |= RT5665_I2S_DL_20;\n\t\tval_bits = 0x1300;\n\t\tbreak;\n\tcase 24:\n\t\tval_len |= RT5665_I2S_DL_24;\n\t\tval_bits = 0x2500;\n\t\tbreak;\n\tcase 8:\n\t\tval_len |= RT5665_I2S_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5665_AIF1_1:\n\tcase RT5665_AIF1_2:\n\t\tif (params_channels(params) > 2)\n\t\t\trt5665_set_tdm_slot(dai, 0xf, 0xf,\n\t\t\t\tparams_channels(params), params_width(params));\n\t\treg_clk = RT5665_ADDA_CLK_1;\n\t\tmask_clk = RT5665_I2S_PD1_MASK;\n\t\tval_clk = pre_div << RT5665_I2S_PD1_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S1_SDP,\n\t\t\tRT5665_I2S_DL_MASK, val_len);\n\t\tbreak;\n\tcase RT5665_AIF2_1:\n\tcase RT5665_AIF2_2:\n\t\treg_clk = RT5665_ADDA_CLK_2;\n\t\tmask_clk = RT5665_I2S_PD2_MASK;\n\t\tval_clk = pre_div << RT5665_I2S_PD2_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S2_SDP,\n\t\t\tRT5665_I2S_DL_MASK, val_len);\n\t\tbreak;\n\tcase RT5665_AIF3:\n\t\treg_clk = RT5665_ADDA_CLK_2;\n\t\tmask_clk = RT5665_I2S_PD3_MASK;\n\t\tval_clk = pre_div << RT5665_I2S_PD3_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S3_SDP,\n\t\t\tRT5665_I2S_DL_MASK, val_len);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, reg_clk, mask_clk, val_clk);\n\tsnd_soc_component_update_bits(component, RT5665_STO1_DAC_SIL_DET, 0x3700, val_bits);\n\n\tswitch (rt5665->lrck[dai->id]) {\n\tcase 192000:\n\t\tsnd_soc_component_update_bits(component, RT5665_ADDA_CLK_1,\n\t\t\tRT5665_DAC_OSR_MASK | RT5665_ADC_OSR_MASK,\n\t\t\tRT5665_DAC_OSR_32 | RT5665_ADC_OSR_32);\n\t\tbreak;\n\tcase 96000:\n\t\tsnd_soc_component_update_bits(component, RT5665_ADDA_CLK_1,\n\t\t\tRT5665_DAC_OSR_MASK | RT5665_ADC_OSR_MASK,\n\t\t\tRT5665_DAC_OSR_64 | RT5665_ADC_OSR_64);\n\t\tbreak;\n\tdefault:\n\t\tsnd_soc_component_update_bits(component, RT5665_ADDA_CLK_1,\n\t\t\tRT5665_DAC_OSR_MASK | RT5665_ADC_OSR_MASK,\n\t\t\tRT5665_DAC_OSR_128 | RT5665_ADC_OSR_128);\n\t\tbreak;\n\t}\n\n\tif (rt5665->master[RT5665_AIF2_1] || rt5665->master[RT5665_AIF2_2]) {\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S_M_CLK_CTRL_1,\n\t\t\tRT5665_I2S2_M_PD_MASK, pre_div << RT5665_I2S2_M_PD_SFT);\n\t}\n\tif (rt5665->master[RT5665_AIF3]) {\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S_M_CLK_CTRL_1,\n\t\t\tRT5665_I2S3_M_PD_MASK, pre_div << RT5665_I2S3_M_PD_SFT);\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5665_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5665->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\treg_val |= RT5665_I2S_MS_S;\n\t\trt5665->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5665_I2S_BP_INV;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5665_I2S_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5665_I2S_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5665_I2S_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5665_AIF1_1:\n\tcase RT5665_AIF1_2:\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S1_SDP,\n\t\t\tRT5665_I2S_MS_MASK | RT5665_I2S_BP_MASK |\n\t\t\tRT5665_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5665_AIF2_1:\n\tcase RT5665_AIF2_2:\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S2_SDP,\n\t\t\tRT5665_I2S_MS_MASK | RT5665_I2S_BP_MASK |\n\t\t\tRT5665_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5665_AIF3:\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S3_SDP,\n\t\t\tRT5665_I2S_MS_MASK | RT5665_I2S_BP_MASK |\n\t\t\tRT5665_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int rt5665_set_component_sysclk(struct snd_soc_component *component, int clk_id,\n\t\t\t\t   int source, unsigned int freq, int dir)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0, src = 0;\n\n\tif (freq == rt5665->sysclk && clk_id == rt5665->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5665_SCLK_S_MCLK:\n\t\treg_val |= RT5665_SCLK_SRC_MCLK;\n\t\tsrc = RT5665_CLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5665_SCLK_S_PLL1:\n\t\treg_val |= RT5665_SCLK_SRC_PLL1;\n\t\tsrc = RT5665_CLK_SRC_PLL1;\n\t\tbreak;\n\tcase RT5665_SCLK_S_RCCLK:\n\t\treg_val |= RT5665_SCLK_SRC_RCCLK;\n\t\tsrc = RT5665_CLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\tsnd_soc_component_update_bits(component, RT5665_GLB_CLK,\n\t\tRT5665_SCLK_SRC_MASK, reg_val);\n\n\tif (rt5665->master[RT5665_AIF2_1] || rt5665->master[RT5665_AIF2_2]) {\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S_M_CLK_CTRL_1,\n\t\t\tRT5665_I2S2_SRC_MASK, src << RT5665_I2S2_SRC_SFT);\n\t}\n\tif (rt5665->master[RT5665_AIF3]) {\n\t\tsnd_soc_component_update_bits(component, RT5665_I2S_M_CLK_CTRL_1,\n\t\t\tRT5665_I2S3_SRC_MASK, src << RT5665_I2S3_SRC_SFT);\n\t}\n\n\trt5665->sysclk = freq;\n\trt5665->sysclk_src = clk_id;\n\n\tdev_dbg(component->dev, \"Sysclk is %dHz and clock id is %d\\n\", freq, clk_id);\n\n\treturn 0;\n}\n\nstatic int rt5665_set_component_pll(struct snd_soc_component *component, int pll_id,\n\t\t\t\tint source, unsigned int freq_in,\n\t\t\t\tunsigned int freq_out)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code;\n\tint ret;\n\n\tif (source == rt5665->pll_src && freq_in == rt5665->pll_in &&\n\t    freq_out == rt5665->pll_out)\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5665->pll_in = 0;\n\t\trt5665->pll_out = 0;\n\t\tsnd_soc_component_update_bits(component, RT5665_GLB_CLK,\n\t\t\tRT5665_SCLK_SRC_MASK, RT5665_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tswitch (source) {\n\tcase RT5665_PLL1_S_MCLK:\n\t\tsnd_soc_component_update_bits(component, RT5665_GLB_CLK,\n\t\t\tRT5665_PLL1_SRC_MASK, RT5665_PLL1_SRC_MCLK);\n\t\tbreak;\n\tcase RT5665_PLL1_S_BCLK1:\n\t\tsnd_soc_component_update_bits(component, RT5665_GLB_CLK,\n\t\t\t\tRT5665_PLL1_SRC_MASK, RT5665_PLL1_SRC_BCLK1);\n\t\tbreak;\n\tcase RT5665_PLL1_S_BCLK2:\n\t\tsnd_soc_component_update_bits(component, RT5665_GLB_CLK,\n\t\t\t\tRT5665_PLL1_SRC_MASK, RT5665_PLL1_SRC_BCLK2);\n\t\tbreak;\n\tcase RT5665_PLL1_S_BCLK3:\n\t\tsnd_soc_component_update_bits(component, RT5665_GLB_CLK,\n\t\t\t\tRT5665_PLL1_SRC_MASK, RT5665_PLL1_SRC_BCLK3);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL Source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\n\tret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\", freq_in);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(component->dev, \"bypass=%d m=%d n=%d k=%d\\n\",\n\t\tpll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\n\t\tpll_code.n_code, pll_code.k_code);\n\n\tsnd_soc_component_write(component, RT5665_PLL_CTRL_1,\n\t\tpll_code.n_code << RT5665_PLL_N_SFT | pll_code.k_code);\n\tsnd_soc_component_write(component, RT5665_PLL_CTRL_2,\n\t\t((pll_code.m_bp ? 0 : pll_code.m_code) << RT5665_PLL_M_SFT) |\n\t\t(pll_code.m_bp << RT5665_PLL_M_BP_SFT));\n\n\trt5665->pll_in = freq_in;\n\trt5665->pll_out = freq_out;\n\trt5665->pll_src = source;\n\n\treturn 0;\n}\n\nstatic int rt5665_set_bclk_ratio(struct snd_soc_dai *dai, unsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\tdev_dbg(component->dev, \"%s ratio=%d\\n\", __func__, ratio);\n\n\trt5665->bclk[dai->id] = ratio;\n\n\tif (ratio == 64) {\n\t\tswitch (dai->id) {\n\t\tcase RT5665_AIF2_1:\n\t\tcase RT5665_AIF2_2:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_ADDA_CLK_2,\n\t\t\t\tRT5665_I2S_BCLK_MS2_MASK,\n\t\t\t\tRT5665_I2S_BCLK_MS2_64);\n\t\t\tbreak;\n\t\tcase RT5665_AIF3:\n\t\t\tsnd_soc_component_update_bits(component, RT5665_ADDA_CLK_2,\n\t\t\t\tRT5665_I2S_BCLK_MS3_MASK,\n\t\t\t\tRT5665_I2S_BCLK_MS3_64);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5665_set_bias_level(struct snd_soc_component *component,\n\t\t\tenum snd_soc_bias_level level)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tregmap_update_bits(rt5665->regmap, RT5665_DIG_MISC,\n\t\t\tRT5665_DIG_GATE_CTRL, RT5665_DIG_GATE_CTRL);\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tregmap_update_bits(rt5665->regmap, RT5665_PWR_DIG_1,\n\t\t\tRT5665_PWR_LDO,\tRT5665_PWR_LDO);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_PWR_ANLG_1,\n\t\t\tRT5665_PWR_MB, RT5665_PWR_MB);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_DIG_MISC,\n\t\t\tRT5665_DIG_GATE_CTRL, 0);\n\t\tbreak;\n\tcase SND_SOC_BIAS_OFF:\n\t\tregmap_update_bits(rt5665->regmap, RT5665_PWR_DIG_1,\n\t\t\tRT5665_PWR_LDO, 0);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_PWR_ANLG_1,\n\t\t\tRT5665_PWR_MB, 0);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5665_probe(struct snd_soc_component *component)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\trt5665->component = component;\n\n\tschedule_delayed_work(&rt5665->calibrate_work, msecs_to_jiffies(100));\n\n\treturn 0;\n}\n\nstatic void rt5665_remove(struct snd_soc_component *component)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n\n\tregulator_bulk_disable(ARRAY_SIZE(rt5665->supplies), rt5665->supplies);\n}\n\n#ifdef CONFIG_PM\nstatic int rt5665_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5665->regmap, true);\n\tregcache_mark_dirty(rt5665->regmap);\n\treturn 0;\n}\n\nstatic int rt5665_resume(struct snd_soc_component *component)\n{\n\tstruct rt5665_priv *rt5665 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5665->regmap, false);\n\tregcache_sync(rt5665->regmap);\n\n\treturn 0;\n}\n#else\n#define rt5665_suspend NULL\n#define rt5665_resume NULL\n#endif\n\n#define RT5665_STEREO_RATES SNDRV_PCM_RATE_8000_192000\n#define RT5665_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\nstatic const struct snd_soc_dai_ops rt5665_aif_dai_ops = {\n\t.hw_params = rt5665_hw_params,\n\t.set_fmt = rt5665_set_dai_fmt,\n\t.set_tdm_slot = rt5665_set_tdm_slot,\n\t.set_bclk_ratio = rt5665_set_bclk_ratio,\n};\n\nstatic struct snd_soc_dai_driver rt5665_dai[] = {\n\t{\n\t\t.name = \"rt5665-aif1_1\",\n\t\t.id = RT5665_AIF1_1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1_1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.ops = &rt5665_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5665-aif1_2\",\n\t\t.id = RT5665_AIF1_2,\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1_2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.ops = &rt5665_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5665-aif2_1\",\n\t\t.id = RT5665_AIF2_1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2_1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2_1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.ops = &rt5665_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5665-aif2_2\",\n\t\t.id = RT5665_AIF2_2,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2_2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2_2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.ops = &rt5665_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5665-aif3\",\n\t\t.id = RT5665_AIF3,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF3 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF3 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5665_STEREO_RATES,\n\t\t\t.formats = RT5665_FORMATS,\n\t\t},\n\t\t.ops = &rt5665_aif_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_rt5665 = {\n\t.probe\t\t\t= rt5665_probe,\n\t.remove\t\t\t= rt5665_remove,\n\t.suspend\t\t= rt5665_suspend,\n\t.resume\t\t\t= rt5665_resume,\n\t.set_bias_level\t\t= rt5665_set_bias_level,\n\t.controls\t\t= rt5665_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(rt5665_snd_controls),\n\t.dapm_widgets\t\t= rt5665_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(rt5665_dapm_widgets),\n\t.dapm_routes\t\t= rt5665_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(rt5665_dapm_routes),\n\t.set_sysclk\t\t= rt5665_set_component_sysclk,\n\t.set_pll\t\t= rt5665_set_component_pll,\n\t.set_jack\t\t= rt5665_set_jack_detect,\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\n\nstatic const struct regmap_config rt5665_regmap = {\n\t.reg_bits = 16,\n\t.val_bits = 16,\n\t.max_register = 0x0400,\n\t.volatile_reg = rt5665_volatile_register,\n\t.readable_reg = rt5665_readable_register,\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = rt5665_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5665_reg),\n\t.use_single_read = true,\n\t.use_single_write = true,\n};\n\nstatic const struct i2c_device_id rt5665_i2c_id[] = {\n\t{\"rt5665\", 0},\n\t{}\n};\nMODULE_DEVICE_TABLE(i2c, rt5665_i2c_id);\n\nstatic int rt5665_parse_dt(struct rt5665_priv *rt5665, struct device *dev)\n{\n\trt5665->pdata.in1_diff = of_property_read_bool(dev->of_node,\n\t\t\t\t\t\"realtek,in1-differential\");\n\trt5665->pdata.in2_diff = of_property_read_bool(dev->of_node,\n\t\t\t\t\t\"realtek,in2-differential\");\n\trt5665->pdata.in3_diff = of_property_read_bool(dev->of_node,\n\t\t\t\t\t\"realtek,in3-differential\");\n\trt5665->pdata.in4_diff = of_property_read_bool(dev->of_node,\n\t\t\t\t\t\"realtek,in4-differential\");\n\n\tof_property_read_u32(dev->of_node, \"realtek,dmic1-data-pin\",\n\t\t&rt5665->pdata.dmic1_data_pin);\n\tof_property_read_u32(dev->of_node, \"realtek,dmic2-data-pin\",\n\t\t&rt5665->pdata.dmic2_data_pin);\n\tof_property_read_u32(dev->of_node, \"realtek,jd-src\",\n\t\t&rt5665->pdata.jd_src);\n\n\treturn 0;\n}\n\nstatic void rt5665_calibrate(struct rt5665_priv *rt5665)\n{\n\tint value, count;\n\n\tmutex_lock(&rt5665->calibrate_mutex);\n\n\tregcache_cache_bypass(rt5665->regmap, true);\n\n\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n\tregmap_write(rt5665->regmap, RT5665_BIAS_CUR_CTRL_8, 0xa602);\n\tregmap_write(rt5665->regmap, RT5665_HP_CHARGE_PUMP_1, 0x0c26);\n\tregmap_write(rt5665->regmap, RT5665_MONOMIX_IN_GAIN, 0x021f);\n\tregmap_write(rt5665->regmap, RT5665_MONO_OUT, 0x480a);\n\tregmap_write(rt5665->regmap, RT5665_PWR_MIXER, 0x083f);\n\tregmap_write(rt5665->regmap, RT5665_PWR_DIG_1, 0x0180);\n\tregmap_write(rt5665->regmap, RT5665_EJD_CTRL_1, 0x4040);\n\tregmap_write(rt5665->regmap, RT5665_HP_LOGIC_CTRL_2, 0x0000);\n\tregmap_write(rt5665->regmap, RT5665_DIG_MISC, 0x0001);\n\tregmap_write(rt5665->regmap, RT5665_MICBIAS_2, 0x0380);\n\tregmap_write(rt5665->regmap, RT5665_GLB_CLK, 0x8000);\n\tregmap_write(rt5665->regmap, RT5665_ADDA_CLK_1, 0x1000);\n\tregmap_write(rt5665->regmap, RT5665_CHOP_DAC, 0x3030);\n\tregmap_write(rt5665->regmap, RT5665_CALIB_ADC_CTRL, 0x3c05);\n\tregmap_write(rt5665->regmap, RT5665_PWR_ANLG_1, 0xaa3e);\n\tusleep_range(15000, 20000);\n\tregmap_write(rt5665->regmap, RT5665_PWR_ANLG_1, 0xfe7e);\n\tregmap_write(rt5665->regmap, RT5665_HP_CALIB_CTRL_2, 0x0321);\n\n\tregmap_write(rt5665->regmap, RT5665_HP_CALIB_CTRL_1, 0xfc00);\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5665->regmap, RT5665_HP_CALIB_STA_1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 60) {\n\t\t\tpr_err(\"HP Calibration Failure\\n\");\n\t\t\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n\t\t\tregcache_cache_bypass(rt5665->regmap, false);\n\t\t\tgoto out_unlock;\n\t\t}\n\n\t\tcount++;\n\t}\n\n\tregmap_write(rt5665->regmap, RT5665_MONO_AMP_CALIB_CTRL_1, 0x9e24);\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5665->regmap, RT5665_MONO_AMP_CALIB_STA1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 60) {\n\t\t\tpr_err(\"MONO Calibration Failure\\n\");\n\t\t\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n\t\t\tregcache_cache_bypass(rt5665->regmap, false);\n\t\t\tgoto out_unlock;\n\t\t}\n\n\t\tcount++;\n\t}\n\n\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n\tregcache_cache_bypass(rt5665->regmap, false);\n\n\tregcache_mark_dirty(rt5665->regmap);\n\tregcache_sync(rt5665->regmap);\n\n\tregmap_write(rt5665->regmap, RT5665_BIAS_CUR_CTRL_8, 0xa602);\n\tregmap_write(rt5665->regmap, RT5665_ASRC_8, 0x0120);\n\nout_unlock:\n\trt5665->calibration_done = true;\n\tmutex_unlock(&rt5665->calibrate_mutex);\n}\n\nstatic void rt5665_calibrate_handler(struct work_struct *work)\n{\n\tstruct rt5665_priv *rt5665 = container_of(work, struct rt5665_priv,\n\t\tcalibrate_work.work);\n\n\twhile (!snd_soc_card_is_instantiated(rt5665->component->card)) {\n\t\tpr_debug(\"%s\\n\", __func__);\n\t\tusleep_range(10000, 15000);\n\t}\n\n\trt5665_calibrate(rt5665);\n}\n\nstatic int rt5665_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct rt5665_platform_data *pdata = dev_get_platdata(&i2c->dev);\n\tstruct rt5665_priv *rt5665;\n\tint i, ret;\n\tunsigned int val;\n\n\trt5665 = devm_kzalloc(&i2c->dev, sizeof(struct rt5665_priv),\n\t\tGFP_KERNEL);\n\n\tif (rt5665 == NULL)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, rt5665);\n\n\tif (pdata)\n\t\trt5665->pdata = *pdata;\n\telse\n\t\trt5665_parse_dt(rt5665, &i2c->dev);\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5665->supplies); i++)\n\t\trt5665->supplies[i].supply = rt5665_supply_names[i];\n\n\tret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(rt5665->supplies),\n\t\t\t\t      rt5665->supplies);\n\tif (ret != 0) {\n\t\tdev_err(&i2c->dev, \"Failed to request supplies: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(rt5665->supplies),\n\t\t\t\t    rt5665->supplies);\n\tif (ret != 0) {\n\t\tdev_err(&i2c->dev, \"Failed to enable supplies: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\n\trt5665->gpiod_ldo1_en = devm_gpiod_get_optional(&i2c->dev,\n\t\t\t\t\t\t\t\"realtek,ldo1-en\",\n\t\t\t\t\t\t\tGPIOD_OUT_HIGH);\n\tif (IS_ERR(rt5665->gpiod_ldo1_en)) {\n\t\tdev_err(&i2c->dev, \"Failed gpio request ldo1_en\\n\");\n\t\treturn PTR_ERR(rt5665->gpiod_ldo1_en);\n\t}\n\n\t \n\tusleep_range(300000, 350000);\n\n\trt5665->regmap = devm_regmap_init_i2c(i2c, &rt5665_regmap);\n\tif (IS_ERR(rt5665->regmap)) {\n\t\tret = PTR_ERR(rt5665->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tregmap_read(rt5665->regmap, RT5665_DEVICE_ID, &val);\n\tif (val != DEVICE_ID) {\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %x is not rt5665\\n\", val);\n\t\treturn -ENODEV;\n\t}\n\n\tregmap_read(rt5665->regmap, RT5665_RESET, &val);\n\tswitch (val) {\n\tcase 0x0:\n\t\trt5665->id = CODEC_5666;\n\t\tbreak;\n\tcase 0x3:\n\tdefault:\n\t\trt5665->id = CODEC_5665;\n\t\tbreak;\n\t}\n\n\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n\n\t \n\tif (rt5665->pdata.in1_diff)\n\t\tregmap_update_bits(rt5665->regmap, RT5665_IN1_IN2,\n\t\t\tRT5665_IN1_DF_MASK, RT5665_IN1_DF_MASK);\n\tif (rt5665->pdata.in2_diff)\n\t\tregmap_update_bits(rt5665->regmap, RT5665_IN1_IN2,\n\t\t\tRT5665_IN2_DF_MASK, RT5665_IN2_DF_MASK);\n\tif (rt5665->pdata.in3_diff)\n\t\tregmap_update_bits(rt5665->regmap, RT5665_IN3_IN4,\n\t\t\tRT5665_IN3_DF_MASK, RT5665_IN3_DF_MASK);\n\tif (rt5665->pdata.in4_diff)\n\t\tregmap_update_bits(rt5665->regmap, RT5665_IN3_IN4,\n\t\t\tRT5665_IN4_DF_MASK, RT5665_IN4_DF_MASK);\n\n\t \n\tif (rt5665->pdata.dmic1_data_pin != RT5665_DMIC1_NULL ||\n\t\trt5665->pdata.dmic2_data_pin != RT5665_DMIC2_NULL) {\n\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_2,\n\t\t\tRT5665_GP9_PIN_MASK, RT5665_GP9_PIN_DMIC1_SCL);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_1,\n\t\t\t\tRT5665_GP8_PIN_MASK, RT5665_GP8_PIN_DMIC2_SCL);\n\t\tswitch (rt5665->pdata.dmic1_data_pin) {\n\t\tcase RT5665_DMIC1_DATA_IN2N:\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_DMIC_CTRL_1,\n\t\t\t\tRT5665_DMIC_1_DP_MASK, RT5665_DMIC_1_DP_IN2N);\n\t\t\tbreak;\n\n\t\tcase RT5665_DMIC1_DATA_GPIO4:\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_DMIC_CTRL_1,\n\t\t\t\tRT5665_DMIC_1_DP_MASK, RT5665_DMIC_1_DP_GPIO4);\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_1,\n\t\t\t\tRT5665_GP4_PIN_MASK, RT5665_GP4_PIN_DMIC1_SDA);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_dbg(&i2c->dev, \"no DMIC1\\n\");\n\t\t\tbreak;\n\t\t}\n\n\t\tswitch (rt5665->pdata.dmic2_data_pin) {\n\t\tcase RT5665_DMIC2_DATA_IN2P:\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_DMIC_CTRL_1,\n\t\t\t\tRT5665_DMIC_2_DP_MASK, RT5665_DMIC_2_DP_IN2P);\n\t\t\tbreak;\n\n\t\tcase RT5665_DMIC2_DATA_GPIO5:\n\t\t\tregmap_update_bits(rt5665->regmap,\n\t\t\t\tRT5665_DMIC_CTRL_1,\n\t\t\t\tRT5665_DMIC_2_DP_MASK,\n\t\t\t\tRT5665_DMIC_2_DP_GPIO5);\n\t\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_1,\n\t\t\t\tRT5665_GP5_PIN_MASK, RT5665_GP5_PIN_DMIC2_SDA);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_dbg(&i2c->dev, \"no DMIC2\\n\");\n\t\t\tbreak;\n\n\t\t}\n\t}\n\n\tregmap_write(rt5665->regmap, RT5665_HP_LOGIC_CTRL_2, 0x0002);\n\tregmap_update_bits(rt5665->regmap, RT5665_EJD_CTRL_1,\n\t\t0xf000 | RT5665_VREF_POW_MASK, 0xe000 | RT5665_VREF_POW_REG);\n\t \n\tregmap_update_bits(rt5665->regmap, RT5665_STO1_DAC_SIL_DET,\n\t\tRT5665_DEB_STO_DAC_MASK, RT5665_DEB_80_MS);\n\n\tregmap_update_bits(rt5665->regmap, RT5665_HP_CHARGE_PUMP_1,\n\t\tRT5665_PM_HP_MASK, RT5665_PM_HP_HV);\n\n\t \n\tif (rt5665->id == CODEC_5666) {\n\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_2,\n\t\t\tRT5665_GP4_PF_MASK, RT5665_GP4_PF_IN);\n\t\tregmap_update_bits(rt5665->regmap, RT5665_GPIO_CTRL_3,\n\t\t\tRT5665_GP8_PF_MASK, RT5665_GP8_PF_IN);\n\t}\n\n\t \n\tregmap_update_bits(rt5665->regmap, RT5665_PWR_ANLG_1,\n\t\tRT5665_HP_DRIVER_MASK | RT5665_LDO1_DVO_MASK,\n\t\tRT5665_HP_DRIVER_5X | RT5665_LDO1_DVO_12);\n\n\tINIT_DELAYED_WORK(&rt5665->jack_detect_work,\n\t\t\t\trt5665_jack_detect_handler);\n\tINIT_DELAYED_WORK(&rt5665->calibrate_work,\n\t\t\t\trt5665_calibrate_handler);\n\tINIT_DELAYED_WORK(&rt5665->jd_check_work,\n\t\t\t\trt5665_jd_check_handler);\n\n\tmutex_init(&rt5665->calibrate_mutex);\n\n\tif (i2c->irq) {\n\t\tret = devm_request_threaded_irq(&i2c->dev, i2c->irq, NULL,\n\t\t\trt5665_irq, IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING\n\t\t\t| IRQF_ONESHOT, \"rt5665\", rt5665);\n\t\tif (ret)\n\t\t\tdev_err(&i2c->dev, \"Failed to reguest IRQ: %d\\n\", ret);\n\n\t}\n\n\treturn devm_snd_soc_register_component(&i2c->dev,\n\t\t\t&soc_component_dev_rt5665,\n\t\t\trt5665_dai, ARRAY_SIZE(rt5665_dai));\n}\n\nstatic void rt5665_i2c_shutdown(struct i2c_client *client)\n{\n\tstruct rt5665_priv *rt5665 = i2c_get_clientdata(client);\n\n\tregmap_write(rt5665->regmap, RT5665_RESET, 0);\n}\n\n#ifdef CONFIG_OF\nstatic const struct of_device_id rt5665_of_match[] = {\n\t{.compatible = \"realtek,rt5665\"},\n\t{.compatible = \"realtek,rt5666\"},\n\t{},\n};\nMODULE_DEVICE_TABLE(of, rt5665_of_match);\n#endif\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id rt5665_acpi_match[] = {\n\t{\"10EC5665\", 0,},\n\t{\"10EC5666\", 0,},\n\t{},\n};\nMODULE_DEVICE_TABLE(acpi, rt5665_acpi_match);\n#endif\n\nstatic struct i2c_driver rt5665_i2c_driver = {\n\t.driver = {\n\t\t.name = \"rt5665\",\n\t\t.of_match_table = of_match_ptr(rt5665_of_match),\n\t\t.acpi_match_table = ACPI_PTR(rt5665_acpi_match),\n\t},\n\t.probe = rt5665_i2c_probe,\n\t.shutdown = rt5665_i2c_shutdown,\n\t.id_table = rt5665_i2c_id,\n};\nmodule_i2c_driver(rt5665_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5665 driver\");\nMODULE_AUTHOR(\"Bard Liao <bardliao@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}