.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001100000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000010000000000001000001110000100101110000000
000000000000100000000000001111001100001000011110000011
010000000000000000000011101111001000010100001100000000
110000000000000000000000001011100000000001010100000001
000000000000000000000000000000001001000101000100000000
000000000000000000000000001011001111001010000100000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 3 1
000000000000000000000110110111000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000111000000001000001100000100101100000000
000000000000000000000000000001011100001000010110000000
110000000000000101100000010001101000010100000100000000
110000000000000000000010101001000000000010100110000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110110001001010000001000000000000
000000000000000000000111010101111110000000000010000000
110010000001010000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000100100000000
000000000000000111000000000000001110000000000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000110000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000100000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000000111000000000010000100000100
110000000000000101000000000001000000000000000100000000
100000000000000000100000000000000000000001000100000000

.logic_tile 5 1
000000001100000111100110100011101011010111100000000000
000010000000001111000011101011001010001011100000000000
001000100000000000000110100000000000000000000100000000
000000000000000000000000000001000000000010000100000000
010000000000001001100110011111111010010000100000000000
010000000000000101000010111101011011000000010000000000
000000000000000011100010100011001010010111100000000000
000000000000000000100111100011101001001011100000000000
000000000000000001010110100001101101000110100000000000
000000000000000000000010001011111010001111110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100111001110010111100000000000
000000000000001101000011110001101111001011100000000000
110000000001011000000000000001001111010111100000000000
100000000000101011000010111101011111001011100000000000

.logic_tile 6 1
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000100000000
001000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100000000111100000000000000100000000
000000000000000000000000000000100000000001000100000000
000010000000000000000011001000000000000000000100000000
000000001010000000000100001111000000000010000100000010
110000000000000000000010000000000001000000100000000000
100000000000000000000000000000001100000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
001000000000000000000000000001100000010110100000000000
000000000000000111000000000000000000010110100000000000
010000000000000111000000000000000000001111000000000000
100000000000001111000011110000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000111000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
110000000000001000000000000000000000000000000101000000
100000000000000011000000001101000000000010000100000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000001101001010000001011100000000
000000000000000000000011101101010000010100000100000000
000000000000000001100010011101001000000001011100000000
000000000000000001000010001001100000010100000100000000
000000000000000001100000001000001000001000011100000000
000000000000000000000011101101001101000100100100000000
000000000000000000000110001111101000000001011100000000
000000000000000000000000001001000000010100000100000000
000000000000000000000110011101101000000001011100000000
000000000000000000000010001101000000010100000100000000
000000000000000000000000001000001001001000011100000000
000000000000000000000000001001001101000100100100000000
110000000000001000000000001000001001001000011100000000
100000000000000001000000001101001101000100100100000000

.logic_tile 2 2
000011000000000101100011000000000001000000100110000000
000000000000000000000000000000001111000000000100000000
001000000000011000000000001101101101100000000000000000
000000000000100101000000001101101111000000000010000000
010000100000000001000000000000001000000100000000000000
100001000000001111000000000000010000000000000000000000
000000000000000101100110110000001010000100000100000000
000000000000000000000010100000000000000000000100000000
000000100000000000000111000111000000000000000000000000
000001000000001101000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000000
000001000000000000000000011001001011100000000000000000
000000000000000000000010010001001010000000000000000000
110000000001010000000010010000000000000000000000000000
100000000000100000000010000000000000000000000000000000

.logic_tile 3 2
000000000000000111000000001000001101000000100010000100
000000000110000000100000000011001101000000010000100001
001000000000000000000011100000000000000000000100000000
000000000000000000000100000001000000000010000100000000
110000000000000000000000000001101100000001010000000000
110000000000000000000000000000110000000001010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000110000000
000000000011000001100110011011000001000000000000000000
000000000000100000100110011011001100010000100000000001
000010000000001000000000010000000000000000100100000000
000001000000000011000010000000001000000000000100000001
000000000000000000000010000001101100001000000000000000
000000000000000000000000000000111101001000000000000000
110000000000000000000000000000000000000000100100000000
100000001100000000000000000000001000000000000100000000

.logic_tile 4 2
000000000000001000000000000011000000000000000000000000
000000000000001111000010000000100000000001000000000000
001000000000001000000000001111011000001001010000000010
000000000000000001000000001011101011111001010000000000
010000000001000101100000011000000000000000000100000000
010000000000000001000010010011000000000010000100000000
000000000000000000000000001101011100000110100000000000
000000000000001101000000000011001111001111110000000000
000000000000000000000010100101101010001001010000000000
000000000000000000000110110000001000001001010000000000
000000000000000111000010100111000000000000000100000100
000000000000001101000000000000000000000001000100000000
000000000000000111100010100000001100000100000100000000
000000000000000000000010010000010000000000000100000000
110000000000000000000000000011000000000000000100000001
100000000000000000000000000000100000000001000100000000

.logic_tile 5 2
000000100000100000000000001001100001100000010000000000
000001000001010000000011111101001000000000000000000000
001000000000000101000110000111000000000000000100000000
000000000000000101100100000000000000000001000100100000
010001000000000111000011111101101010000110100000000000
010000000000000101000110100101111101001111110000000000
000000000000000001000010100000001110000100000100000000
000000000000000000100010110000000000000000000100000000
000000000000000000000000000111001011100000000000000000
000000000100000000000011100000101110100000000000000000
000000000000000000000000011011101011010111100000000000
000000000000000000000011000111111001001011100000000000
000000000001010111000000010000000000000000000100000000
000000000000100000100010000111000000000010000100000000
110000000000001001100000000101101010101000000000000000
100000000000000011000000000000000000101000000000000000

.logic_tile 6 2
000000000000001000000010011001111110000011100000000000
000000000000000101000010000111111000100011100000000100
001000000000000011100010110000000000001111000000000000
000000000000000000100111100000001001001111000000000000
110000000000000000010000000101101111010111100000000000
110000000000000000000000000011011001000111010000000000
000000000000001000000000011000000000010110100000000000
000000000000000001000010100001000000101001010000000000
000000000000001001000000010000011110000100000110000000
000000000000000011100011010000000000000000000100000000
000000000000000000000000010011000001100000010000000000
000000000000000000000010010000101011100000010000000000
000000000000000000000010001011000000100000010000000000
000000000000000000000111101011001001000000000000000000
110000000000001001100000010001011100101000000000000000
100000000000000111000010000000110000101000000000100000

.logic_tile 7 2
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000110000000000000010001100000000000001000000000
000000000000000101000011010000100000000000000000000000
000000000000000101000110100111000001000000001000000000
000000000100000000000010100000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000010000000010100000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000000101000000000000001000000000
000001001000000000000010000000100000000000000000000000
000000001000000000000000000101000000000000001000000000
000000000000000000000000000000001111000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000000010111001000000001011100000000
000000000000000111000010000001000000010100000100010000
001000000000001001100000000000001000001000011100000000
000000000000000001000000000101001100000100100100000000
000000000000001000000000000000001000001000011100000000
000000000000000111000000000001001001000100100100000000
000000000000000000000000010111001000000001011100000000
000000000000000000000010000101100000010100000100000000
000000000000000001100000000000001001001000011100000000
000000000000010000000000000001001000000100100100000010
000000000000000000000000000000001001001000011100000000
000000000000000000000000000101001000000100100100000000
000000000001011000000110000101101000000001011100000000
000000000000000001000000000001100000010100000100000000
110000000000000000000110000111101000000001011100000000
100000000000000000000000000101100000010100000100000000

.logic_tile 2 3
000000000000000011100110110101100000000000000100000000
000000000000000000100010100000000000000001000100000000
001000000000000000000000000101001000000010000000000000
000000000000000000000000000001011001000000000000000000
010000000000000101100011100101000000000000000100000000
110000000000000000000010000000100000000001000100000001
000000000000000101100110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000000001110000001000000000000
000000000000000000000000000111011111000010000000000000
000000000000000000000000000101111011000010000000000000
000000000000000000000000000111011011000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000001101000110010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000001001111000111001000000000100000010000000000
000000000000000101000110100101001001010000100000000000
001000000000000111000000000001011010010111100000000000
000000000000000000000000001011011010001011100000000000
010000000000000000000011100101100000000000000100000000
110000000010000111000000000000000000000001000100000000
000000000000010011100111001000000000000000000100000000
000000000000000111100100000101000000000010000100000000
000000000000000000000110000101100000000000000100000000
000000000000000000000100000000000000000001000100000000
000000000000000001100000000001011010000000010000000101
000000000000000000100010001001101000000000000010000000
000000000000000000000111000011111001010111100000000000
000000000110000000000000001111001011001011100000000000
110000000000001000000000000000011101110000000000000000
100000000000001001000000000000011110110000000000000000

.logic_tile 4 3
000000000000000101000000000000011100000100000100000000
000000000000000111100011100000000000000000000100000000
001000000000001000000110110000001010110000000000000000
000000000000000111000011100000011000110000000001000000
010000000000000000000010110000001101110000000000000000
010000000000000000000010100000011100110000000000000000
000000000000001000000010011000000000000000000100000000
000000000000000011000110100011000000000010000100000000
000000100000000101000110011011001111000110100000000000
000001000000000000000010001011011011001111110000000000
000000000000000101010000000101111110010111100000000000
000000000000001001000010010111111011001011100000000001
000000000000001000000000001111011010010111100000000000
000000000000001011000010001001001000000111010010000000
110000000000000000000110001011011001000000000000000000
100000000000000000000100001101101001000100000000000000

.logic_tile 5 3
000000000000000000000010100001100000000000000100000000
000000000110000000000000000000000000000001000100000100
001000000000000101000111000000000001000000100100000000
000000000000000101100010110000001000000000000100000000
110000000000000001100010000001100000000000000100100000
110000000000000000000100000000000000000001000100000000
000010000000000101100000001101111110101000000000000000
000001000000000001000000000101010000000000000000000000
000000000000000000000000001011111000001001010000000000
000000000000000000000000000001011110000000000000000000
000000000000000101100111001001101010000110100000000000
000000000000000000000100001011101110001111110000000000
000000000000000001000111000000011000000100000100000000
000000000000000001000000000000000000000000000100000000
110000000000000000000011110111001011000110100000000000
100000000000000000000010101001011111001111110000000000

.logic_tile 6 3
000010100110000111100000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
001000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000100000000
010000000000000001100011110101100000000000000100000000
110000000000000000000010000000100000000001000100000000
000000000000000001000010001000000000000000000100000000
000000000000000001000010000101000000000010000101000000
000000000000000000000111000000011010000011110000000000
000000000000000000000010000000010000000011110000000000
000000100000000000000000000111001100010111100000000000
000001001110000000000000001101011101000111010000000000
000000000000000011100000000000000001000000100100000000
000000000000000000100000000000001010000000000100000000
110000000000000101000000000101001110010111100000000000
100000000000000000000000000001001101001011100000000000

.logic_tile 7 3
000000000000000101000010100111000001000000001000000000
000000000000000000100100000000101011000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000001101000010110000001111000000000000000000
000000100001000000000000000001000000000000001000000000
000001000110100000000000000000100000000000000000000000
000000000000001000000010100000000001000000001000000000
000000000000000101000100000000001100000000000000000000
000010000000000000000000000000000001000000001000000000
000000001010000000000000000000001100000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001011100000000000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000001000000000000011110000001001000000000000000000
000001000000100000000000000000000001000000001000000000
000000101001000000000000000000001010000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000101000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001101000000000101000000
110000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000000
100000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000001100110001111001000000001011100000000
000000000000000000000000001011000000010100000100010000
001000000000000001100000011000001000001000011100000000
000000000000000000000010001111001000000100100100000000
000000000000000000000000011101001000000001011100000000
000000000000000000000010001011100000010100000100000000
000000000000000000000000001000001000001000011100000000
000000000000000000000000001111001001000100100100000000
000000000000000000000000001111101000000001011100000000
000000000000000000000000001011000000010100000100000000
000000000000000000000110011000001001001000011100000000
000000000000000000000011011111001000000100100100000000
000000000000001000000000001000001001001000011100000000
000000000000000001000000001011001001000100100100000000
110000000000001000000000011000001001001000011100000000
100000000000000001000011011111001101000100100100000000

.logic_tile 2 4
000000000000000000000110101101011010000000000000000000
000000001000000000000000001101010000101000000000000101
001000000000001101100110110000011110000100000100000000
000000000000000101000010100000000000000000000100000000
010000100000001101100111111011111010101000000000000000
110001000000001001000110100101000000000000000000000000
000000000000000101000111010000000000000000000000000000
000000000000000101000111110000000000000000000000000000
000011000000000000000010000001111001000010000000000001
000000000000001101000000000011101001000000000000000000
000000000000000001100111000101011000000010000000000000
000000000000000000000000001101001001000000000000000000
000000000000100000000000001011001010101000000000000000
000000000000000000000000001101100000000000000000000000
110000000000000111000000001000000000000000000100000000
100000000000000000000000001011000000000010000110000000

.logic_tile 3 4
000000000001010000000011100001001011000110100000000000
000000000000000101000010001111101001001111110000000000
001000000000000111100000010000011010000100000100000000
000000000000000111100011010000010000000000000100000000
010000000001000101100111110101100000001001000010000000
010000000010101101000011100001101011000000000000000000
000000000000000111100111100000001101001000000000000000
000000000000000001000011101011001010000100000000000000
000000100000111000000010100001100000000000000100000000
000001000000100001000100000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100010000000000010001001001010000110100000000000
000000000000100000000000000001111010001111110000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000000000000000000100000000

.logic_tile 4 4
000000000000000001000110010001100000000110000100000001
000000000000000101000011010000001011000110000100000000
001000000000000111100110110101011010010111100000000000
000000000000000000100010101101001010001011100000000000
010010000001001001000110101001111100000000010000000000
010000000110100011000010011001111110010000100000000100
000000000000000111000010101111111100001001010000000000
000000000000000000100010111101111111000000000000000000
000000000000001101000000010001000000100000010000000000
000000001010001001000011010000001000100000010000000000
000000000000000001010011110101101010001000010000000100
000000000000000000000111100011111001110100010000000000
000000000000000001100000000111111000000011100100000010
000000000000000000100010000000001101000011100100000000
110010000000000000000110111011000001000000000000000000
100000000000001001000011110011001111001001000010000100

.logic_tile 5 4
000000000001001111100000000000011011100011100000000000
000000001010101111100010000111001010010011010010000000
001000000000000000000010100000000000000000000100000000
000000000000000011000111100001000000000010000100000000
110000000000000000000000000000000000000000100100100000
110000000000000001000000000000001000000000000100000000
000000000000000111100111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000010100000000001000000001000000000000000000110000000
000000000000000000000000001101000000000010000100000000
000010100000000000000000000001100000000000000000000000
000001100000000000000000000000000000000001000000000000
000000000000000001100011100000001010000100000100000000
000000000000000000100000000000000000000000000100000000
110000000000000000000000000001011001010111100000000000
100000000001010000000000000011111001000111010000000000

.logic_tile 6 4
000000100000100111000011100000000001000000001000000000
000000000000010000100011110000001011000000000000001000
001001001000000000000000000101000000000000001000000000
000010100001011101000000000000000000000000000000000000
010000000001000101000010100101000000000000001000000000
010000001011110000100110110000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000100000000100000000000000000000000
000010000000000000000000000001001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000001100010000000000000001101000001100111000000000
000000000001000000000000000000001000110011000000000000
000010100000000000000000000000001000111100001000000000
000000100100000000000000000000000000111100000000000000
110000000000000000000110000111100000000110000100000000
100000000000000000000000000000101001000110001111000000

.logic_tile 7 4
000000000000000000000000000000001000111100001000000000
000000000000001011000000000000000000111100000000010000
001000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
110010000000000000000000000000000000000000000100100000
110000000000000000000000000011000000000010000100000100
000000001010000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000001000000000000000000010000000000001111000000000000
000010000000001001000011010000001101001111000000000000
000010000001000001000111000001000000000000000100000100
000001000000000000100100000000000000000001000100000000
000010000000001111000111100000000000010110100000000000
000000000000001011000100000111000000101001010000000000
110000000000000000000000000000000000001111000000000000
100000000000000000000000000000001110001111000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000011101000001000010110000000
110000000000000000000000000000001101001000010100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000001000000010111111101010000010100000000
000010100000000000100010000000011100010000010101000001
000000000000000000000000000000011101001100000100000000
000000000000000000000000000000001101001100000110000100
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000001101001000000001011100000000
000000000000000000000000001101000000010100000100010000
001000000000001000000010111000001000001000011100000000
000000000000000001000110001001001100000100100100000000
000000000000001000000000001000001000001000011100000000
000000000000000001000000001101001101000100100100000000
000000000000000000000010101111001000000001011100000000
000000000000000000000100001001100000010100000100000000
000000000000000001100000010001101001001000010100000000
000000000000000000000010000000101000001000010100000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001101000000000100000000
000000000000000000000110001000000001010000100100000000
000000000000000000000000001001001011100000010100000010
110000000000000000000000011000000000000000000100000000
100000000000000000000010011111000000000010000100000000

.logic_tile 2 5
000000000000000101100000000111100000000000001000000000
000000000000000000000010100000100000000000000000001000
001000000000001000000111000000011100000100101100000000
000000000000000101000100001111011100001000010100000001
110000000000000111100110110111001000010100000100000000
010000000000000000100010100000100000010100000110000001
000000000000000101100110101111001011010111100000000000
000000001100001101000000000101101110000111010000000000
000000000000000001100000011011111000100000000000000100
000000000000000000000010100011011001000000000000000000
000000000000000001100000010001101010000010000000000000
000000000000000001000010000001011011000000000000000000
000000000000000000000010110111101110000010100100000010
000000000000000000000110000000110000000010100100000100
110000000000000000000000010101111010000001010000000100
100000000000000111000010000000100000000001010010100010

.logic_tile 3 5
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001011000000000101000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110010100000000000000000010111100000000000000000000000
110000000000000000000010100000100000000001000000000000
000000000000000000000011100001011111000110100000000000
000000000000000000000000000111011000001111110000000000
000000000000000000000000000000000001000000100100000000
000001000000000000000000000000001011000000000100000000
000010100000000000000000000000000001100000010001000101
000000000000000000000000001101001111010000100010100001
000000000000001000000110100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
110000000000000000000111010000011010000100000100000000
100000000000000000000110010000010000000000000100000000

.logic_tile 4 5
000000000000000000000000010111011010000000010000000000
000000000000000000000011011101101111000000000000000000
001000000000000000000111001011011010010111100000000000
000000000000000000000000001001111110001011100000000000
010000000000000001100110111011100000101001010000000000
010000000000000000000010001011000000000000000000000000
000000000000000001100010001111101101000110100000000000
000000000000000101100011111101001111001111110000000000
000001000011000111100000011101001100010000100000000000
000000000000100001000010100011101010000000100000000000
000000000000001101000000000000011010000100000100000000
000000000000001001100010000000000000000000000100000000
000000001110000001100110000011011011000110100000000000
000000000000000111100010100111011111001111110000000000
110000000001010001100110010101100000000000000100000000
100000000000000000000011010000000000000001000100000000

.logic_tile 5 5
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001010100000000000000000000101101010101000000000000000
000000000000000000000011110000010000101000000000000000
110000000000000000000110010000000001000000100100000000
110001000000000000000011100000001110000000000100000000
000000001100000001100000000111101100010111100000000000
000000000000000111000010000011111011000111010000000000
000001000000001001000000000101100001100000010000000100
000010001010000011000011110000101001100000010000000001
000000000000000011100000011011101101010111100000000000
000000000000000000000011100011101010000111010000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000010000000001100000100000100000000
100000000000000000000100000000010000000000000100000000

.logic_tile 6 5
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
001000000000000101000000001101011110000001011100000010
000000000000000101000000001111010000010100000100000100
110010000000000001100000001000001000001000011100000000
010000000000000000000000001011001001000100100100100000
000001000000100101000000001111001000000001011100000000
000000100001010000100010101111100000010100000100100000
000000000000000000000000010111101001011110110100000000
000000000110000000000011100000101100011110110100000100
000010100000001000000000010000011100000000110000000010
000000000000000001000010000000011111000000110000100000
000010000000000000000110011101111001001100000000000000
000000000000000000000011100001101010000011000000000000
110001000000000000000110010111100001010000100100000110
100000100000000000000010000000101111010000100100000000

.logic_tile 7 5
000000000110001000000010101001011011001000000000000000
000000000000000001000110100101101001000000000000000000
001000000000101101000000001001011111000000000000000000
000000000001000001000010111111101000000001000000000000
110000000000000111000000000101000001001001000000000100
010000000000000101000000000000001000001001000000000000
000000100000000101000000011000000000000000000100000000
000000000000001101100010000001000000000010000100000001
000000100000000001100000010011011011100000000000000000
000000000000000000000011110001011100000000000000000000
000001000000000111000000011000000000001001000000000001
000010100000001101000011000011001111000110000000000001
000000000000001000000000011111101110000010000000000000
000000000000001011000010001011001010000000000000000000
110000000000001011100000010000001000000100000100000000
100000000000000011100011010000010000000000000100000001

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000101000000010110100000000000
010001000100000000000010100000100000010110100000000000
000001000000000000000000000000000001000000100100000000
000010100000000000000010100000001111000000000100000100
000000000000000000010000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000110000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
110000001100000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 10 5
000000000000000101000000010000000001000000001000000000
000000000000000000100010100000001000000000000000001000
000000000000001000000010110000000000000000001000000000
000000000000000101000110100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000001101000010110000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000001011000000000000100000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
110000000000000111100110010101001000010000010100000001
010000000000000000000010000000101010010000010100000100
000000000000001000000000000101001010010100000100000000
000000000000001001000000000000100000010100000110000110
000000000000000000000000000000001001001000010100000001
000000000000000000000011110101011000000100100110000110
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
110000000000000000000000001011100000000000000000000000
100000000000000000000000000101101111001001000000100000

.logic_tile 2 6
000000000000000001100000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000110000000011000000100101100000000
000000000000000001000000001101001000001000010110000000
010000000000000000000111010101001000010100000100000100
110000000000000000000110000000100000010100000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011110000010100100000000
000000000000000000000000000000100000000010100100000100
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000001000110000100000000
100000000000000001000000001101001001001001000101000010

.logic_tile 3 6
000100001110000000000000001000000000000000000100000000
000100000000000000000000001111000000000010000100000000
001010000000000000000000011001111010000110100000000000
000001000000010000000011000011111111001111110000000001
110000000000000000000000000000011100000100000100000000
110000000000000000000000000000010000000000000100000001
000000000000000000000010100000011010000100000100000000
000000000000000101000000000000010000000000000100000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110100000000001000000100100000000
000000000000000000000100000000001010000000000100000000
000000000000000000000010000000011110000100000100000000
000000000001000000000011100000000000000000000100000010
110000000000000101000011100111100000000000000100000100
100000000000001001000000000000000000000001000100000000

.logic_tile 4 6
000000000001010000000000001101000001010000100000000000
000000000000000101000000000001001101110000110000100000
001000000000000000000000001000000000000000000100000000
000000000000000101000000000011000000000010000100000000
010000000000000000000010000000000001000000100100000000
100000000000000101000000000000001111000000000100100000
000010100000000000010000000000000000000000000100000000
000001000000000000000000001111000000000010000100000000
000001000000100000000000001000000000000000000100000000
000000100000000000000010010111000000000010000100000000
000000000000000111000000010101001101010111100000000000
000000000000000000000010101111111110001011100000100000
000000000000000111000000000000000000000000100100000000
000000000000000000000011110000001110000000000100000000
110000000000001001000010010001011001001000000000000000
100000000000001001000010100000001111001000000000000000

.logic_tile 5 6
000000000001000101000110110000000000000000000000000000
000010000110100000000011100000000000000000000000000000
001000000000001101100111001011111001010111100000000000
000000000010000111000110110111101111000111010000000000
010010000000000111100111110001101000000110100000000000
010000000000001101000011001101111101001111110000000000
000000000000000000000000011111111110000011100100000010
000000000000001101000011001101011000000011110100000000
000000000000000000000111111111011011000111000110000000
000000000100000000000011011001101111001111000100000000
000000000000000000000011100011001010000110100000000000
000000000000001101000110011011101011001111110000100000
000000100000000001100010000101011001100000000000000000
000001000000010000000010000111001100000000000000000000
110000000000000001100011100111001111000111000100000010
100000000000001001000110000101101101001111000100000000

.logic_tile 6 6
000000000000010111000010100000000000001111000000000000
000000000000000000000000000000001100001111000000000010
001000000000000000000000000011000000000000000100000000
000000000000000101000000000000100000000001000100000001
110000000000000001100110000000000000000000100100000000
110000000000000000000010100000001101000000000100100000
000000000000000101000000000101011000000010000000000000
000000000000000000100010110011001111000000000000000000
000000000000010111000000000001011100000010000000000000
000000000000000101000011110011011110000000000000000000
000000000000000000000110100101011010100000000000000000
000000000000000000000000001001101011000000000000000000
000000000000000101000011110000011010000011110000000000
000000000000000000000010000000010000000011110000000010
110010000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000001000000001000000000
000001000000000000000010100000001011000000000000001000
001000000001010000000000010001100000000000001000000000
000000000000101101000010000000000000000000000000000000
110000000000000000000110000111001000000001011100100000
110000000000000000000010101001100000010100000101100000
000000000000001000000010100101001000100001001100100000
000000000000000001000100001101101110000100100100100000
000000000000000000000000000101101000100001001100000100
000000000000000000000000001001001110000100100110100000
000000100000000001100000000000001001001000011100000001
000000000000000000000000001101001100000100100100100100
000000000000000001000111110000001001001000011100000010
000000000000000001000110001001001001000100100100000011
110000000000000000000110000111101000000001011100000100
100000000000000000000000001101100000010100000110000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 9 6
000000000000100001000000001101111000000000100000000000
000000000001010000000011111011001111000000000000000000
001000000000001111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
010000000000000000000010100000011010000000110011000001
010000000000000000000000000000011101000000110000100100
000000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000010100000001000000010100000011110000011110010000000
000001000000000001000010010000010000000011110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010100001000000000010000100000100
000000000000001000000010010111000001001001000000000000
000000000000000101000011100011001111101001010000000010
110000001110000000000110010101011000000010000000000000
100010000000000000000011101111101101000000000000000000

.logic_tile 10 6
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000011010000011110000000000
000000000000100111000000000000010000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
001000000000000000000000000111011010010100001101000000
000000000000000000000000001101000000000001010110000000
110000000000000000000000010101001000000100100100000000
010000000000000000000010010000101001000100100110000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010000011000100000001
000000000000000000000000000000001011000011000100000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000001000000000010011011011010111100000000000
000000000000001001000010100001011011000111010000000000
001000000000000001100010001011011110111110100000000000
000000000000000111000100000001010000000001010000000000
110000100000000101000000010001101101000110100000000000
000001000000000000100010001011101100001111110000000000
000000000000001000000010010001101001010111100000000000
000000000000000011000110000111011110000111010000000000
000000000000101011100000000000011010000100000100000001
000000001011000001000010010000000000000000000100000000
000000000000001001000000000000001110110000000000000001
000000000000000011000000000000011011110000000000000000
000000000000000000000110000000011100000100000100000000
000000000000001101000011110000000000000000000100000000
110000000000000000000110001001101010010111100000000000
100000000000000001000000000111001111001011100000000000

.logic_tile 3 7
000000000000000111000010100101101100010111100000000000
000000000000000000000100000011001011001011100000000000
001000000000000111000010100000000001000000100100000000
000000000000000000100110110000001000000000000100000000
110000000000100101100011101001000000000000000000000000
000000000001010111000000001101001010100000010000000000
000000000000001111100110000000000000000000000110000000
000000000000001001100111001001000000000010000100000000
000000000000001001100000001000000000000000000100000000
000000000000001011000000001001000000000010000100100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000100000000
000000000100000000000000011111001010010111100000000000
000000000000000000000010010101101011001011100001000000
110000000010000000000010001111101101010111100000000000
100000000000000000000000000001101011001011100000000000

.logic_tile 4 7
000000000000000101000110111011111000010111100000000000
000000000000000111000111110101001001000111010000000000
001000000000000101100111110001001110010111100000000000
000000000110011001000110101111011011001011100000000000
010000000000001011100010001001111110000000010000000000
110000000000000011000010111101111010010000100000000000
000000000000000011100010000000011100010000110000000000
000000000000000000100000001011011100100000110000000010
000000000000000001100110001111011101010111100000000000
000000000000000000000100000011001000000111010000000010
000010000000000011100000000111100000000000000100000000
000001000100001001000010010000000000000001000100000000
000000000000000001100010011111101000100000000000000000
000000000000000111100110101001011110000000000000000000
110100000000001011100010000111111100010111100000000000
100101000000000101100010100101111000001011100000000000

.logic_tile 5 7
000000000000000000000010001101001101010111100000000000
000001000000000000000010010111011100000111010000000000
001000000000000011100111000000000000000000100100100000
000000000000000000100100000000001010000000000100000000
110100000001001000000000010000001010000100000100000000
010000000000101101000011100000010000000000000100000000
000000000000000000000011101011111011010111100000000000
000000000000000000000000001011111001000111010000000000
000000100001010000000011100101001100010111100000000000
000001000000100000000011111001111111000111010000000000
000000000000000000000010010000000001001111000100000000
000000001110000001000010010000001000001111000100000000
000000000100000011000010001001011111010111100001000000
000000001110000000100000000011101111000111010000000000
110000000000000001000010000000001110000100000100000000
100000000000001111100100000000000000000000000100000000

.logic_tile 6 7
000000000000000101000010101011001101010111100000000100
000000000000000000000100000101011110000111010000000000
001010000000001000000000000111111001010111100000000000
000000000000001011000011100001101111001011100000000000
110000000000000001000010010000000000000000100100100000
110000000000000000000011010000001011000000000100100000
000000000001011111100010000001101010001111110000000000
000000000000100001100000000111001101000110100000000000
000000000000000101100111011011001001000110100000000000
000000000000000000000011011101111110001111110000000000
000000000000000000000000000001101100000001000000000000
000000000000000000000000001101111110000000000000000000
000000000000001001100011100000000000000000100100000000
000000000000101011000100000000001011000000000110000010
110010000000000011100111010111000001100000010010000000
100000000000100000000111010000001010100000010000000000

.logic_tile 7 7
000000000100000111000110000101001000000001011100000000
000000000000000000100010010011000000010100000100110100
001000000000101111000000000000001000001000011100100000
000000000001010001100000000111001100000100100100000000
010000000000001000000011100111001000000001011100100000
110001000000010001000000000011100000010100000100000000
000000000010000000000000000011001000011110110100100000
000000000000000000000000000000001001011110110100000000
000000000000001001100000001111000001001001000110000000
000000000000001101000000000001001111100000010100100000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000110010001011000000110100000000000
000000000000001101000010001111001001001111110000000010
110000000000000000000110000000011110000000110101000100
100000000000000000000000000000011110000000110100100000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000101000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000001000000001001000100000001
000000000000000000000000000000101100001001000100100100
110000000000000000000000000000000000000000000000000000
010000000000000000000000001011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101101000000000000100000000
100000000000000000000000000011110000111100000101000010

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000101000000
000000000000000000000000000000000000000001000100000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001111000000000100000000
001000000000001000000000001000000000010110100000000000
000000000000001011000000000011000000101001010000000000
110000000000001001000000000101100000010110100000000000
010000000000000011000000000000100000010110100000000000
000000000000000000000000010001101110000000000000000000
000000000000000000000011010101001000000010000000000100
000000010000000000000000000000000001000000100100000000
000000010000000000000010100000001111000000000110000000
000000010000000001100000000111100000000000000100000001
000000010000000000000000000000100000000001000100000000
000000010000000111100000001000000000010110100000000000
000000010000000000100000000001000000101001010000000000
110000010000000000000011100000001010000011110000000000
100000010000000000000100000000000000000011110000000000

.logic_tile 2 8
000000000000001000000000000000011000000100000100000000
000000000000000101000000000000000000000000000100000010
001000000000001101100000000001000000000000000100000000
000000000000000101000000000000000000000001000100000000
010100000000000000000111100001100000000000000000000000
110100000000000000000100000000000000000001000000000000
000000001110001001000000000001100000000000000100000000
000000000000001011000000000000000000000001000100000000
000000110000000000000000010000000000000000000000000000
000001010000000000000011000000000000000000000000000000
000000010001000001100000000011000000000000000100000000
000000010000100001000000000000100000000001000100000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
110000010000000000000000001101111101000110100000000000
100000010000000000000000000011001010001111110000000000

.logic_tile 3 8
000000000001000011100110100000001011110000000000000000
000000000000100001000011100000011011110000000010000000
001000000000000001100000000000011110101000000000000000
000000000000001111100000000101000000010100000000000000
010000100001010111100011110001101110000110100000000000
110001000100000101000010001001001010001111110000000000
000000000000000011100010100001000000000000000100000000
000000000000000000000011100000000000000001000100000000
000000110001000000000000001001000000101001010000000000
000001010000100000000000000101000000000000000000000000
000000010110000000000000000001011011010111100000000000
000000010100000000000000001001101011001011100000000000
000011010000001000000000000000000001000000100100000001
000000010000000111000000000000001000000000000100000000
110000010000000001100000000000011000000100000100000000
100000010000000000000000000000000000000000000100000000

.logic_tile 4 8
000000100001010101100111100000011010000100000100000000
000000000000000101000010100000010000000000000100000000
001000000000001000000010101001011000000000010000000010
000000000000000101000010101001001100000000000000000000
110000100001001011100000000000011100000100000100000000
010001001010100101100000000000010000000000000100000000
000000000000001000000000011001101000000010000000000000
000000000000001101000011111111111001001000000000000000
000000010001010101100110110011101110100000000000000010
000000010000000000000011010000011111100000000010000000
000000010000010001100111000111000000000110000000000000
000000010000100000000000000101001000010110100000000000
000000010000000101000110010011000000010110100100000000
000000011010000000000010010000100000010110100100000000
110000110000010000000000010000001011110000000000000010
100001010000000000000010110000001010110000000011100010

.logic_tile 5 8
000010100000001000000010101001000001001001000000000000
000000000000100101000011101011101011101001010000000000
001000000000001001100010101001001101010111100000000000
000000000000000001000000001111011001000111010000000000
010000000000000000000010100011000000000000000100000000
010000000000000000000100000000000000000001000100000100
000000000000011101000111100000000001000000100000000000
000000000000001011000111100000001110000000000000000000
000000010000000111000000000011000000000000000100000000
000000010000000000100010000000000000000001000100000000
000010010000001000000000000000000000000000100100000000
000000110000000011000010000000001100000000000100000000
000000010001000000000000001101111000010100000000000000
000010010111000000000000000011001011111001110000000000
110000010000000000000000011001111011000110100000000000
100000010000000101000011001101001111001111110000100000

.logic_tile 6 8
000000000001010000000010110111000000000000000100000010
000000001010100111000010000000000000000001000100000000
001000000000000111100110000011000000010110100000000000
000000001100000000000000000000000000010110100000000000
110000000000000000000000010101111000001111110000000000
110000000000000000000010011011011000001001010000000000
000000000001011000000110010000000000000000100100000000
000000000000001111000011010000001110000000000100000100
000000110000001000000110010101101011010111100000000000
000000011010000001000011000001111111000111010000000010
000000010000100000000000001011011010000100000000000000
000000011011000000000000000001011101000000000000000001
000000010000001000000110100001000000101001010000000000
000000010100000011000100001001100000000000000000100000
110001010001000000000010000000000000000000100100000000
100010110000100000000000000000001110000000000100000100

.logic_tile 7 8
000000000000000000000011101000000000010110100000000000
000000000000000000000100001111000000101001010000000100
001010001000001000000000000001100000010110100100000000
000000000110000101000010100011001001001001000100000001
110001000000000000000111110101000000010110100000000000
100010000000000000000111110000100000010110100000000000
000000000110000000000011100101000000010110100000000000
000001001100000111000011110000100000010110100000000000
000000010000100011100000000000011110000011110000000000
000000010001010000000000000000000000000011110000000100
000010010001010000000000001101111111000010000000000100
000001010000100000000000001101111110000000000000000000
000000010000001001000000000011001110000110100100000000
000000010000001001000000000000001110000110100100000001
110000010000100000000010000001100001010110100100000000
100000010000000001000000000011101010001001000100000001

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100100000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 9 8
000010000000000101000000000001000000000000001000000000
000000000000000000000010100000000000000000000000001000
001000000000100000000010110000000001000000001000000000
000010000000000000000011100000001001000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001001001101000100100101000000
000000000000001000000000011000001000001000011100000000
000000000000000001000011101101001101000100100100000101
000000010000000000000110011101101000000001011100000000
000000010000000000000010001001000000010100000100000101
000001110000000000000110001111101000000001011110000000
000011110000000000000000001101000000010100000100000100
000000010000000000000000001111101000000001011110000100
000000010000000000000000001001100000010100000100000000
110000010000000001100000011000001001001000011110000000
100000010000100000000010001101001101000100100100000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000000001000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000010000000101100111100011000000000000001000000000
000000010000000000000100000000000000000000000000000000
000000010000000101100000010001000000000000001000000000
000000010000000000000010100000100000000000000000000000
000000010000000000000000000011000001000000001000000000
000000010000000000000000000000101011000000000000000000
000000010001010000000000000000000001000000001000000000
000000010000100000000000000000001011000000000000000000

.logic_tile 2 9
000000000000000000000000010001100000101001010000000000
000000000010001101000011111101100000000000000001000000
001000000000000101000110001000000000010110100000000000
000000000000000000100000001011000000101001010000000000
110000000000001101000010101000000000001001000000000011
110000000000000111100100000101001101000110000010000101
000000000000000111000010100000011100000100000100000000
000000000000000000000000000000010000000000000100000000
000000010000001000000000000111000001001001000000000000
000000010000001011000010110011001011111001110000000010
000000110000000000000011100001000000010110100000000000
000001110000000000000010000000000000010110100000000000
000000010000001000000010000001100000010110100000000000
000000010000000001000100000000000000010110100000000000
110000010000001000000000000001001011010111100000000000
100000010000001101000000000101101110000111010000000000

.logic_tile 3 9
000000000000001000000111100000011100000100000100000100
000000000000000001000000000000000000000000000100000000
001000000000001111100000000000001111110000000000000000
000000000000000001100000000000011011110000000000000001
110000000000000000000010100011100000000000000110000001
010000000000000000000000000000000000000001000100000000
000000000001010000000010110111011001010111100000000000
000000000000000000000010001001001110001011100000000000
000000010001000000000000000011100000000000000100000000
000000010110000000000011110000000000000001000100000010
000000010000000001000000001000000000000000000100000000
000000010000000111000000000011000000000010000100100000
000001010000100111000110011001101111000110100000000000
000010110000000000100010011101011100001111110000000000
110000010000001000000000000001001011000110100000000000
100000010000000101000000001001011000001111110000000000

.logic_tile 4 9
000000000100011111000000001011100000000000000000000000
000000000000000011100000001101001111010000100010000100
001000000000000011100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000001010010000000111000001100000000000000100100000
110000000000000000000000000000000000000001000100000000
000000000000000000000110101011011111010111100000000000
000000000000000001000000000101101101001011100000000000
000010110000001001100000010000011000000100000100000000
000000010000001001100010000000000000000000000100100000
000000010000000011100010000011000000001001000000000010
000000010000000000100110000000001100001001000000000000
000000010000100000000110001111101111010111100000000000
000000010001000001000000001001101111000111010000000000
110000010000000101000111010001011101010111100000000000
100000010000000000100110100001011010000111010000000000

.logic_tile 5 9
000000000000000000000000000011100000000000000100000000
000000001010011001000000000000000000000001000100000000
001000001110000111100010111111111000000000010000000000
000000000001010000000110010001111010100000010000000000
110000000000000000000111001001101011001001010000000000
010000001010000101000000001001001111000000000000000001
000000000001001000000110111000000000000000000100000000
000000000000110001000010100011000000000010000100000000
000000010000000001000000000001101100010111100000000000
000000010010000000000011101111101000000111010000000000
000000011110000001000000000000000001000000100100000000
000000010000000000000000000000001100000000000100000001
000000010000010000000011100011100000000000000100000000
000000010000000000000100000000000000000001000100000000
110000010000000000000110001101011011100000000000000000
100000010000000000000000001101111010000000000000000000

.logic_tile 6 9
000000000000000000000010000111100000000000000000000100
000010100000000000000010011111100000010110100000000100
001000000001001000000010101000000000010110100000000000
000000000100000001000000001001000000101001010000000000
110010000001010000000010100000000000000000100100100000
010000000001010000000000000000001001000000000100000000
000000000000000000000111100101100000010110100000000000
000000001000000000000100000000100000010110100000000000
000000010000000000000000010000000000000000100100000000
000000010000000000000010110000001001000000000100100000
000000010000100000000000000000000000000000000100000000
000010110001000000000000001001000000000010000100100000
000010010001000000000010010000001111001100110000000100
000000010000100000000010001001011000110011000000000000
110000010000000000000000000000001010000011110000000000
100000010000000000000010010000010000000011110000000000

.logic_tile 7 9
000000100000010000000000000000000001000000001000000000
000001000000001111000010100000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000101100010100101100000000000001000000000
000000100000000000000000000000001010000000000000000000
000001000000010000000110100000000000000000001000000000
000010100000001001000000000000001111000000000000000000
000000010000000001100111000011000000000000001000000000
000000010000000000100100000000100000000000000000000000
000000110000000000000000000101000000000000001000000000
000001010110000000000000000000100000000000000000000000
000010010000000000000000010000000000000000001000000000
000001011000000000000011010000001001000000000000000000
000000010001000000000000000001000001000000001000000000
000000010000100000000000000000001010000000000000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010111001000000001011110100000
000000000000001001000011110001000000010100000100010100
001000000000000000000000000000001000001000011100000100
000000000000000000000000001011001100000100100111000000
010000000000000000000000000111001000010000010110100000
010000000000000000000010100000101000010000010100000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000001100010000101000000010110100010000000
000000010000000000000100000000100000010110100000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000010010000001000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
110000011010000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000001000111100001000000000
000000000000000000000010010000000000111100000000010000
001000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000010001001101110010100000000100000
010000000000000000000000001001000000111100000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000001000000100110000000
000000000000000101000000000000001010000000000100000000
000000000000000000000010001011001011000010000000000000
000000000000000000000000001101011101000000000000000000
000000000000001000000000000011100000010110100000000000
000000000000000001000000000000100000010110100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000010000111000000000000000100000000
000000000000000000000010100000000000000001000101000000
001000000000011000000000010000000000000000100100100000
000000000000101111000011000000001110000000000100000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001111001010111100000000000
000000000000000000000000001001011111001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000100100000
000000000100000000000000000000001110000100000100000000
000000000000001111000000000000000000000000000100000110
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 3 10
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000011011111100000000000000000
110001000000000001000000001111011111000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000100000000
000000000100000111000011100000001010000100000110000000
000000000101010000100000000000000000000000000100000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000111000110000000001010000100000100000000
000000000000000000100100000000000000000000000100000010
110010000001000000000111000111011111100000000000000000
100001000000100000000111111011011111000000000000000100

.logic_tile 4 10
000000000000001000000011111011101101010010000000000000
000001000000001001000010100001101001000000000000000000
001000000000001111100110011111011101010000000000000000
000000100010001011100010001001101111110000000000000000
110000000000000000000010000000001010000100000110000000
010000000000001111000110000000000000000000000100000000
000100000000000000000000000000001010110000000010100000
000000000000000001000000000000011111110000000010000010
000000000000000001100000000011101010000110100000000000
000000000010000000000011001001011000000000000000000000
000000000000001011000010110000000000000000000110000000
000000000010000001000010100101000000000010000100000000
000000000000000001100010110001000000101001010000000000
000000000010000000100011100111100000000000000000000000
110000000000000000000010001111111101111110100000000000
100000000000000000000111000101111000100000010000000000

.logic_tile 5 10
000000000000010000000000000000000000100000010010000110
000000000000000000000000001011001110010000100000100010
001000001100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000001000000000110100000000001000000100110000000
110000001010100000000000000000001010000000000100000000
000000000001000111000000000011100000000000000100000000
000000000000000000100010000000000000000001000100000000
000010100000000000000000000000011000000011110000000000
000000000000000000000010010000000000000011110010000000
000001000000000000000000000000000001000000100110000000
000000100000000101000010000000001000000000000100000000
000000000001010011100000000000000001000000100100000000
000000000000000000000000000000001101000000000100000000
110001000000000000000000000000000001000000100100000000
100010100000000000000000000000001011000000000100000000

.logic_tile 6 10
000100100001000000000000000101100000000000001000000000
000001000000100000000010100000000000000000000000001000
000000000000000011100000000001000001000000001000000000
000000000000000000100000000000101110000000000000000000
000010000000000011100111000111101001001100111000000010
000000000000000000100100000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
000000001010000101000000000000001100110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000000101100000000101001001001100111010000000
000000000000000000100000000000001110110011000000100000
000000000000000011000000000111101000001100111000000001
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000010
000000000000000001000000000000001000110011000000000000

.logic_tile 7 10
000000000000001000000000000111000000000000001000000000
000000001110001011000000000000001110000000000000010000
000000000000010000000000000111000001000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000011000000000000100000000000000000000000
000001000000000000000010100001100000000000001000000000
000010000010001101000111110000100000000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000010000000000000000000000000000000000000000000
000000000000001001000000000011000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111110000000000000000000000000000
110000001010000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111000011101100101000000000000000
000000000000000000000000000000110000101000000000000010
000000000000000000000010000000000000000000100100000100
000000000000000000000100000000001011000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000010110100010000000
100000000000000000000000001101000000101001010000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000001111000000000000001110000000000110000000

.logic_tile 2 11
000000000001000000000000010101101010101001000100100000
000000000000101001000010000011111011101010000100000000
001000000000000111000000000001001011110000110100000000
000000000000000000000000000111111111110100110100000000
110000000000000001100110010101001111110011110100100000
110000000000001101000010000101101110110010100100000000
000000000000000000000000000000001011000000110000000000
000000000000000000000010110000001000000000110000000000
000000000000001000000000000101001111010111100000000000
000000000000000001000000000001011111001011100000100000
000000000001010000000000001011101010001000100000000000
000000000000100000000010010001101011000100100000000000
000000000000001000000010110101001111000000010000000000
000000000000000001000011100101101101110110100000000000
110000000000000001100010010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
001000000000000001000110000111000000000000000100000000
000000000000000000100000000000000000000001000100000000
010000000000000001100010100000011010110000000000000000
010000000000001001000000000000011101110000000010000000
000000001100000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000001000000000000000000010101101010010111100000000000
000010100000000000000010100101001111001011100000000000
000000000000000000000000010001011100000110000000000000
000000000000000000000011101111011110000100000000100000
000000000100000001000111010001111000010111100000000000
000000000000001111100111001111101011000111010000000000
110000000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000100000000

.logic_tile 4 11
000001000000000000000111110101111101000000000000000000
000000100000000101000111100001001011000100000000000000
001000000000001101000111101011101110010111100000000000
000000000000000101000100000001101111001011100000000000
010000001110001011100111001101001000010111100000000000
010000000000001011100110101011111110001011100000000000
000000000000000011100111000000000001000110000100000000
000000000000001001100011100101001001001001000110000000
000000000000000001100000001000001101010000000000000000
000000000000000000000000000101001000100000000000000000
000010000000000001000000001000001011000110100110000000
000001000000000000100010101001001011001001010100000000
000000000010000101000000000001111110000010100100000100
000000000000000000000011100000100000000010100100000000
110010100110001000000000001000001010000010100100000000
100001000000000001000000001001010000000001010100000100

.logic_tile 5 11
000000000001010001000010101011100000010110100000000000
000000000000010000100011110111000000000000000000000000
001001000000001000000000000000011010000100000110000000
000000100110000101000000000000000000000000000100000000
010010100000000111100000000000000000000000000100000000
010001000000000000100010110101000000000010000100100000
000010100000001111100011100101101101000001000000000000
000000000000000101000100001011101111000011000000000000
000000001111001000000010000111001000101000000000000000
000000000000001011000110010000110000101000000000000000
000000000000000001000000000011011111000000010000000000
000000001110000000000000001101111010100000010000000000
000000000000000000000000000111000000000000000100000000
000000000100000111000010100000000000000001000100000000
110001000000000001100010110001111110001000000000000000
100000100000000000000111001101011000010100000000000000

.logic_tile 6 11
000000000000100000000000000101001001001100111000000000
000000000001010000000011110000001000110011000000010000
001000000000001000000000000000001000001100111000000010
000000000000000111000010100000001010110011000000000000
010000000000001000000010000101001000001100110000000010
010000000000000011000010110000000000110011000000000000
000000000000001011100011111101111101000000000000000000
000000000000001011000011100101001101000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000100000000
000000000000001000000110000111100000010110100000000000
000000000000000001000000000000100000010110100000000010
000000000000000000000000001101011011010111100000000000
000000000000000000000000001001111011000111010000000000
110010000000000000000110000000001010000100000100000010
100000000000000000000000000000010000000000000100000010

.logic_tile 7 11
000010000000000111000110110000001000111100001000000000
000000001010000000000011110000000000111100000000010000
000000000000001111000000010001011001000000000000000000
000000000000001111000011000001101000001000000000000000
000000000000000111000011111011001001100000000000000000
000001000000000000000010001001011011000000000000000000
000010100000001000000111000000000000001001000010000001
000001000000000101000000000111001011000110000000100010
000000000000010001100000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000100000
000000000000001000000000000000000000010110100000000000
000001000000000001000000000101000000101001010000000000
000000100000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000001001110100000000000000000000000000000

.logic_tile 9 11
000000000000000000000011100000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000101000000000000000000000000000000000100100000000
000001001100000000000000000000001001000000000100100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000111000000000000000010000010000000
000000000000100000000000000000000000000000000011100100
110000000000000000000000000000000000000000100100000000
100010000000000000000000000000001100000000000100000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000001100000010000011010000100000100000000
000000000000000000100010010000000000000000000110000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111100001001010101010100000000010
110000000000001001000000001001000000000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000101000011100000001000000100000100000000
000000000000000101000010100000010000000000000100000000
001000000000000000000000000001000000000000000010000001
000000000000000000000000000101101000001001000000100100
010000000000000000000010000011000000000000000100000000
100001000000000101000100000000000000000001000100000000
000000000000000000000000000001001000000000000000000010
000000000000000000000000000001010000000010100000000000
000000101110000001000010100000001110000100000101000000
000000000000000000100000000000010000000000000100000000
000000000000000000000000000001001000000010100000000000
000000000000000000000000000001011101100000000000000001
000000000000000000000000010001001100000110100000000000
000001000010000000000011001101011000001111100000000000
110000000000000000000000000001000000000110000000000011
100000000000000000000000000001101010000000000011100001

.logic_tile 3 12
000000000000001101000111000001000000000000000100000001
000000000000001001000010100000000000000001000100000000
001000000000000111000010100000000001100000010000000000
000000000000001111100111100101001001010000100000000000
110000100001010101100111111000011010100111000000100000
000000000000100001000010100111001001011011000000000000
000000000000001000000010101001001101011111110000000000
000000001110000001000000000111001000111111110000000000
000000000000000000000000001111011101000110100000000000
000000000000000001000000000001001101001111110000000000
000000000000000001000000010111011000010111100000000000
000000000000000000000010001101011001000111010000000000
000000100000000111100000000000000001000000100100000000
000000001000101111000000000000001011000000000100000000
110000000000001001100000000101001010101000000010000000
100000000000000101000000000000100000101000000010100010

.logic_tile 4 12
000000000000000101100000000000011100000100000100000000
000001001010100101000010110000010000000000000100000000
001000100000000001100111111001001101100000000000000000
000001000000000000000010011001001010000000000000100000
110000000000001111000110000111111101000110100000000000
010000000000001001000000001101101111001111110000100000
000000000000001011100000000000001110000100000100000000
000000000000000001100010000000010000000000000100000000
000000000000001011100000001101101010100000000000000000
000001001000001101000010000111101001000000000000000000
000000000000000001000111000111111001010111100000000000
000000000000000000000000000111111111000111010000000000
000000000000001000000110100011000000000000000100000000
000000000000000001000000000000000000000001000100100000
110000000000000101100010111101011010000001000000000000
100000000000000000000010100001001000000110000000000000

.logic_tile 5 12
000000000000000000000010100011101101000110100000000000
000000001110000000000110011111101011001111110000000000
001000100000000000000110000001111011000000000010100010
000000000110000101000010111001101010000010000011100010
110010000000001000000000001001101011001000000000000000
010010100100000001000000000011101000000000000000000000
000010100000000101000110100001000000000000000100000000
000001000000001101100110000000100000000001000100000001
000000000000000001100010010000000000000000000100000001
000000100110000000000011111001000000000010000101000001
000000000001001111000110100011100000010000100000000000
000000000000000011000010100000101101010000100000000000
000000000000000000000110101001011011000000000010000001
000000000011010000000000001001101010000100000010100011
110001000000100101000010101111111111000110100000000000
100000000000010000100100001101101100001111110000000000

.logic_tile 6 12
000000000000000000000000001001101100010111100000000000
000000000000000101000010110111011000001011100000000001
001000001000000001100110000001000001100000010000000000
000000000000000000000000000000101011100000010000000100
010000000000000011100111100111111101010000000010100000
110000000000000000100100001111001101000000000000100101
000000000000000011100000000101100000000000000100000000
000001000000000000000010100000000000000001000100000000
000001000000000000000111000111111101000100000010000101
000010000000000000000100001111001101000000000010100001
000000000000000101000000001011101111000000000010000101
000000001110000000100010110111111100001000000000100001
000001000000000000000010100001111001010111100000000000
000000100000000000000100000101101010001011100000000000
110000000000010111000000001111011101000000100010000010
100010101010101101100000000011111110000000000001100001

.logic_tile 7 12
000000000110101101100000001101011011010111100000000000
000000000001010001000011111111001011001011100000000000
001010100000111011100000001011111011010111100000000000
000000000100011111000000001011001110000111010000000000
110001000000000111000010110001011011001000000000000000
010000100000001101100110101101011101101000000000000010
000000000000101111000110100000011000000100000110000000
000000000001010001100011110000000000000000000100000000
000000000000001001100000000000011000000100000100000000
000000000000001001000010010000000000000000000100000000
000000000001011000000011110011000000000000000100000000
000000000000000111000110000000000000000001000100000000
000000000000101000000000000011001110001001010000000000
000000000000001101000010000001011010000000000000000000
110000100000000000000111100001011010000110100000000000
100001000000000001000000001101111110001111110000000100

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000011100001000000100000010001100000
000000000000000000000100000000101010100000010010000100
001000000001000111000111100101111011010111100000000001
000000000000100000100100001111011001001011100000000100
110010000000100111100110001001000000101001010010000100
110001100000010000100000000111100000000000000001100000
000000000000001001100010010000000000000000100100000000
000001000010010001000011000000001100000000000100000000
000000000000000001000000001111011010010110100000000000
000000000000000000100000000111110000000001010000000000
000000000101000000000000010000000000000000100100000000
000000000011010000000010100000001100000000000100000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000000000111100000001011101011001001010010000100
100000000000000000100000000101111000000000000000100000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001011000000000101000000
000000000000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000001001101101010111100000000000
000000000000000000000000000011111011000111010000000000
110010100001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000001000000000000000000000000000000000000000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000100000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000000
010000000000000000000000000011111100010111100000000000
000000000000000000000000001011101110001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000011110000000000000000000100000000
000000000000000001100111000000000000000000100100000000
000000000110000000000000000000001110000000000100000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000001001001101010111100000000000
100000000000000001000000001011011110000111010000000000

.logic_tile 2 13
000000000000000000000000000000000000000000100100000000
000000000000000111000000000000001000000000000110000000
001000000000010000000000010001101111100000000000000000
000000000000100000000010001101101111000000000010000000
010000000000000000000000010000000000000000000100000000
000000000000001001000010100001000000000010000100000000
000000000000000000000010000001000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000001100000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000100000000
000000100000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000100000000
000001000000000101100000001011001011000110100000000000
000010100000000000000000001101101110001111110000000000
110000000000000001100000010001000000000000000100000000
100000000000000000000010100000000000000001000100000000

.logic_tile 3 13
000000000000000111100000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
001000000000110000000000011001011011010111100000000000
000000000001110000000011011111001100001011100000000000
110000000000100000000010111000000000100110010000000000
010000000001000000000110001011001011011001100000000000
000000000000001111100010101001111010001001010000000000
000000001100000101000100001011111011101001010000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000000000000000101000010100111000000000000000000000000
000000000000001101000010110000000000000001000000000000
000001000001000001100000001101111111010111100000000000
000010100000000000100000000111001100001011100000000000
110000000000000001000000010000000000000000100100000000
100000000000000001000011010000001000000000000100000000

.logic_tile 4 13
000000000000101000000000010011100001100000010000000110
000001000001001111000011110000101111100000010001100001
001000000001010111100000010111011100000001010000000001
000000000000000000000011110000100000000001010000000000
010000000001000000000000000001101111000000100000000000
010000000000000000000000000001011001000000000000000000
000000000000000000000000011111011101100000000000000100
000000000000001101000011100111101010000000000000000000
000000001100000111100000001101101101000011100100000100
000000000000000000000000000111101101000011110100000000
000000000000001101100110101011101111000010000000000010
000000000000000101000011111111011100000000000000100110
000001000000000000000110110000000000000000000000000000
000000100000100000000010110000000000000000000000000000
110000000000010001000011111011101111000000100000000000
100000000000100011000110100011011111000000000000000011

.logic_tile 5 13
000000100000000000000110010111100000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000001000000000010101111000001100111000000000
000000000000000001000010000000010000110011000000000000
010000000000000000000000000000001001001100111000000000
010000000100000000000000000000001000110011000000000000
000000000000000001100000000011101001010101000110100000
000000000000000000000000001001001110101010100110000000
000000000000000000000000010001011111001001010100000000
000000000000000000000010001011101100010110100111100100
000010000001000000000000001011101110011100000110000000
000001000000101101000000000111001001111100000110100010
000010000000000001100000001111101001001111000110000000
000000000000000000000000000101011001000111000110100010
110100001010001000000000010001111011000000000010000010
100000000000000001000010001001001111001000000011100010

.logic_tile 6 13
000000001010001001100110100011000000001001000000000000
000000000000001101000100000111001000010110100000000000
001010000000001101100000010101011110010111100000000000
000000001100000001000010100111001011001011100000000000
110001000000001001000110101011111101010111100000000000
010010100001010001000010101101011110001011100000000000
000010001001001000000010100001111100010111100000000000
000000001100100101000010101111011001001011100001000000
000000001010000001100010001101111000001000000010000111
000000000000000101100011111001001011000000000010100011
000000000000001011100010010000000001100000010000000000
000010001010000101100010010001001011010000100000100001
000000000000101111100000010101011111000000010000000000
000000000000010011000011000011011100000000000000000000
110010000000010101000000010000000000000000100100000000
100000000010000000100010100000001101000000000100000001

.logic_tile 7 13
000000001110000000000110110000011000000100000100000000
000000000000001101000011100000000000000000000100000000
001001000001011011100110000011000000000000000100000000
000000100000001111000010110000000000000001000100000000
010010100000001000000111001101011010001001010000000000
110001000000000101000011101011001000010110100000000000
000010100000001101000010100011011001000100000000000000
000000000000000001000010101101111001001100000000000000
000000000000000001100011111011101101010111100000000000
000000000000000001000110011111001010001011100000000000
000000000110000001100000010111001111000000010000000000
000001000000000000100010001011101011100000010000000000
000000000000001001100110001001001111100000000000000000
000000000000001001100000000001101011000000000000000000
110010000000101000000110000001000001100000010000000000
100000000001011001000100000000101110100000010000000000

.ramb_tile 8 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000111100111100000000000000100000000
000000000000000000000010100000000000000001000100000000
001000000000000000000111010000000001000000100100000000
000000000000010000000011110000001010000000000101000000
010000000000000111100000010000000000000000000000000000
010000000000000000100011100000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001001001010111111110000000001
000000000000000001000000001001111010010101100000000000
000000000010000001000000010000000000000000000000000000
000000001010101001000011010000000000000000000000000000
000000001000101000000000000011101111011100100010000000
000000000000011111000000000000001101011100100000100101
110000000001000000000000011011011101010111100000000000
100000000000000001000011101111001001000111010000000010

.logic_tile 10 13
000000000001010000000000000000011100000100000101000000
000000000000100000000000000000000000000000000100000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100100010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000001100000000000001110000100000110000000
000000000000000000100000000000010000000000000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000100000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000011000000000000000101000000
110000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000110000000
000010000000000000000000000000000000000000100100000000
000001000000000000000000000000001001000000000100000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000100000000
110000000000000001100000011001011111010111100000000000
100000000000000000000010001011001111000111010000000000

.logic_tile 2 14
000000000000000001100011111101101111010111100000000000
000000000000000000000111110101001111001011100000000000
001000000001010111000010111001011111010111100000000000
000000000000100000100011011001111000001011100000000000
110000000001001111100000001101000000001001000000000000
100000000000000001100010101001001010101001010000000100
000000000000001111000110100111101000010111100000000000
000000000000000101000000001001111011001011100000000000
000000000000001101100000010011011110000000000000000101
000000000000000011000010101011011111010000000010000000
000000000001010000000110000011011011100000000000000000
000000000000100000000111110001011101000000000000000100
000000000000000000000110101000000000000000000100000000
000000000000000001000000001011000000000010000100000000
110010000000000000000010111111001100000001000000000110
100001000100000000000010101111111100000000000010000011

.logic_tile 3 14
000000001110000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001010000000000000000011101111011100010100001100000000
000000000000000000000000001001010000000001010100100110
010010000000000000000011111000001000000100101110000001
110000000000100000000010111101001101001000010110000101
000000000000000000000111011111001000010100001100000001
000000000000000000000010001001100000000001010100000100
000000001100000000000000011000001001000100101100000000
000000000000000000000010001101001100001000010100000000
000000000000001001100000011000001001000101000100000000
000000000110000001000010000011001001001010000100000000
000000000000000001100110000101111000000010100100000010
000000000000000000000000000000110000000010100100000010
110000000000000000000000001111011100000010000000000000
100000001110000000000000000011001011000000010000000000

.logic_tile 4 14
000000000000000101100110111000011100001101000000000101
000000000000001111000010100001001100001110000000100000
001000000000001001100000011001101011101010000000000000
000000000000000111100010010101111000010001000011000000
110000000000100101100110000000000000000000000100000001
110000000111000000100100000001000000000010000100000000
000110000000001011100000011001101011100111110010000000
000000001110001001100010100001111010111111110000000000
000000000001001111000000000000011001000011000000000000
000000000000100101100000000000001001000011000010000000
000000000000000001100000000001011010000100000010000100
000000101100000000100000000001101001000000000001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110010100000000000000000001101001000100010000000000000
100001000000000000000000001101011100001000100000000000

.logic_tile 5 14
000000000000000000000010100111011110000000000000000000
000001000000001001000011101101011100010000000000000000
001000000000000101000011110000011010000100000100000100
000000000000000101000110000000000000000000000100000010
110000000000000011100110101111001010010111100000100000
010000000000000111000000000111101000001011100000000000
000000000000000111100000001011111100000011000000000000
000000000000000000000000000011101101001100000000000100
000001000011001001000010101001011000111000010001000000
000000100000000011100110110001101010011111110000000000
000000000000001101100000010101011001000000000010000010
000000000000000101000010101001001000000000100010100011
000000000000000001100000000000000000000000100100000000
000000000000000001000010000000001001000000000100000100
110000000000000001100000000001101111000010000000000000
100000000000000000000010000011101001000000000000000000

.logic_tile 6 14
000001000000000000000110100011100000000000001000000000
000000100000000000000000000000100000000000000000001000
001001001000000000000000000101011010110111101100000000
000010000000000000000000001001011100101101110101000000
110000000000000001100010000011000000000000001000000000
010000000000000000000100000000001011000000000000000000
000000100000010001000110000101100000000000001000000000
000011100001000000100000000000001100000000000000000000
000000000000000111000000010000001001111100001000000000
000010100000000000000011010000001101111100000000000000
000010100001000000000110000000001001001100111000000000
000000001010100000000010000000001111110011000000000000
000000000000100000000000000000001000111100001000000000
000001000001010000000000000000000000111100000000000000
110010100000010000000000011000000000011111100100000001
100000000110000000000011001011001001101111010100000010

.logic_tile 7 14
000000001000000101000011101000001110101000000000000000
000000000000000000100110001101010000010100000000000000
001000100000000101000111100101000001000110000110000000
000000001000100111100100000000101010000110000100000000
110000000110000011100111100001111001010111100000000000
100000000000001101100010101011101100001011100000000000
000000000000100101000111110000011001000111000100000000
000000001010011111000011000001001010001011000101000000
000000000000000000000000011111001011000010000010000000
000000000000000000000011100101011111000000010000000000
000000100000001000000000001001001011000111000100000001
000001000110001001000000001101101010001111000100000000
000000000000000111100000010101001001000110100000000000
000000000001000001000010001011011100001111110000000000
110000000001010000000110000111000000101001010000000000
100011000000000000000000000001000000000000000000000000

.ramt_tile 8 14
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 9 14
000000000000001000000000001111111101111000010000000000
000000000000000001000000000111101101111101000000000000
001000000000000111100000001101100000010110100101000000
000000000000000101100000000111100000000000000100000000
110000000000000001000000001101000001000110000100000000
100000000000000011100000000001001100001111000101000000
000000000000000000000111100011111100000110100101000000
000010000110000000000111110101011101000110000100000000
000000000000000000000111101111111000010110100100000000
000000100000000000000000000011100000101000000101000000
000000000000011111000000010001011100000010100110000000
000000000000000011000011010000000000000010100100000000
000000000000001111000000000101111000001001000100000100
000000000000001011100000000101101110000111000100000000
110001000001000111100000000101101110011100100001000000
100010100000101111000011100101101110111100110000000000

.logic_tile 10 14
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000100100000000
000000000000000000000000000000001011000000000110000000
110000000001010000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000010000000000000000000010000000000000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100100000
010000000000000000000000000001000000000010000100000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000101000010100000001110000100000100000000
000000000000000000100000000000000000000000000100000000
001000000000010000000000000000000000000000100100000000
000000000000101101000000000000001110000000000100000000
010000000000000000000111101101101011010111100000000000
000000000000000000000011110111011100001011100000000000
000000000000001000000110001001101101010000100000000000
000000000000000111000100001111001101000000100000000000
000000000000001000000000000000001110000100000100000000
000000000010000001000000000000000000000000000100000000
000000000000001000000110000000000000000000100100000000
000000000000000001000000000000001110000000000100000000
000000000000000000000000000000001110000100000100000000
000000000000001111000000000000000000000000000100000000
110000000000000001100000000101011010000110100000000000
100000000000000000000010000001111001001111110000000000

.logic_tile 2 15
000000000000000001100010110011000000000000000100000000
000000000000000000100010010000000000000001000100000100
001010100000000001000000011001001010011001000000000000
000001000000000111100010101101101000000000000000000000
110000100000000101100110110011000000000000000100000000
100000000000000000000010100000000000000001000100000000
000000000000011000000110010000000000000000100100000000
000000000000100001000010010000001100000000000100000000
000000000000001001000000000000001100000100000100000000
000000000000000101000000000000000000000000000100000000
000000000000000001100000000101111000100000000000000000
000000000000000000000000001101101001000000000000000000
000000000000000001100000000011111000001001010000000000
000000000000100000000000001101001110000000000000000000
110010000000001000000000001001101101010111100000000000
100001000000000101000000000111101010000111010000000000

.logic_tile 3 15
000000000000000001100010110001001011001000000010100010
000000000000000000000010100101111001000000000000100001
001001000000000000000000000101011011010111100000000000
000010000000000000000010100011111110001011100000000000
110000000001010101000110100101001001100000000010000010
010000000100001111000010100101111001000000000001100000
000000000001000001100111000000000000000000100110000000
000000000000100000100100000000001010000000000100000001
000000000000000001000000000001001011000000000000000110
000000000000000000000011100101111001000010000010000100
000000000000010000000000000101011000000000000010000010
000000000100100000000000001001011011100000000000000001
000000001100000000000000001001000000001001000000000000
000001000000000000000000000101001001101001010000000000
110000000000001000000000000101011000000000000000000010
100000000000000001000000001101011001100000000000100000

.logic_tile 4 15
000000000000000000000010100101011100101000000000000100
000000000000000000000110110000100000101000000000000001
001000000000000111100111100111011100000000000000000010
000000001010000101000010010011111111000000100001100001
110000000000000000000000010000001100000100000000000000
010000000000000001000011000000010000000000000000000000
000000000001010001100110001101111011100000000000000000
000000000110101101000100001001101010000000000000000000
000000000000000001100010110000011000000100000100000010
000000000000000000100011010000000000000000000100000000
000000100001010001000000011001001110000010000000000000
000000000000000000000010011111101001000000000000000000
000000000000000111000110011101011101100000000000000000
000000000000000000000110010001001001000000000000000100
110100100001000000000000000111011100000010000010000011
100101000100100000000010100011111111000000000001000010

.logic_tile 5 15
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
000000100000000000000111100101000001000000001000000000
000001000000001101000110100000001011000000000000000000
000001000001000111100000000001101001001100111000000001
000010100000000000100000000000101000110011000000000000
000000000000000000000110000101101000001100111000100000
000000000000000000000110110000100000110011000000000000
000000001110000000000000000001001000001100111000000010
000000000000000000000010110000001010110011000000000000
000000000000000000000000000011001001001100111000000000
000000001010000000000000000000101001110011000000100000
000000000000000000000010100001101000001100111000000000
000000000000000000000100000000101111110011000010000010
000000000001010000000000000000001001001100111000000000
000000000000001101000000000000001110110011000000000010

.logic_tile 6 15
000000000000000011100010011111100001001100110000100000
000000000000000000100011110001101101110011000000000000
001000000000001000000111001000000000000000000100000000
000000000110000111000000000011000000000010000100000000
010000000000001011100110010001011000010111100000000010
010000000000001111000010100101011111000111010000000000
000000000001010000000110100111101010010111100000000000
000000001010000000000000000101001100001011100000000000
000000000000000101000000000001101000000110100000000000
000000000000000000100011001011111110001111110000000000
000000000000010101100010011111101010010111100000000000
000000001010000000100010011011001011001011100001000100
000000000001000011000110101011111001010111100000000000
000000000000000000000100001101011110000111010000000000
110010100001001001100000000000001011110000000000000001
100000000000100001100010110000011110110000000000000000

.logic_tile 7 15
000000000110001000000010110000000001000000100100000000
000000000000000011000111110000001100000000000100000000
001001000000100000000000010001100000101001010000000000
000010001010000000000010101011100000000000000000000000
010000000000001101100111011000001001100000000000000000
110000000000000101000111011101011010010000000000000010
000000100000001101000110010001001001010111100000000000
000000000000000011100011001101011111000111010000000000
000000000000010000000110000000001010000100000110000000
000000000000000000000000000000000000000000000100000000
000010000000001000000000000000000000000000100100000000
000000001000000111000000000000001110000000000100000000
000000000001000000000111100101011010010111100000000000
000000000000100001000000000101111111001011100000000000
110010100000000111000000001001011111010111100000000000
100000101000001001000010000101001110001011100000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000100000000000000000101000001010110100101000000
000000000000000000000000000011101010001001000100000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000000011111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000001000000000111100000000000000100000000
100000000000100000000000000000000000000001000110000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000111011001010111100000000000
000000000000000000000000001011011101001011100000000000
001000000000000000000110000000011000000100000100000000
000000000000001001000000000000000000000000000100000000
010000000000001000000000001101001100001000000000000000
000000000000000001000000001101001111101000000000000000
000000000000000001100011100000011000000100000100000000
000000000000000000000100000000000000000000000100000000
000000000000000001000000000000011111110000000000000000
000000000000000000000011110000001010110000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010000000000000000001000100000000
000000000000000000000110001000000000000000000100000000
000000000000000001000000000001000000000010000100000000
110000000000000000000000000000011000000100000100000000
100000000000000101000000000000000000000000000100000000

.logic_tile 2 16
000000100100000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
001000000000000001100000011001111001110100000100000000
000000000000001001000010001101011111101000000000000001
110000000000000111000000011001001111001001010100000000
110000000000000000100010100011001011010110100000000000
000000000001011101000111000101101001001001010100000000
000000001110101011100110101101011100101001010000000001
000001000000000001100011010011011111111000100000000000
000000000000000000000010001011101101111110100000000000
000000000000001101000110011011101010111001000000000000
000000000000000001000011011011101101111111000000000000
000000100000000011100010101011001100110001010000000000
000001000000100101000100001011011101110011110000000000
000000000000000101100000011111101111001001010100100000
000000000000000001000011000001001010010110100000000000

.logic_tile 3 16
000000000001010000000010010001000000000000000100000000
000000000000000000000111010000100000000001000100000000
001000000000001000000110010111111101010111100010000000
000000000000011111000111010101111110000111010000000000
010000000000000000000111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000010000000000001001011000000000000010000000
000000000100000000000010100011111110000100000000100100
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000100000000001000100000000
000000000000000001000000011101001101000000010000000000
000000000000000000000010001001101011100000010000000000
000000000000000000000000000111011101000000000000000101
000000000000000011000000001001001001001000000000000000
110010100000001000000011100001100000000000000100000000
100100000000000001000000000000000000000001001100000000

.logic_tile 4 16
000001000000000000000000010000000000000000001000000000
000000100000000000000011110000001001000000000000001000
001010000001010000000000000011100000000000001000000000
000000000110100000000000000000001100000000000000000000
110000000000000000000110011101001000110111101110000000
110000000000000001000010001011101110101101110100000000
000010100000001000000000001101001000110111101110000000
000000000000000001000000001011101100101101110100000000
000001000000000111100000001101101000001000010110000000
000010100000000000000010001011000000010010000100000000
000010100000001000000010000011000000101001010000000000
000000000000000011000010000101100000000000000000100010
000000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 5 16
000001000000000011100000000101101000001100111010000000
000000100000000000000000000000001110110011000000010000
001000000000000000000000010000001001001100111000000000
000000000000000011000011010000001010110011000010000000
110000000000000000000000000101101000001100110000000000
110000000000000000000000000000000000110011000000000001
000000000000001000000000000001100000010000100000000000
000000000110000101000000000000101000010000100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000010
000010100010000000000000000001100000000000000110000000
000010000000000000000000000000000000000001000100000101
000000000000000001000110000000000001000000100100000000
000000000000000000000000000000001000000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000100000000000000101001100000110100000000010
000000000001000000000010011101111111001111110000000000
001000000000000111100000011101011000010111100000000010
000000000000000000000011010101011100000111010000000000
010000000000000001000011110101111011000110100000000000
010000000000000001000010101011101111001111110000000000
000000000000010000000000010011000000000000000100000000
000000000110000111000011010000000000000001000100000001
000010100000001001000010000101000000000000000100000000
000001000000001101000110000000000000000001000100000000
000000100001000000000000000111100000000000000100000000
000001000100100000000000000000000000000001000100000100
001000000000100000000011000001100000101001010000100010
000000000001010000000000001101000000000000000000000101
110000000010000101100110000000000000000000000100000000
100000100000000000100000000011000000000010000100000000

.logic_tile 7 16
000000000000001111000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000001000000111101000000000000000000100000000
000000000000100011000010101001000000000010000100000000
110010100001010000000000000000000000000000000100000000
110001000000100000000000001011000000000010000100000000
000000000000000000000010100001011000010000000000000000
000000000000000000000100001001011000110000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000100000000000000000101111000010111100000000000
000000000000000000000000001111101100000111010000000000
000000000001010000000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000100001000000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000

.ramt_tile 8 16
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001010100000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000100000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 11 16
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001110000000000100000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000100000000
000000000000001111000000000111000000000010000100000000
000000000000001001000110000000000001001111000000000000
000000000000000111000000000000001010001111000000100100
000000001100000000000010001011000000101001010000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000000101101000010111100000000000
000000000000000000000000000111011010000111010000000000
000000000000001001000000000000000000000000100100000000
000000000000000001000000000000001110000000000100000000
110000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000100000000

.logic_tile 2 17
000000000000000111000010110001000000000000000100000000
000000000000000000000011110000000000000001000100000000
001000000001011101100011110111000001100000010000000000
000000000000000101000010100000001001100000010001000000
010000000010001001000010000111011010111000110000000000
000000000000001011000000000101001011100100010000000010
000000000000010111000010110000000000000000000000000000
000000000000001111000110010000000000000000000000000000
000000000000000000000010000000011110000100000000000000
000000000000000011000000000000000000000000000000000000
000000000000000001000000000011011011110100010000000000
000000000000000000100000001001011100110110110000000000
000000000000001001000000001101011001000100000000000000
000000000000000001100000000101001000001100000000000000
110000000000000000000000001001101000010111100000000000
100000000000000101000000001101111101001011100000000000

.logic_tile 3 17
000000000000000000000000001001111110001000000000000000
000000000000000001000011101101011100101000000000000000
001000000000001101000010110000000000000000000000000000
000000000000000011100111100000000000000000000000000000
010000000000000101000111011101001101101100110000000000
010000000000000001100011001001111000111110100000000100
000000100000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000011101011000000000000000010
000000000000001111000000001101101101000000100001100001
000010100000000000000110101001001011001000000000000000
000000000000000000000110000111001001101000000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000010
110000000000010001000000000001111000111011010000000100
100000000000000001000010011011011011110110010000000000

.logic_tile 4 17
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
001000100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000001101000000000010000110000000
000000000001000000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000001000001000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
001000000001000000000000000011100000000000000100000000
000010000000100000000000000000000000000001000100000000
010001000000000000000011100000000000000000000000000000
110010101010000000000100000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 6 17
000001000000001011100110001111101010100000000000000000
000000100000000001000011100011101010000000000000000000
001000000000000011100011101101101010101011010000000000
000000000000001111000010111101011000101010010000000100
010000000100000101000111001101011010001110010000000000
010000000000000101000110101001101000001111000000000010
000010000000001111100000010000000000000000000100000000
000010000000000001000011010111000000000010000100000000
000000000000001000000000000000001000101000000000000000
000000000000001101000000001111010000010100000000000000
000000000001010000000000010000011100000100000100000000
000000000100001101000010110000010000000000000100000000
000001000000000000000010000001111001010111100000000100
000000100000000011000000000011101000000111010000000000
110000100000000000000000010000000000000000000000000000
100001000110000000000010000000000000000000000000000000

.logic_tile 7 17
000010101110001011100011100101000001001001000000000000
000000000000000001100000001101101011010110100000000000
001010000000001111100000000001011110100000000000000000
000001000000001111000011110101001111000000000010000000
110000000000000111100110001001001100000110100000000000
000000001000001101000010100101101010001111110000000000
000010100000000101100111011111001101010111100000000000
000000000000000001000111110001001010000111010000000000
000000000000000011100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000001011000000000001011111000010111100000000000
000000000000101001000000001111001000000111010000000000
000000000000000111000000010000000001000000100100000000
000000000000000000100010000000001001000000000100000000
110000000000000001100000011000000000000000000100000000
100000000110000000000010001101000000000010000100000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000001101000000000000011110000100000100000000
000000000000001111000000000000000000000000000100000000
001000001010000111100010110111011100000110100000000000
000000000000010000100111110111011111001111110000000000
010000000000000001000010000001011000000110100000000000
110000000000000000000000000101001000001111110000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010111100000000000000110000000
000000000000000000000010000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001000000000111011001010111100010000000
000000000000000001000011100111111001001011100000000000
110000000000000000000000000000001100101000000000000100
100000000000000001000000000011010000010100000000100000

.logic_tile 10 17
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000100000000
001000000000000011100000000000000001000000100100000000
000000000100000000000000000000001000000000000100100000
010000000000000001000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100010000000000000000010110000001111000000000101000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000011100001011101100000000000000000
000000000000001101000100000000111101100000000000000010
001000000000000001100000010001100000000000000100000000
000000000000000000000011100000100000000001000100000000
010000000000000000000111001000000000000000000100000000
000000000000001111000010001001000000000010000100000000
000000000000000001000000001101001100010111100000000000
000000000000000000100000000111111011000111010000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000010000000001001000000000100000000
000000000000000000000110010001100000000000000100000000
000000000000000000000010000000100000000001000100000000
000000000000100001100000000101001100011100000000000000
000000000001000000000000000000011110011100000000000000
110000000000001000000000000001011011001001010000000000
100000000000000001000000000000001000001001010000000000

.logic_tile 2 18
000000000000000000000010100011000000000000000100000000
000000000000000000000100000000100000000001000100000010
001000000000000000000000010000000000000000100100000000
000000000000000000000010000000001101000000000100000000
010000000000000011100010000000001100000100000100000000
000000001000000111100011110000010000000000000100000000
000000000001000000000010100001101010111001010000100000
000000000000100000000010101111101011100010100000000000
000000000000000001100011100101101001100000000000000000
000000000000000000000111000000111011100000000000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000000011001010010000100000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000010000000100000000001000100000000
110000000000000000000000000011001010101000000000000000
100000000000000000000000000000110000101000000001100100

.logic_tile 3 18
000001000000000000000111011011011001100000000100000000
000000100000001101000111010001101110101001010000000000
001000000000001111100011100101111001000110100000000000
000000000000000101000110110011011010001111110000000000
110000100000000011100000001111111000010000100000100000
110001000000000111000011101111011001001000000000000000
000000000000001011100110100011111010111101110000000000
000000000010000001000000001001011110010100100000000000
000000000000000101000110001101011110000000000010000100
000000000000000000100000001111101001000010000010000000
000000000000011000000011001001001010000110100000000000
000000000000101011000000001011001010001111110000000000
000000000000101000000111100000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000011101100010001111101000000000000010000000
000000000000101101000000000111111011000000100000000100

.logic_tile 4 18
000000000000000111000111000000000000000000000100000000
000000000000000000000000001101000000000010000100000000
001010000000011111100110000001111010000000100000000000
000000000110101011000010111001001000000000000010000001
010000000000000001000011110000000000000000100100000000
000000000000000111000110000000001011000000000100000000
000010100001000111000000000011101111000110100000000000
000000100000100000000011100111001000001111110001000000
000000000001000000000000000001011001101000010010000000
000000000000000000000000000101111101101110010000000000
000000000000001000000000010101111100100000000000000000
000000000000001001000010000001011011101010100000000000
000100000000001001100000001101011011101000010000000000
000100000000000001000000000001011001010101110000000000
110000100000000000000000000101000000000000000100000000
100001000000000000000000000000100000000001000100000000

.logic_tile 5 18
000000000000001101000000010000000000000000000000000000
000000000000000111000010110000000000000000000000000000
001000000000000000000000000000001000110000000000000000
000000000000000000000000000000011000110000000000000000
110100000000000000000000000000000000000000100100000000
000100000000000000000010000000001110000000000100000000
000000000000000000000000000111011100101000000000000000
000000000000000000000000000000110000101000000000000001
000000100000000000000000000111101111000110100000000000
000000000000010000000000000001101110001111110000000000
000000000000000000000000001000000000100000010000000000
000000000000000000000011110111001011010000100000000000
000000000000001001000110100000000000000000000000000000
000010000000001001100000000000000000000000000000000000
110000000001000001000000010000000000000000000000000000
100000001110000001000010110000000000000000000000000000

.logic_tile 6 18
000000000000000101000111010011101110010100000000000000
000000001000000111100110100101110000111100000010000000
001000100001111111000000001011011001010111100000000000
000001001011011111000000000001101010001011100000000000
010000000000000111000110101011011010010111100000000000
110000000000000000000100000101101111000111010000000000
000000000110011101100010001000000000000000000100000000
000000000000001011100010000111000000000010000100000000
000000000000101000000110110000000000000000000100000000
000000000001001011000010100001000000000010000100000000
000010100000000000000010000011001000010111100000000000
000001001010000001000000001001011000000111010000000000
000000001100000001100110010000011111100000000000000000
000000000000000000000110000111011110010000000000000000
110000000000001001100000011011111011010111100000000100
100000000000001101000010100111011011000111010000000000

.logic_tile 7 18
000000000000000000000000000011111011010111100000000000
000000000000000000000010011101101010000111010000000000
001000000000000111100111100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
010000000000000111000010010101000000000000000100000000
010000000000000001000111110000000000000001000100000000
000000000000001101000000010000000000000000100100000000
000000000000000011100011110000001010000000000100000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000100100000
000001001101010000000110001001111111000110100000000000
000000000000000000000000001101001000001111110000000000
000000000000000000000000000101011000010111100000000000
000000000000000000000000001101111010000111010000000000
110010100000000011100000011000000000000000000100000000
100000000000000000100011101111000000000010000100000000

.ramt_tile 8 18
000000100000000000010000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000100
001000000011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000100000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000100000000
110000000000000000000000000000000000000000000000000000
100000000001000001000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000011001100001010000100000000000
000000000000000000000011000101101100110000110000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010111100000000000000100000000
000000000000000000000010000000000000000001000100000000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100001000000000101001101000110100000000000
000000000001010000000000001001101110001111110000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001110000000000100000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000100000000
110000000000000001100000001000000000000000000100000000
100000000000001111000000000111000000000010000100000000

.logic_tile 2 19
000000000000000000000010100011000001000110000100000000
000000000000000000000110100000001100000110000100000000
001000100000001111100000011000000000000110000100000000
000001000000001001100010101111001100001001000100000000
110100000000001111000000001001101001010111100000000000
100100000000000011000000000001011001001011100000000000
000000000000000101000010111101101101001001010000000000
000000000000000001000010001101101101000000000000000000
000000000000000101100000000011000000000000000100000000
000000000000000001100000000111000000010110100100000000
000000000000000000000110000101000000000000000100000000
000000000000000001000000000011000000101001010100000000
000000000000000001000000011101001110010100000000000000
000000000000000000000010000101011001001000000000000000
110100000000000000000000001000000000000000000100000000
100000000000000000000010000101000000000010000100000000

.logic_tile 3 19
000000100000000011100000010000000000000000100100000000
000001000000000101100011000000001010000000000100000000
001000000000000000000000000101101100010111100000000000
000000000000000101000000000001001100000111010000000000
010000000000001111000000001101001010110100010000000001
000000001000000011100010111111011001110110110000000000
000000001000001101100000001001101101010111100000000000
000000000000000101000010110101001101001011100000000000
000000000000001001000000001101101010110001010000000001
000000000000001101000000001111101000110011110000000000
000000100000000000000110000101000000000000000100000000
000001000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000101000000000010000100000000
110000000000000000000110000101000000000000000100000000
100000000000000000000100000000000000000001000100000000

.logic_tile 4 19
000000000000000001100110101111101010000110100000100000
000000000000000000000000001101011010001111110000000000
001000000000001000000111000001100000000000000100000000
000000000000000111000100000000000000000001000100000000
010000000000000101000000001001111101010111100000000000
000000000000000000000011101011111111001011100000000000
000000000000000000000011100101011111000000010000000000
000000000000000000000000001001001100010000100000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000100000000
000000000000000001100110010111111010010111100000000000
000000000000000000000010110001111111001011100000000000
000100000000000000000000000000000001000000100100000000
000100000000000000000010000000001000000000000100000000
110000100000001111000110000001100000000000000100000000
100001000000000001100100000000000000000001000100000000

.logic_tile 5 19
000000000000000101000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000100000001000000000000000000000000000100100000000
000001000000001001000000000000001011000000000100000000
000000000000000000000110100001000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000011101111010111100000000000
000000000100000000000011111011101010001011100000000000
000000000000000101100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000001001101010000110000000000000
100000000000000000000000000001011000000001000000000000

.logic_tile 6 19
000000000000000111000000000001000000000000000100000000
000010000000000000010000000000000000000001000100000000
001000000001000000000010110000000000000000000100000000
000000000000100000000011000101000000000010000100000000
110000000000001000000110100011001110000110100000000000
010000000000000011000000001101001110001111110000000000
000010100000100000000010000001100000000000000100000000
000000000001010111000000000000100000000001000100000000
000000000000000101100000001101111001100000000000000000
000000000000000000100011101101011100000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000101011100000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000011100011100101100000100000010000000000
000000000000000000100100000000101111100000010000000000
001000101000000111100000010011011100000110100000000000
000001000000000000000011111001011101001111110000000000
010000000000000000000000000001100000000000000100100000
100000000000000001000000000000000000000001000100000000
000010000110000101000010011011101100000110100000000000
000000000000000000000110001111101010001111110000000000
000000000000000011100111100000000001100000010000000001
000000000000001001000000000111001010010000100010000000
000011100000000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000100000000
000000000000000001100110001001001101010111100000000000
000000000000000000000000001101001001000111010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000101000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000100100000000
000000000000000000100000000000001100000000000100000000
010001000000000001100000010000001100000100000100000000
000000100000000000000010000000000000000000000100000000
000000000000000001000110000000000000000000100100000000
000000000000000000000000000000001100000000000100000000
000000000000000111000110001000001100001001010000000000
000000000000000111100000001101011100000110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000100000000
110000000000000000000000001101101010010111100000000000
100000000000000000000000000001001011000111010000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000100000001
000000001000000101000000001011000000000010000100000000
001000000000000000000000011111111011000000010000000000
000000000000001111000010101011001011100000010010000000
010000000010000000000000001101111010001000000000000000
000000000000001101000000001011101000101000000000000000
000000000000001001000000010000001100000100000100000000
000000000000000101000011000000010000000000000100000000
000000000000001000000000000101101011110001010000000000
000000000000000101000010000011101000110011110000000000
000000000000000000000110000111011000000110100000000000
000000000000000000000010001111011110001111110000000000
000000000000000001000000010000000000000000000100000000
000000000000000001000010111011000000000010000100000000
110000000000000001100000000011000000000000000100000000
100000000000000000000000000000100000000001000100000000

.logic_tile 3 20
000000000000000101000110011101001110001001010100100000
000000000000001101000010010001101101010110100000000000
001000001000001101000111100011101000100000000000000000
000000000000000101000011101001111010000000000000000000
110000000000001011100010011011011000010000110100000000
110000000000000111100010100101011100110000110000100000
000000000000000001100011110101111111000110100000000000
000000000000000001000010101011101100001111110000000000
000000000000000001100011010101111000010111100000000000
000000000000000001000011010101001000000111010010000000
000000000000000101100000010111011111001000000000000000
000000000000000001100010100001011011010100000000000000
000000000000000101100011110000011111000000110100000000
000000001000000101100110100000011100000000110010000000
000000000000001101100110010001101011010111100000000000
000000000000000101000010111111111110001011100000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000011100000000000000000000000100100000000
000000000000000000000011100000001101000000000100000000
000000100000001000000000000001111111010111100000000000
000001000000000111000000001101001101001011100000000000
000001000000000000000010010000011010000100000100000000
000000100010000000000011010000000000000000000100000000
000000000000000000000110001000000000000000000100000000
000000000000000101000000000101000000000010000100000000
000000000000000000000000001011001010010111100000000000
000000000000000000000000000011111010001011100000000000
110000000000000001000000000000001100000100000100000000
100000000000000000000000000000010000000000000100000000

.logic_tile 5 20
000000000001010000000010100011011001001000000000000000
000000000000000000000100001011001001101000000000000000
001000000000000101000000010101011011010111100000000000
000000000000000000000011001101001010001011100000000000
010000000000000001000111110000000000000000100100000000
110000000000000000000111000000001110000000000100000000
000000000000000001000010101101101110001000000000000000
000000000000000101000010111101111001000000000000000000
000000000000000001100000010000001110000100000100000000
000000001000000000000010000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000111000110110001011011001001010000000000
000100000000000000100011101111111011101001010000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000111100000000101111000000010100100000000
000000000000000000100010100000010000000010100100000100
001000000000000101000111111000001011100000000000000000
000000000110000111100111010011001110010000000000000010
010000000000001101000111101011001011000110100000000000
110000000000001001100010001001111000001111110000000000
000010100000000111100111101001011010000000000000000000
000000000000000101000100000001101110001001010000000000
000000000000000001000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000101000000000111001100000011100110000000
000000000000100000000000001111101000000011110100000000
000000000000001000000011010000000001000000100000000000
000000000000000101000010000000001110000000000000000000
110000000000001101000000000000011010000011100100000100
100000000000000101100000000101011100000011010100000000

.logic_tile 7 20
000000000000000101000110000111100000000000000100000000
000000000000000101100000000000000000000001000100000000
001000000110000111000000010011001010010111100000000000
000000000000001101000011011111011011001011100000000000
010000000000000001100010000101100000000000000100000000
100000000000000011000010000000100000000001000100000000
000000000000001000000000001001101010010111100000000000
000000000000001111000011110101011011001011100000000000
000000000000001000000010100001101101000010110000000000
000000000000000111000100000001011001000010000000000000
000000000000000000000000000000000000100000010000000000
000000000000000001000000001001001000010000100000000010
000000000000000000000000010000011010000100000100000100
000000000000000000000010000000000000000000000100000000
110000001000000000000000000101011100010101010000000000
100000000000001101000000000101000000111100000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000011000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
010000000000000000000000001001011011010111100001000000
010000000000000000000000000001001100000111010000000000
000000000010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010101000100000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000011100000100000000001000101000000
110000000000000000000000000000000000000000100110000100
100000000000000000000000000000001111000000000100000000

.logic_tile 10 20
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000111101110000111000110000000
000000000000000000000000000000011001000111000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001011000000000000001000
001000000000001000000010100001101010001100111000000000
000000000000000001000100000000010000110011000000000000
010000000000000000000110011101001001001001010100000000
010000000000000000000010001111101110011101000000000000
000000000000011000000000010111101010010101010100000000
000000000000100001000010000111010000010110100000000000
000000000000000001100000001101101101101001000100000000
000000000000000000000000001111001110011101000000000000
000000000000000000000000001000000001000110000000000000
000000000000000000000000000111001001001001000010000000
000000000000001000000000000101000001100000010000000100
000000000000000101000000001101101000000000000000000000
000000000000001101100110000000000001001001000000000000
000000000000000111000000000111001011000110000000000000

.logic_tile 2 21
000000000000000001100000010111111101001000000010000100
000000000000000000010011110000001111001000000000000011
001000000000000000000000000000000000000000100100000000
000000001000001101010000000000001011000000000100000000
010000000000000000000000000101000000000000000100000000
000000000000000000000011100000100000000001000100000000
000000000000001011100000001001101000000000000000000001
000000000000000001000000000101011000000110100000000000
000000000000101000000000000111111101000110100000000000
000000000001010011000000000011111010001111110000000000
000000000000000011100110001111111111111101010000000000
000000000000000000100000000011101110111001110000000000
000000000001000000000000001011100000010110100000000000
000000000000000000000000001111000000000000000000000010
110000000000000101100010110000000000000000100100000000
100000000000001101100111010000001011000000000100000000

.logic_tile 3 21
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001111000000000100000000
001000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000100000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000000000000000000110010011011011000110100000000000
000000000000000000000011000111111110001111110000000000
000000000000000000000000010111011010000110100000000000
000000000000000000000010000001111110001111110000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000100100000
000000000000001001100000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
110000000000000000000010000111100000000000000100000000
100000000000000001000000000000100000000001000100000000

.logic_tile 4 21
000000000000001111100010100101101001100000000000000000
000000000000000011000010111011011110000000000000000000
001000000000001011100111001001101010010100000000000000
000000000000001011000010110111011101001000000000000000
110100000000000111000110100011101011010111100000000000
110100000000000000000010010001011011001011100000000000
000000000000001000000111010101101111000110100000000000
000000000000000101000111010111101001001111110000000000
000000000000001101000110111111000000101001010000000000
000000000000000111000110001001100000000000000000000000
000000000000000011000000011001101011010111100000000000
000000000000000000000010111111001000001011100000000000
000000000000000111000011010101111111010111100000000000
000000000000000001100010111001111101000111010000000000
110000000000001001100000000000001100000011100110000000
100000000000000001000010000011001000000011010100000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000001101010000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000100000000
010000000000000001100111000111011100010111100010000000
110000000000000000010110000101001110000111010000000000
000000000000000101000111000101101100100000000000000000
000000000000000000100100001111111101000000000000000000
000000000000000101000010000011000000000000000000000000
000000000000000000000010000000000000000001000000000000
000000000010000001000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
000000000000000101100000010111001011000001000000000000
000000000000000001100010000001011010000010100000000000
110000000000000000000000000000000001000000100100000001
100000000000000001000000000000001110000000000100100000

.logic_tile 6 21
000000000000100000000011100101100000000000000100000000
000000000001010000000010100000000000000001000100000010
001000001100000101000000000001111010000010000000000000
000000000000001101100000001011011111000000010000000000
110000000000000101100111100101100000000000000100100000
010000000000000000000000000000000000000001000100000000
000000000000000000000110001011101100001001010000000000
000000000000000111000100001111101001110110100000000000
000000001100001011100110000000000000000000000000000000
000000000000001001100110000101000000000010000000000000
000000000000000000000000000000001010110000000000000000
000000000000000000000010110000011100110000000000000000
000000000000100000000010100001101110100000000000000000
000000000000000011000110101111001001000000000000000000
110000000000000000000000010000000001000000100100000100
100000000000000000000010000000001010000000000100000000

.logic_tile 7 21
000000000000000000000000010000011110000100000100000001
000000000000000111000011110000000000000000000100000000
001000000000001101000111100101011001010111100000000000
000000000000000111100000000111101100000111010000000000
010000000000000000000010000000011001001100000000100000
010000000000000000000011110000001010001100000000000000
000000000000000101000000001000000000000000000100000000
000000000000000111000000000111000000000010000100000010
000000000000001000000000000000011110000100000110000000
000000000000000001000000000000000000000000000100000000
000000000000000001000000001001011011100000010000000000
000000000000000000000000000001001010000000010000000000
000000000000001000000000000001101010010111100000000000
000000000000000011000000001101111100001011100000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramb_tile 8 21
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000111000000000001000000100100000001
110000000000000000000000000000001100000000000101000000
000000000001000000000111100101101011010111100000000000
000000000000000000000000001011101101001011100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011100000000000000110000000
000000000000000001000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000100000000

.logic_tile 10 21
000000000000000000000000010001100000000000000100000000
000000000000000000000011110000000000000001000100100000
001000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000001000011100001000011100000000
000000000000000000000010110011011100000100100100000000
000000000000000000000010011101001000000001011100000000
000000000000000000000010000111100000010100000100000000
000000000000001000000000001111001000000001010100000000
000000000000000001000000000011100000010100000100000000
000000000000001001100000001011001010000000010000000000
000000000000001101000000001011011111000000000000000000
000000000000000001100110010011000001000110000000000000
000000000000000000000010000000001010000110000000000000
000000000000000000000110001000011100010100000100000000
000000000000000000000000001011000000101000000100000000
110000000000000001100000001101011001011001000100000000
100000000000000000000000001011111010100111010000000000

.logic_tile 2 22
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000011100110100101000000100000010000000000
100000000000000000000110100000101010100000010000000000
000000000000000001100000000101000000000000000100000000
000000000000000000000010110000100000000001000100000000
000000000000000000000010000101100000100000010000000000
000000001000000001000000000000101100100000010000000000
000000000000000000000000000000011001110000000000000000
000000000000000000000000000000001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101101000000010100000000000
100000000000000000000000001001011101000010000000000000

.logic_tile 3 22
000000000000100001100000000000011010000100000100000000
000000000001010000100000000000000000000000000100000000
001000000000001000000000000101101110100000000000000100
000000000000000011000000000011111000000000000000000000
010000000000000000000011111011000000101001010000000000
000000000000000000000010001111100000000000000000000000
000000000000001000000110111001111100001000000000000000
000000000000001101000010011101011011000000000000000000
000000000000000101100110100101100000000000000100000000
000000000000000000000100000000000000000001000100000000
000000000000000001100000010000000001000000100100000000
000000000000000000000010000000001010000000000100000000
000000000000000101100110000111111100010111100000000000
000000000000000000100000001101001110001011100000000000
110000000000001000000110001000000000000000000100000000
100000000000000001000000000101000000000010000100000000

.logic_tile 4 22
000001000000000000000010100001100000000000000100000000
000000100000000000000000000000000000000001000100000000
001000000000000111000111101101011110000000100000000000
000000000000000000100000000101101001000000110000000000
010000000000000000000110000000011000000100000100000000
000000001000000000000000000000000000000000000100000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000000111001001010000100000000000
000000000000101000000000000001100000000000000100000000
000000000011010001000000000000000000000001000100000000
110000000000000001100000001000000000000000000100000000
100000000000000000000000000001000000000010000100000010

.logic_tile 5 22
000000001100000011100000010111011110010111100000000000
000000000000000000000011010101001100001011100000000000
001000000000001111100000001011001011010111100000100000
000000000000000001000000000101001100001011100000000000
010000000000000001000000000001100000000000000100100000
010000000000001101000000000000000000000001000100000000
000000000000000001000000010101101011010111100000000000
000000000000001101000011110101001011001011100000000000
000000000000000000000000000000011010000100000100000000
000000000000001001000000000000010000000000000100000000
000000000000000011100010000011100000000000000100000000
000000000000000000100010000000100000000001000100000000
000000000000001000000000001011100001001001000000000000
000000000000001011000000001111101000010110100000000000
110000000000000001000110000101011111010111100000000000
100000000000001101000010110001001111001011100000000000

.logic_tile 6 22
000000000000000111100011110001101011000110000000000000
000000000000000000000111000101011111000010000000000000
001000000000001101000000000101011100000010100100000000
000000000000001011100000000000110000000010100100000000
110000000000100011100011110001000000000000000100000000
100000000001000000000011100000000000000001000100000100
000000000000001011100010101011101100000011100100000000
000000000000000111000000001111001111000011110100000010
000000001110000001000000000101101110011100000000000000
000000000000000001000010000000001111011100000000000000
000000000110001001000000001101111001000110100000000000
000000000000001101000010000011101010001111110000000000
000000100000001000000010110011000000010110100110000000
000000000000000001000010101001001101000110000100000000
110000000000000000000110010101100000101001010000000000
100000000000000000000010111001000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
110001000001001000000011110000011010110000000000000000
010000000000001111000111110000011000110000000000000000
000000000000000011100000001101011010010111100000000000
000000000000000111100010100111101011000111010000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010000000000000000001000100000000
000000000000000000000110000000001111110000000000000000
000000000000000000000000000000011101110000000000000000
000000000000000111000110000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
110000000000001000000000000111011001010111100000000000
100000000000000001000000000101011010001011100000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000001001100010110000000001000000100100000000
000000000000000001000011000000001000000000000100000000
001000000000001000000000000000011100101000000000000000
000000000000000111000000001001010000010100000001000000
010000000110000101000010100000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000000000000111110000011010000100000100000000
000000000000001111000110010000010000000000000101000000
000000000000000000000000010001000001110110110010000000
000000000000000111000011110101001110000110000000000000
000000000000000000000000011001001101010111100000000000
000000000000000000000010001101011111001011100000000000
000000000000001000000000001111011010000110100000000000
000000000000001111000000000001001011001111110000000000
110000000000000001100000000000001100000100000100000000
100000000000000000000010000000000000000000000101000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000100000100
000000000000000000000000000000011110000100000110000000
000000000000000000000000000000010000000000000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000010000000000000000000000000000
100010100000000000000010100000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111100000000000000100000000
010000000000000000000000000000100000000001000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100010
000000000000000000000000000000000000000000000011100110
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000001111111111111110110000000000
010000000000000000000000001101101000111111110000000000
000000000000000000000010101001111011110000110000000000
000000000000000111000000001111011110111000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111111001100010100000000
000000000000000000000000000001011011001000100000000010
110000000000001000000000010000000000000000000000000000
100000000000000111000010000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000100000000
110000000000000000000000000000000001000000100100000000
100000000000000001000000000000001110000000000100100000

.logic_tile 3 23
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000000101000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000100000000
110000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000101000000000000000100000000
000000000000000000000010000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000001101110000000000000000
000000000000000000000000000000011010110000000000000000
000000000000000000000110000101111000000110100100000000
000000000000000000000100000000101111000110100101000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000001000000000000101011111010111100000000000
000000000000000011000000000001011000000111010000000000
001000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001010000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000010000000001010000000000110000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000001010000100000100000000
000000000000001101000011100000000000000000000101000000
001000000000000000000000000001001000000110100000000000
000000000000000000000000001111011101001111110000000000
010000000000001000000011100000001010000100000100000000
110000000000001111000000000000000000000000000101000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000001001010111101010000000001
000000000000000000000000000000010000111101010000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000001000000000111000000000010000000000010
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
110000010000000000000000000011100000010110100010000000
100000010000000000000000000000000000010110100000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100111000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000100000010
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000001010000100000100000000
000000000000001111000000000000000000000000000100000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001101000000000100000000
000000010000000000000010001000000000000000000100000000
000000010000000000000000001001000000000010000100100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001010000000000100100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000110000000
000000010000000000000000000001000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010000000000000000001000000000010110100100000000
100000010000000000000000001011000000101001010000100000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000001110000100000100000000
100000010000000000000000000000010000000000000100100000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000001010000000000
000010111000000001
000000000000000010
000000000000110000
001000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000001111000000000
000000001000000001
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 clk$SB_IO_IN_$glb_clk
.sym 2 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 4 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 6 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 8 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 41 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 48 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 49 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 50 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 51 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 52 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 53 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 54 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 143 rst$SB_IO_IN
.sym 177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 181 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 182 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 183 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 184 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 206 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 293 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 371 rst$SB_IO_IN
.sym 376 rst$SB_IO_IN
.sym 381 btn2$SB_IO_IN
.sym 405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 407 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 409 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 410 btn2_rg2
.sym 411 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 412 btn2_rg1
.sym 430 $PACKER_GND_NET
.sym 451 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 521 led_eye_left_rgb[7]
.sym 522 led_eye_left_rgb[5]
.sym 523 led_eye_left_rgb[6]
.sym 526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 599 rst$SB_IO_IN
.sym 634 led_blink_rght_rgb[22]
.sym 635 led_blink_rght_rgb[23]
.sym 638 led_blink_rght_rgb[21]
.sym 672 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 680 led_blink_rght_rgb[13]
.sym 747 led_eye_left_rgb[23]
.sym 748 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 749 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 750 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 751 led_eye_left_rgb[22]
.sym 752 led_eye_left_rgb[0]
.sym 753 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 754 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 778 led_blink_rght_rgb[22]
.sym 791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 795 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 827 rst$SB_IO_IN
.sym 903 $PACKER_GND_NET
.sym 914 led_eye_left_rgb[4]
.sym 975 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 977 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 980 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 981 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 1031 $PACKER_VCC_NET
.sym 1053 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 1055 rst$SB_IO_IN
.sym 1096 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 1121 $PACKER_GND_NET
.sym 1126 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 1133 led_eye_left_rgb[3]
.sym 1167 led_eye_left_rgb[2]
.sym 1203 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 1205 spi_ss_n$SB_IO_OUT
.sym 1237 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 1244 $PACKER_GND_NET
.sym 1258 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 1283 rst$SB_IO_IN
.sym 1317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][1]
.sym 1318 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][3]
.sym 1319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 1321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][1]
.sym 1322 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][3]
.sym 1324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 1367 spi_ss_n$SB_IO_OUT
.sym 1397 spi_ss_n$SB_IO_OUT
.sym 1433 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][7]
.sym 1434 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][4]
.sym 1435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][7]
.sym 1436 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][1]
.sym 1437 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][1]
.sym 1438 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 1470 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 1511 rst$SB_IO_IN
.sym 1545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][4]
.sym 1546 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][4]
.sym 1547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 1548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 1549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][4]
.sym 1550 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][4]
.sym 1551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][4]
.sym 1552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 1621 $PACKER_GND_NET
.sym 1658 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 1659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][4]
.sym 1660 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 1661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][1]
.sym 1662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 1663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][4]
.sym 1664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][1]
.sym 1665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][1]
.sym 1691 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 1695 $PACKER_GND_NET
.sym 1738 rst$SB_IO_IN
.sym 1742 rst$SB_IO_IN
.sym 1768 rst$SB_IO_IN
.sym 1772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][5]
.sym 1774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][5]
.sym 1775 mosi_o_SB_DFFE_Q_E
.sym 1776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 1777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1778 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][5]
.sym 1779 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][5]
.sym 1790 mosi_o$SB_IO_OUT
.sym 1797 $PACKER_GND_NET
.sym 1802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 1811 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 1852 spi_ss_n$SB_IO_OUT
.sym 1856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 1880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 1886 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 1887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][7]
.sym 1888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][7]
.sym 1889 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 1890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][7]
.sym 1891 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][7]
.sym 1892 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1893 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 1919 rst$SB_IO_IN
.sym 1920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 1961 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 1966 rst$SB_IO_IN
.sym 2000 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 2002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][7]
.sym 2004 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][7]
.sym 2006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][5]
.sym 2007 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][7]
.sym 2047 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 2055 $PACKER_GND_NET
.sym 2115 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][0]
.sym 2116 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][0]
.sym 2117 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][0]
.sym 2118 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 2120 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][2]
.sym 2121 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2155 $PACKER_GND_NET
.sym 2194 rst$SB_IO_IN
.sym 2229 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 2230 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[2]
.sym 2231 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 2232 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 2233 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 2234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 2235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 2264 $PACKER_GND_NET
.sym 2308 spi_ss_n$SB_IO_OUT
.sym 2343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[1]
.sym 2344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[2]
.sym 2345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[3]
.sym 2346 spi_ss_n_SB_LUT4_I3_I2
.sym 2347 spi_ss_n_SB_LUT4_I3_O
.sym 2348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 2349 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 2392 rst$SB_IO_IN
.sym 2458 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_E
.sym 2459 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 2462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 2571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 2575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r
.sym 2577 rpi_running$SB_IO_OUT
.sym 2620 rst$SB_IO_IN
.sym 2691 sclk_o$SB_IO_OUT
.sym 2721 miso_i$SB_IO_IN
.sym 2727 rpi_running$SB_IO_OUT
.sym 2764 spi_ss_n$SB_IO_OUT
.sym 2766 miso_i$SB_IO_IN
.sym 2767 rpi_running$SB_IO_OUT
.sym 2854 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 2999 spi_ss_n$SB_IO_OUT
.sym 3014 spi_ss_n$SB_IO_OUT
.sym 3113 mosi_o$SB_IO_OUT
.sym 3118 rpi_running$SB_IO_OUT
.sym 3126 mosi_o$SB_IO_OUT
.sym 3127 rpi_running$SB_IO_OUT
.sym 3158 mosi_o$SB_IO_OUT
.sym 3222 miso_i$SB_IO_IN
.sym 3341 sclk_o$SB_IO_OUT
.sym 3344 miso_i$SB_IO_IN
.sym 3365 sclk_o$SB_IO_OUT
.sym 3440 sclk_o$SB_IO_OUT
.sym 3704 cnt_rg[1]
.sym 3705 cnt_rg[2]
.sym 3706 cnt_rg[3]
.sym 3768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 3811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 3813 $PACKER_VCC_NET
.sym 3840 $PACKER_VCC_NET
.sym 3872 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 3873 clk$SB_IO_IN_$glb_clk
.sym 3874 rst$SB_IO_IN_$glb_sr
.sym 3887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 3888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 3890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 3891 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 3892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 3893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3908 cnt_rg[1]
.sym 3916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 3917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 3922 puls_btn2
.sym 3938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 3941 $PACKER_VCC_NET
.sym 3943 led_blink_rght_rgb[5]
.sym 3949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 3982 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 3984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 3985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 3986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 3987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 3989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 3990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 3995 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 3998 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 3999 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 4004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 4008 $nextpnr_ICESTORM_LC_4$O
.sym 4010 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 4014 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 4015 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 4018 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 4020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 4021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4022 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 4024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 4026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 4027 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4029 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 4030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 4032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 4033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 4036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 4038 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 4039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 4042 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 4044 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 4045 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4047 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 4048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 4050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 4051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4053 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 4054 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 4056 clk$SB_IO_IN_$glb_clk
.sym 4057 rst$SB_IO_IN_$glb_sr
.sym 4058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 4059 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4060 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 4062 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 4063 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 4085 cnt_rg[1]
.sym 4106 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 4111 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4113 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 4115 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 4116 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 4119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4125 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 4128 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 4135 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 4138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 4142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 4143 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 4144 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4145 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 4147 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 4149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 4150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4152 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 4153 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 4155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 4156 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4158 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 4159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 4161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 4162 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4163 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 4165 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 4167 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 4168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4170 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 4171 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 4173 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 4174 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4176 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 4177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 4179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 4180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4181 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 4183 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 4185 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 4186 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4187 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 4189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 4191 clk$SB_IO_IN_$glb_clk
.sym 4192 rst$SB_IO_IN_$glb_sr
.sym 4193 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 4194 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 4195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4198 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4199 led_blink_left_rgb_SB_DFFER_Q_E
.sym 4200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 4215 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 4219 puls_btn2
.sym 4220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4223 led_eye_left_rgb[5]
.sym 4225 led_eye_left_rgb[6]
.sym 4226 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 4227 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 4231 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 4247 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 4249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 4251 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 4252 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 4256 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 4268 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4269 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 4270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 4274 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 4276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 4279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 4282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 4284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 4285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4287 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 4288 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 4290 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 4291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 4294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 4296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 4297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 4300 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 4302 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 4303 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 4306 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 4308 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 4309 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 4312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 4314 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 4315 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 4318 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 4320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 4321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 4324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 4326 clk$SB_IO_IN_$glb_clk
.sym 4327 rst$SB_IO_IN_$glb_sr
.sym 4329 led_blink_left_rgb[22]
.sym 4330 led_blink_left_rgb[23]
.sym 4331 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4333 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4334 led_blink_left_rgb[21]
.sym 4335 puls_btn2
.sym 4343 cnt_rg[0]
.sym 4345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 4348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 4354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 4357 led_blink_left_rgb[21]
.sym 4358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 4361 led_eye_left_rgb[7]
.sym 4365 led_eye_left_rgb[6]
.sym 4376 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 4385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 4387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 4388 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 4396 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4398 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 4399 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 4404 btn2_rg1
.sym 4408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 4411 btn2$SB_IO_IN
.sym 4413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[25]
.sym 4414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 4417 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 4419 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[26]
.sym 4420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4422 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 4423 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[25]
.sym 4425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[27]
.sym 4426 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4428 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 4429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[26]
.sym 4431 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[28]
.sym 4432 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4433 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 4435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[27]
.sym 4439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4440 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 4441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[28]
.sym 4446 btn2_rg1
.sym 4450 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 4452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4456 btn2$SB_IO_IN
.sym 4461 clk$SB_IO_IN_$glb_clk
.sym 4462 rst$SB_IO_IN_$glb_sr
.sym 4464 led_blink_rght_rgb[6]
.sym 4465 led_blink_rght_rgb[7]
.sym 4467 led_blink_rght_rgb[5]
.sym 4470 led_blink_rght_rgb[13]
.sym 4480 puls_btn2
.sym 4481 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4485 led_eye_rght_rgb[5]
.sym 4487 led_eye_left_rgb[6]
.sym 4488 led_blink_rght_rgb[5]
.sym 4491 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 4495 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 4497 puls_btn2
.sym 4499 led_eye_left_rgb[7]
.sym 4501 led_eye_left_rgb[5]
.sym 4519 led_eye_left_rgb[5]
.sym 4520 led_eye_left_rgb[6]
.sym 4525 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 4526 led_eye_left_rgb[7]
.sym 4527 led_eye_left_rgb[5]
.sym 4528 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4534 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 4538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 4542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 4548 $nextpnr_ICESTORM_LC_12$O
.sym 4551 led_eye_left_rgb[5]
.sym 4554 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I3[2]
.sym 4556 led_eye_left_rgb[6]
.sym 4562 led_eye_left_rgb[7]
.sym 4563 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 4564 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I3[2]
.sym 4568 led_eye_left_rgb[5]
.sym 4570 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 4573 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 4575 led_eye_left_rgb[6]
.sym 4576 led_eye_left_rgb[5]
.sym 4591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 4593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 4595 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 4596 clk$SB_IO_IN_$glb_clk
.sym 4597 rst$SB_IO_IN_$glb_sr
.sym 4598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 4599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 4600 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4601 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4602 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 4603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 4604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 4605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 4618 led_eye_left_rgb[5]
.sym 4620 led_eye_left_rgb[6]
.sym 4621 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 4622 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 4624 led_blink_rght_rgb[21]
.sym 4627 led_blink_left_rgb[23]
.sym 4639 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 4641 led_eye_left_rgb[5]
.sym 4653 led_blink_rght_rgb[23]
.sym 4661 led_blink_rght_rgb[7]
.sym 4664 led_blink_rght_rgb[21]
.sym 4669 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 4676 led_blink_rght_rgb[22]
.sym 4683 $nextpnr_ICESTORM_LC_9$O
.sym 4686 led_blink_rght_rgb[21]
.sym 4689 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 4690 led_blink_rght_rgb[7]
.sym 4691 led_blink_rght_rgb[22]
.sym 4693 led_blink_rght_rgb[21]
.sym 4697 led_blink_rght_rgb[7]
.sym 4698 led_blink_rght_rgb[23]
.sym 4699 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 4716 led_blink_rght_rgb[7]
.sym 4717 led_blink_rght_rgb[21]
.sym 4730 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 4731 clk$SB_IO_IN_$glb_clk
.sym 4732 rst$SB_IO_IN_$glb_sr
.sym 4733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 4734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 4735 led_eye_left_rgb[0]
.sym 4736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 4738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 4740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 4749 led_blink_rght_rgb[22]
.sym 4751 led_blink_rght_rgb[23]
.sym 4759 led_eye_left_rgb[0]
.sym 4760 led_eye_left_rgb[21]
.sym 4764 led_blink_rght_rgb[21]
.sym 4766 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 4768 led_eye_left_rgb[3]
.sym 4771 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 4787 led_eye_left_rgb[3]
.sym 4790 led_eye_left_rgb[7]
.sym 4794 led_eye_left_rgb[6]
.sym 4795 led_eye_left_rgb[6]
.sym 4800 led_eye_left_rgb[5]
.sym 4804 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 4807 led_eye_left_rgb[0]
.sym 4811 led_eye_left_rgb[4]
.sym 4817 $PACKER_GND_NET
.sym 4821 $PACKER_GND_NET
.sym 4825 led_eye_left_rgb[0]
.sym 4832 led_eye_left_rgb[5]
.sym 4837 led_eye_left_rgb[6]
.sym 4838 led_eye_left_rgb[7]
.sym 4839 led_eye_left_rgb[3]
.sym 4840 led_eye_left_rgb[4]
.sym 4845 $PACKER_GND_NET
.sym 4850 $PACKER_GND_NET
.sym 4855 led_eye_left_rgb[7]
.sym 4864 led_eye_left_rgb[6]
.sym 4865 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 4866 clk$SB_IO_IN_$glb_clk
.sym 4867 rst$SB_IO_IN_$glb_sr
.sym 4868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 4869 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4870 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 4871 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg
.sym 4872 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 4873 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4874 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4883 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 4888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 4890 led_eye_left_rgb[22]
.sym 4893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 4895 led_eye_left_rgb[1]
.sym 4897 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 4901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 4922 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 4923 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4927 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 4935 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 4936 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4938 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4940 $PACKER_VCC_NET
.sym 4942 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4943 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4953 $nextpnr_ICESTORM_LC_24$O
.sym 4955 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 4959 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 4961 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 4965 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 4967 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4971 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 4973 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4977 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 4979 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4983 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 4985 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4989 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 4991 $PACKER_VCC_NET
.sym 4992 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4995 $nextpnr_ICESTORM_LC_25$I3
.sym 4998 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 5003 led_eye_left_rgb[2]
.sym 5004 led_eye_left_rgb[21]
.sym 5006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5008 led_eye_left_rgb[3]
.sym 5009 led_eye_left_rgb[17]
.sym 5016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 5019 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 5022 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 5024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5027 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 5029 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 5032 led_eye_left_rgb[17]
.sym 5034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5038 led_eye_left_rgb[4]
.sym 5049 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 5051 $nextpnr_ICESTORM_LC_25$I3
.sym 5058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5061 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5062 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5067 led_eye_left_rgb[0]
.sym 5069 $PACKER_GND_NET
.sym 5070 led_eye_left_rgb[5]
.sym 5072 led_eye_left_rgb[2]
.sym 5079 led_eye_left_rgb[1]
.sym 5080 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5092 $nextpnr_ICESTORM_LC_25$I3
.sym 5101 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5102 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5104 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5115 $PACKER_GND_NET
.sym 5119 led_eye_left_rgb[5]
.sym 5120 led_eye_left_rgb[2]
.sym 5121 led_eye_left_rgb[1]
.sym 5122 led_eye_left_rgb[0]
.sym 5126 led_eye_left_rgb[1]
.sym 5135 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5136 clk$SB_IO_IN_$glb_clk
.sym 5137 rst$SB_IO_IN_$glb_sr
.sym 5138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 5139 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 5140 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 5141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 5142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 5143 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 5144 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 5149 spi_ss_n$SB_IO_OUT
.sym 5150 led_eye_rght_rgb[3]
.sym 5151 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 5158 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 5161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5164 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 5168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 5169 led_blink_rght_rgb[21]
.sym 5218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5219 $PACKER_GND_NET
.sym 5268 $PACKER_GND_NET
.sym 5270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5271 clk$SB_IO_IN_$glb_clk
.sym 5272 rst$SB_IO_IN_$glb_sr
.sym 5273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 5274 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 5275 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 5276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 5277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 5278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 5279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 5280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 5285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 5296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 5300 led_blink_rght_rgb[3]
.sym 5301 $PACKER_GND_NET
.sym 5308 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 5315 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5327 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 5328 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 5334 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 5337 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 5338 led_eye_left_rgb[17]
.sym 5362 led_eye_left_rgb[17]
.sym 5371 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 5372 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 5374 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 5405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 5406 clk$SB_IO_IN_$glb_clk
.sym 5407 rst$SB_IO_IN_$glb_sr
.sym 5408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][3]
.sym 5409 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 5410 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][4]
.sym 5411 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][3]
.sym 5412 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][3]
.sym 5413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][3]
.sym 5414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][1]
.sym 5420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 5423 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 5425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 5428 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 5429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 5431 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 5434 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][7]
.sym 5442 led_eye_left_rgb[1]
.sym 5461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][1]
.sym 5479 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5482 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][3]
.sym 5484 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5485 $PACKER_GND_NET
.sym 5486 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][3]
.sym 5489 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][1]
.sym 5497 $PACKER_GND_NET
.sym 5500 $PACKER_GND_NET
.sym 5506 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5507 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5508 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][3]
.sym 5509 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][3]
.sym 5521 $PACKER_GND_NET
.sym 5526 $PACKER_GND_NET
.sym 5536 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][1]
.sym 5538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][1]
.sym 5539 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 5541 clk$SB_IO_IN_$glb_clk
.sym 5542 rst$SB_IO_IN_$glb_sr
.sym 5543 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5545 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 5546 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 5547 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 5549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[3]
.sym 5550 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 5568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 5575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5577 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 5596 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5599 $PACKER_GND_NET
.sym 5619 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][1]
.sym 5626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][1]
.sym 5644 $PACKER_GND_NET
.sym 5649 $PACKER_GND_NET
.sym 5656 $PACKER_GND_NET
.sym 5659 $PACKER_GND_NET
.sym 5668 $PACKER_GND_NET
.sym 5671 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5672 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][1]
.sym 5674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][1]
.sym 5675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 5676 clk$SB_IO_IN_$glb_clk
.sym 5677 rst$SB_IO_IN_$glb_sr
.sym 5678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][5]
.sym 5679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][7]
.sym 5681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][7]
.sym 5682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][4]
.sym 5683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 5685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5695 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][7]
.sym 5699 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5702 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 5705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 5706 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 5711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][5]
.sym 5712 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5716 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5724 mosi_o_SB_DFFE_Q_E
.sym 5732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][4]
.sym 5734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][4]
.sym 5735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5741 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5742 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5743 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5746 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5747 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][4]
.sym 5751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][4]
.sym 5754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 5755 $PACKER_GND_NET
.sym 5760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][4]
.sym 5761 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5767 $PACKER_GND_NET
.sym 5772 $PACKER_GND_NET
.sym 5776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][4]
.sym 5777 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5778 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][4]
.sym 5779 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5782 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 5785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][4]
.sym 5791 $PACKER_GND_NET
.sym 5796 $PACKER_GND_NET
.sym 5803 $PACKER_GND_NET
.sym 5806 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][4]
.sym 5807 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5808 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][4]
.sym 5809 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 5811 clk$SB_IO_IN_$glb_clk
.sym 5812 rst$SB_IO_IN_$glb_sr
.sym 5814 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 5815 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[3]
.sym 5816 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 5817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 5818 mosi_o_SB_LUT4_I2_O
.sym 5819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 5820 mosi_o$SB_IO_OUT
.sym 5828 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5829 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5837 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5840 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5842 $PACKER_GND_NET
.sym 5844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 5845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 5846 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 5852 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5870 $PACKER_GND_NET
.sym 5873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][1]
.sym 5874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][4]
.sym 5881 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5884 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][1]
.sym 5890 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][1]
.sym 5894 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5899 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5900 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][1]
.sym 5902 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][1]
.sym 5908 $PACKER_GND_NET
.sym 5911 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][1]
.sym 5914 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5920 $PACKER_GND_NET
.sym 5925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][4]
.sym 5926 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5930 $PACKER_GND_NET
.sym 5935 $PACKER_GND_NET
.sym 5944 $PACKER_GND_NET
.sym 5945 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 5946 clk$SB_IO_IN_$glb_clk
.sym 5947 rst$SB_IO_IN_$glb_sr
.sym 5948 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][4]
.sym 5949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 5950 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5952 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 5954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5968 servo_2_SB_DFFER_Q_E
.sym 5969 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5973 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5976 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5980 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5986 mosi_o_SB_DFFE_Q_E
.sym 6003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][5]
.sym 6009 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6013 rst$SB_IO_IN
.sym 6014 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][5]
.sym 6020 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6025 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][5]
.sym 6026 $PACKER_GND_NET
.sym 6036 $PACKER_GND_NET
.sym 6046 $PACKER_GND_NET
.sym 6054 rst$SB_IO_IN
.sym 6058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][5]
.sym 6059 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][5]
.sym 6065 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6066 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][5]
.sym 6072 $PACKER_GND_NET
.sym 6079 $PACKER_GND_NET
.sym 6080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 6081 clk$SB_IO_IN_$glb_clk
.sym 6082 rst$SB_IO_IN_$glb_sr
.sym 6083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][3]
.sym 6084 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][5]
.sym 6085 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][5]
.sym 6086 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 6087 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 6088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][4]
.sym 6090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6095 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6104 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 6107 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 6111 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6112 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 6114 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6120 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6136 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6139 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][7]
.sym 6142 $PACKER_GND_NET
.sym 6144 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6146 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6147 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6149 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][7]
.sym 6155 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6158 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6159 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][7]
.sym 6164 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][7]
.sym 6170 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6171 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6172 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6176 $PACKER_GND_NET
.sym 6181 $PACKER_GND_NET
.sym 6187 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][7]
.sym 6188 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6189 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6190 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][7]
.sym 6195 $PACKER_GND_NET
.sym 6200 $PACKER_GND_NET
.sym 6206 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6207 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][7]
.sym 6208 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6212 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6213 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][7]
.sym 6214 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6215 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 6216 clk$SB_IO_IN_$glb_clk
.sym 6217 rst$SB_IO_IN_$glb_sr
.sym 6218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][0]
.sym 6219 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][1]
.sym 6220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6222 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][3]
.sym 6223 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][2]
.sym 6224 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6225 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][5]
.sym 6230 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6233 mosi_o_SB_DFFE_Q_E
.sym 6235 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6238 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6245 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 6246 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6252 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 6273 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][7]
.sym 6281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][7]
.sym 6284 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6288 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6291 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6299 $PACKER_GND_NET
.sym 6300 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][7]
.sym 6304 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][7]
.sym 6306 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6317 $PACKER_GND_NET
.sym 6328 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][7]
.sym 6330 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][7]
.sym 6331 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6336 $PACKER_GND_NET
.sym 6343 $PACKER_GND_NET
.sym 6346 $PACKER_GND_NET
.sym 6350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 6351 clk$SB_IO_IN_$glb_clk
.sym 6352 rst$SB_IO_IN_$glb_sr
.sym 6353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][2]
.sym 6354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 6355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 6356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][5]
.sym 6357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 6358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6359 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][2]
.sym 6360 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][2]
.sym 6375 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6377 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6379 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 6381 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6383 $PACKER_GND_NET
.sym 6393 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6411 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][0]
.sym 6416 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][0]
.sym 6419 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6421 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6422 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6423 $PACKER_GND_NET
.sym 6425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][0]
.sym 6447 $PACKER_GND_NET
.sym 6454 $PACKER_GND_NET
.sym 6459 $PACKER_GND_NET
.sym 6463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6465 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][0]
.sym 6478 $PACKER_GND_NET
.sym 6481 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6482 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6483 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][0]
.sym 6484 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][0]
.sym 6485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 6486 clk$SB_IO_IN_$glb_clk
.sym 6487 rst$SB_IO_IN_$glb_sr
.sym 6488 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6489 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][0]
.sym 6490 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][6]
.sym 6491 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 6492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 6494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6495 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][0]
.sym 6505 mosi_o_SB_DFFE_Q_E
.sym 6513 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 6543 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 6545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 6548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[2]
.sym 6552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 6553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 6555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 6558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 6565 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6569 rst$SB_IO_IN
.sym 6570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 6572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 6573 $nextpnr_ICESTORM_LC_5$O
.sym 6576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 6579 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 6581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 6583 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 6586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 6587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[2]
.sym 6588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 6589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 6592 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 6595 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 6598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 6599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 6600 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 6601 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 6604 rst$SB_IO_IN
.sym 6606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 6611 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[2]
.sym 6612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 6616 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 6620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 6621 clk$SB_IO_IN_$glb_clk
.sym 6625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][6]
.sym 6627 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 6630 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 6642 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6644 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][0]
.sym 6657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r
.sym 6663 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[2]
.sym 6687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 6688 spi_ss_n_SB_LUT4_I3_I2
.sym 6692 spi_ss_n$SB_IO_OUT
.sym 6693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[1]
.sym 6697 spi_ss_n_SB_LUT4_I3_O
.sym 6698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 6699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[3]
.sym 6705 spi_ss_n_SB_LUT4_I3_O
.sym 6708 $nextpnr_ICESTORM_LC_3$O
.sym 6711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 6714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 6715 spi_ss_n_SB_LUT4_I3_O
.sym 6717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[1]
.sym 6718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 6720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 6721 spi_ss_n_SB_LUT4_I3_O
.sym 6722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[2]
.sym 6724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 6727 spi_ss_n_SB_LUT4_I3_O
.sym 6728 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[3]
.sym 6730 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 6733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 6734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[1]
.sym 6735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[3]
.sym 6736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[2]
.sym 6740 spi_ss_n$SB_IO_OUT
.sym 6741 spi_ss_n_SB_LUT4_I3_I2
.sym 6745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 6748 spi_ss_n_SB_LUT4_I3_O
.sym 6751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 6753 spi_ss_n_SB_LUT4_I3_I2
.sym 6754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6756 clk$SB_IO_IN_$glb_clk
.sym 6757 rst$SB_IO_IN_$glb_sr
.sym 6762 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][6]
.sym 6764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][0]
.sym 6765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][0]
.sym 6766 $PACKER_GND_NET
.sym 6782 rst$SB_IO_IN
.sym 6789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 6796 sclk_o$SB_IO_OUT
.sym 6813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_E
.sym 6815 spi_ss_n_SB_LUT4_I3_I2
.sym 6823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 6826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6839 rst$SB_IO_IN
.sym 6841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6858 spi_ss_n_SB_LUT4_I3_I2
.sym 6859 rst$SB_IO_IN
.sym 6862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6863 spi_ss_n_SB_LUT4_I3_I2
.sym 6864 rst$SB_IO_IN
.sym 6865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6880 spi_ss_n_SB_LUT4_I3_I2
.sym 6881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 6882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 6883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 6890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_E
.sym 6891 clk$SB_IO_IN_$glb_clk
.sym 6892 rst$SB_IO_IN_$glb_sr
.sym 6946 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 6966 rst$SB_IO_IN
.sym 6970 miso_i$SB_IO_IN
.sym 6986 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 6988 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 7009 miso_i$SB_IO_IN
.sym 7022 rst$SB_IO_IN
.sym 7025 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 7026 clk$SB_IO_IN_$glb_clk
.sym 7027 rst$SB_IO_IN_$glb_sr
.sym 7104 sclk_o$SB_IO_OUT
.sym 7108 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 7156 sclk_o$SB_IO_OUT
.sym 7160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 7161 clk$SB_IO_IN_$glb_clk
.sym 7162 rst$SB_IO_IN_$glb_sr
.sym 7336 sclk_o$SB_IO_OUT
.sym 8222 led_blink_rght_rgb[14]
.sym 8223 led_blink_rght_rgb[15]
.sym 8227 puls_btn2_SB_LUT4_I3_I2
.sym 8236 led_blink_rght_rgb[7]
.sym 8242 led_blink_left_rgb[21]
.sym 8274 puls_btn2
.sym 8280 cnt_rg[1]
.sym 8282 cnt_rg[3]
.sym 8285 puls_btn2_SB_LUT4_I3_I2
.sym 8288 cnt_rg[0]
.sym 8289 cnt_rg[2]
.sym 8293 puls_btn2_SB_LUT4_I3_I2
.sym 8295 $nextpnr_ICESTORM_LC_0$O
.sym 8298 cnt_rg[0]
.sym 8301 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 8302 puls_btn2_SB_LUT4_I3_I2
.sym 8304 cnt_rg[1]
.sym 8305 cnt_rg[0]
.sym 8307 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[3]
.sym 8308 puls_btn2_SB_LUT4_I3_I2
.sym 8309 cnt_rg[2]
.sym 8311 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 8314 cnt_rg[3]
.sym 8316 puls_btn2_SB_LUT4_I3_I2
.sym 8317 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[3]
.sym 8342 puls_btn2
.sym 8343 clk$SB_IO_IN_$glb_clk
.sym 8344 rst$SB_IO_IN_$glb_sr
.sym 8349 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8350 led_blink_left_rgb[15]
.sym 8351 puls_btn2_SB_LUT4_I2_1_O
.sym 8352 led_blink_left_rgb[7]
.sym 8353 servo_1_SB_DFFER_Q_E
.sym 8354 led_blink_left_rgb[5]
.sym 8355 puls_btn2_SB_LUT4_I2_O
.sym 8356 led_blink_left_rgb[13]
.sym 8362 puls_btn2_SB_LUT4_I3_I2
.sym 8365 cnt_rg[1]
.sym 8377 led_blink_rght_rgb[7]
.sym 8387 led_blink_rght_rgb[7]
.sym 8392 motor_dps_rght[6]
.sym 8394 motor_dps_rght[7]
.sym 8395 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8396 cnt_rg[1]
.sym 8401 led_blink_rght_rgb[13]
.sym 8402 cnt_rg[1]
.sym 8404 cnt_rg[2]
.sym 8406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 8408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8409 cnt_rg[0]
.sym 8411 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 8412 $PACKER_GND_NET
.sym 8413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 8414 cnt_rg[0]
.sym 8427 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 8429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 8430 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 8434 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 8435 led_blink_rght_rgb[7]
.sym 8439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 8440 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 8441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 8442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 8445 led_blink_rght_rgb[5]
.sym 8452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 8456 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8457 led_blink_rght_rgb[13]
.sym 8461 led_blink_rght_rgb[13]
.sym 8465 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 8466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 8467 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8468 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 8474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 8480 led_blink_rght_rgb[7]
.sym 8484 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 8491 led_blink_rght_rgb[5]
.sym 8495 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 8496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 8497 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 8498 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 8505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 8506 clk$SB_IO_IN_$glb_clk
.sym 8507 rst$SB_IO_IN_$glb_sr
.sym 8508 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 8509 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8510 led_eye_left_rgb[13]
.sym 8511 led_eye_left_rgb[14]
.sym 8512 led_eye_left_rgb[15]
.sym 8513 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 8514 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 8515 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 8520 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 8524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8527 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8531 led_eye_left_rgb[6]
.sym 8534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 8540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 8542 cnt_rg[1]
.sym 8543 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 8550 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 8551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 8552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 8558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 8559 motor_dps_rght[6]
.sym 8560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 8561 motor_dps_rght[7]
.sym 8562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 8563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 8564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 8573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 8574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 8576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 8583 motor_dps_rght[7]
.sym 8588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 8589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 8590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 8591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 8595 motor_dps_rght[6]
.sym 8606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8608 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 8609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 8612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 8613 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 8614 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 8615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 8628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 8629 clk$SB_IO_IN_$glb_clk
.sym 8630 rst$SB_IO_IN_$glb_sr
.sym 8631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8632 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[5]
.sym 8633 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 8634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 8635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[6]
.sym 8637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8638 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[7]
.sym 8645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8655 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8656 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 8658 puls_btn2
.sym 8659 led_blink_rght_rgb[7]
.sym 8661 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 8662 led_blink_left_rgb[7]
.sym 8663 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 8666 $PACKER_GND_NET
.sym 8675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 8676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 8677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 8678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 8679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 8680 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 8681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 8682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 8683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 8684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8686 cnt_rg[0]
.sym 8687 cnt_rg[1]
.sym 8688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 8691 cnt_rg[0]
.sym 8693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8695 led_eye_left_rgb[5]
.sym 8701 led_eye_left_rgb[7]
.sym 8705 cnt_rg[1]
.sym 8706 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 8708 cnt_rg[0]
.sym 8714 led_eye_left_rgb[7]
.sym 8717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 8730 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 8731 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 8732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 8735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 8736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 8737 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 8738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 8741 cnt_rg[1]
.sym 8742 cnt_rg[0]
.sym 8744 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 8747 led_eye_left_rgb[5]
.sym 8751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 8752 clk$SB_IO_IN_$glb_clk
.sym 8753 rst$SB_IO_IN_$glb_sr
.sym 8754 led_eye_rght_rgb[5]
.sym 8756 led_blink_left_rgb_SB_DFFER_Q_E
.sym 8757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 8758 led_eye_rght_rgb[6]
.sym 8759 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 8761 led_eye_rght_rgb[7]
.sym 8766 motor_dps_left[7]
.sym 8767 $PACKER_VCC_NET
.sym 8769 puls_btn2
.sym 8770 motor_dps_left[5]
.sym 8774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 8775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8776 motor_dps_left[6]
.sym 8777 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 8781 led_blink_rght_rgb[13]
.sym 8782 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 8788 led_blink_left_rgb[22]
.sym 8796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 8797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 8802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8805 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 8806 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 8807 led_blink_rght_rgb[5]
.sym 8808 btn2_rg2
.sym 8810 btn2_rg1
.sym 8812 led_blink_left_rgb[22]
.sym 8813 led_blink_left_rgb_SB_DFFER_Q_E
.sym 8815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8817 led_blink_left_rgb[21]
.sym 8821 led_blink_left_rgb[23]
.sym 8822 led_eye_left_rgb[5]
.sym 8823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 8825 led_blink_left_rgb[21]
.sym 8827 $nextpnr_ICESTORM_LC_8$O
.sym 8829 led_blink_left_rgb[21]
.sym 8833 led_blink_left_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 8834 led_blink_left_rgb[23]
.sym 8836 led_blink_left_rgb[22]
.sym 8837 led_blink_left_rgb[21]
.sym 8841 led_blink_left_rgb[23]
.sym 8843 led_blink_left_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 8846 led_blink_rght_rgb[5]
.sym 8847 led_eye_left_rgb[5]
.sym 8848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 8849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8854 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8855 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 8859 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 8860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 8861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 8865 led_blink_left_rgb[21]
.sym 8867 led_blink_left_rgb[23]
.sym 8871 btn2_rg1
.sym 8873 btn2_rg2
.sym 8874 led_blink_left_rgb_SB_DFFER_Q_E
.sym 8875 clk$SB_IO_IN_$glb_clk
.sym 8876 rst$SB_IO_IN_$glb_sr
.sym 8877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 8878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 8880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 8882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 8883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 8884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 8886 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 8894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8895 led_blink_left_rgb[23]
.sym 8896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 8900 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 8902 led_blink_left_rgb[23]
.sym 8903 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 8904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8906 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 8907 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 8908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 8909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 8919 led_blink_rght_rgb[6]
.sym 8922 led_blink_rght_rgb[5]
.sym 8925 led_blink_rght_rgb[13]
.sym 8928 led_blink_rght_rgb[7]
.sym 8929 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8946 led_blink_rght_rgb[5]
.sym 8950 $nextpnr_ICESTORM_LC_11$O
.sym 8952 led_blink_rght_rgb[5]
.sym 8956 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_4_I3[2]
.sym 8957 led_blink_rght_rgb[7]
.sym 8959 led_blink_rght_rgb[6]
.sym 8960 led_blink_rght_rgb[5]
.sym 8964 led_blink_rght_rgb[7]
.sym 8966 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_4_I3[2]
.sym 8976 led_blink_rght_rgb[7]
.sym 8978 led_blink_rght_rgb[5]
.sym 8993 led_blink_rght_rgb[7]
.sym 8995 led_blink_rght_rgb[13]
.sym 8997 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8998 clk$SB_IO_IN_$glb_clk
.sym 8999 rst$SB_IO_IN_$glb_sr
.sym 9000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 9001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 9002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 9004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 9005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 9006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 9007 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9016 led_blink_rght_rgb[6]
.sym 9024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 9026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 9030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9031 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 9032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 9035 led_eye_rght_rgb[23]
.sym 9041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 9043 led_blink_rght_rgb[23]
.sym 9045 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9046 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 9048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 9051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9053 led_blink_left_rgb[21]
.sym 9055 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 9056 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9057 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 9058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9059 led_eye_rght_rgb[23]
.sym 9061 led_blink_left_rgb[23]
.sym 9062 led_blink_left_rgb[23]
.sym 9065 led_eye_left_rgb[23]
.sym 9067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 9068 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9069 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9072 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 9074 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 9075 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 9080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 9081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 9083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 9086 led_eye_rght_rgb[23]
.sym 9087 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9088 led_blink_left_rgb[23]
.sym 9089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9092 led_eye_left_rgb[23]
.sym 9093 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9094 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9095 led_blink_rght_rgb[23]
.sym 9101 led_blink_left_rgb[21]
.sym 9106 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9107 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9113 led_blink_left_rgb[23]
.sym 9116 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9117 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9118 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 9119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 9120 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 9121 clk$SB_IO_IN_$glb_clk
.sym 9122 rst$SB_IO_IN_$glb_sr
.sym 9123 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 9124 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 9125 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9126 led_blink_left_rgb[2]
.sym 9127 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 9128 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 9129 led_blink_left_rgb[6]
.sym 9130 led_blink_left_rgb[0]
.sym 9133 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 9134 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 9145 led_eye_left_rgb[7]
.sym 9148 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 9149 $PACKER_GND_NET
.sym 9153 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 9156 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9164 led_eye_left_rgb[23]
.sym 9168 led_eye_left_rgb[22]
.sym 9169 led_eye_left_rgb[0]
.sym 9175 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 9176 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9182 led_eye_left_rgb[21]
.sym 9184 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 9185 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 9200 led_eye_left_rgb[0]
.sym 9204 led_eye_left_rgb[23]
.sym 9210 led_eye_left_rgb[0]
.sym 9216 led_eye_left_rgb[22]
.sym 9228 led_eye_left_rgb[21]
.sym 9239 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 9240 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 9243 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 9244 clk$SB_IO_IN_$glb_clk
.sym 9245 rst$SB_IO_IN_$glb_sr
.sym 9246 led_eye_rght_rgb[2]
.sym 9247 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 9248 led_eye_rght_rgb[12]
.sym 9249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9250 led_eye_rght_rgb[0]
.sym 9251 led_eye_rght_rgb[23]
.sym 9252 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9253 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9254 led_blink_rght_rgb[7]
.sym 9268 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 9269 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9271 led_eye_left_rgb[17]
.sym 9281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 9287 led_eye_left_rgb[2]
.sym 9289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9292 led_eye_left_rgb[3]
.sym 9294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9296 led_eye_left_rgb[21]
.sym 9298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9300 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 9302 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 9303 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 9305 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 9309 $PACKER_GND_NET
.sym 9310 led_eye_left_rgb[4]
.sym 9311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 9314 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_DFFER_Q_E
.sym 9315 led_blink_left_rgb[21]
.sym 9320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9326 led_eye_left_rgb[4]
.sym 9332 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 9334 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 9341 $PACKER_GND_NET
.sym 9344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 9345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 9346 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 9351 led_eye_left_rgb[2]
.sym 9357 led_eye_left_rgb[3]
.sym 9362 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9364 led_blink_left_rgb[21]
.sym 9365 led_eye_left_rgb[21]
.sym 9366 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_DFFER_Q_E
.sym 9367 clk$SB_IO_IN_$glb_clk
.sym 9368 rst$SB_IO_IN_$glb_sr
.sym 9371 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_O
.sym 9372 led_eye_rght_rgb[17]
.sym 9373 led_eye_rght_rgb[3]
.sym 9374 led_eye_left_rgb[2]
.sym 9375 led_eye_rght_rgb[21]
.sym 9376 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_DFFER_Q_E
.sym 9379 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9380 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 9387 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9389 $PACKER_VCC_NET
.sym 9391 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 9392 led_eye_rght_rgb[12]
.sym 9394 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9395 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 9398 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9399 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 9400 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_DFFER_Q_E
.sym 9401 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9403 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9404 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9412 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9416 led_blink_rght_rgb[21]
.sym 9434 $PACKER_GND_NET
.sym 9440 led_eye_rght_rgb[21]
.sym 9444 $PACKER_GND_NET
.sym 9451 $PACKER_GND_NET
.sym 9461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9463 led_eye_rght_rgb[21]
.sym 9464 led_blink_rght_rgb[21]
.sym 9473 $PACKER_GND_NET
.sym 9482 $PACKER_GND_NET
.sym 9489 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9490 clk$SB_IO_IN_$glb_clk
.sym 9491 rst$SB_IO_IN_$glb_sr
.sym 9493 led_blink_left_rgb[3]
.sym 9494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 9496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9497 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 9498 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9499 led_blink_left_rgb[17]
.sym 9506 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 9508 led_blink_rght_rgb[3]
.sym 9518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 9519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 9520 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9522 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9523 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 9526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 9542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9543 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 9547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 9549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9559 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 9560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 9562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 9563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 9564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9566 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 9568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 9569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 9575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 9578 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9579 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 9581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 9592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 9596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9602 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 9613 clk$SB_IO_IN_$glb_clk
.sym 9614 rst$SB_IO_IN_$glb_sr
.sym 9615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 9616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 9617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 9619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 9620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 9621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 9622 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 9625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 9631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][7]
.sym 9640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 9641 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9643 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 9645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 9647 led_blink_rght_rgb[17]
.sym 9649 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9656 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9658 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9659 led_blink_rght_rgb[21]
.sym 9664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9673 led_blink_rght_rgb[17]
.sym 9675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9682 led_blink_rght_rgb[3]
.sym 9692 led_blink_rght_rgb[21]
.sym 9695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9702 led_blink_rght_rgb[17]
.sym 9707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9716 led_blink_rght_rgb[3]
.sym 9719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9726 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9728 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9731 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 9732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 9733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 9735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 9736 clk$SB_IO_IN_$glb_clk
.sym 9737 rst$SB_IO_IN_$glb_sr
.sym 9739 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 9744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 9746 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 9751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 9755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 9757 led_eye_left_rgb[4]
.sym 9759 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 9761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 9763 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9765 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9766 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9767 $PACKER_GND_NET
.sym 9768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 9769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 9770 $PACKER_GND_NET
.sym 9773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 9779 $PACKER_GND_NET
.sym 9785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9787 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9794 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][3]
.sym 9804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9808 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][3]
.sym 9809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9814 $PACKER_GND_NET
.sym 9818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9824 $PACKER_GND_NET
.sym 9831 $PACKER_GND_NET
.sym 9836 $PACKER_GND_NET
.sym 9843 $PACKER_GND_NET
.sym 9848 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][3]
.sym 9850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][3]
.sym 9851 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9855 $PACKER_GND_NET
.sym 9858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 9859 clk$SB_IO_IN_$glb_clk
.sym 9860 rst$SB_IO_IN_$glb_sr
.sym 9862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 9863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 9864 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 9865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[4]
.sym 9866 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[5]
.sym 9867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 9868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][3]
.sym 9876 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 9879 $PACKER_VCC_NET
.sym 9880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 9881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 9882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 9883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 9884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 9885 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9887 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9888 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9889 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 9893 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 9903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9904 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][4]
.sym 9907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][1]
.sym 9908 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][1]
.sym 9910 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9911 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][7]
.sym 9912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][4]
.sym 9914 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][7]
.sym 9915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][7]
.sym 9917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9919 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 9920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 9924 $PACKER_GND_NET
.sym 9925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9926 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 9932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 9933 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][7]
.sym 9936 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][7]
.sym 9937 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9938 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9941 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][1]
.sym 9942 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9943 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][1]
.sym 9944 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9947 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9948 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][7]
.sym 9953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][4]
.sym 9954 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][4]
.sym 9956 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 9960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 9961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 9962 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 9965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9966 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9968 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9971 $PACKER_GND_NET
.sym 9977 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 9978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 9979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 9980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 9981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 9982 clk$SB_IO_IN_$glb_clk
.sym 9983 rst$SB_IO_IN_$glb_sr
.sym 9984 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9985 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9986 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9987 led_eye_left_rgb[1]
.sym 9988 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9989 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9990 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9991 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9993 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[1]
.sym 9996 $PACKER_GND_NET
.sym 9997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[0]
.sym 9998 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 10000 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][4]
.sym 10003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][1]
.sym 10006 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10007 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10008 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10009 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10010 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 10011 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 10012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10013 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 10016 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 10017 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10018 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10019 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 10027 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10028 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10029 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][4]
.sym 10034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][4]
.sym 10035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10037 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][4]
.sym 10039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 10040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10041 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10042 $PACKER_GND_NET
.sym 10046 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10053 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10059 $PACKER_GND_NET
.sym 10064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 10065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10066 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 10067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][4]
.sym 10071 $PACKER_GND_NET
.sym 10078 $PACKER_GND_NET
.sym 10085 $PACKER_GND_NET
.sym 10088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10091 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10094 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10095 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10096 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10097 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10100 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10101 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][4]
.sym 10102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][4]
.sym 10103 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10104 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 10105 clk$SB_IO_IN_$glb_clk
.sym 10106 rst$SB_IO_IN_$glb_sr
.sym 10107 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][7]
.sym 10108 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10110 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10111 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][1]
.sym 10112 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10113 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10114 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][3]
.sym 10121 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10122 led_eye_left_rgb[1]
.sym 10126 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10127 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10130 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10131 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][3]
.sym 10132 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 10133 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10135 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10136 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 10137 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 10141 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 10142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 10152 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 10153 mosi_o_SB_LUT4_I2_O
.sym 10154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 10157 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 10158 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 10160 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 10161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 10162 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 10163 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 10165 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 10166 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[3]
.sym 10167 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 10169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 10170 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10171 mosi_o$SB_IO_OUT
.sym 10172 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 10173 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10175 mosi_o_SB_DFFE_Q_E
.sym 10176 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 10177 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 10187 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 10188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 10189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 10190 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 10193 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 10194 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 10196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 10199 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 10200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 10201 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 10202 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 10205 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[3]
.sym 10206 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10207 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10208 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 10211 mosi_o$SB_IO_OUT
.sym 10212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10213 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10214 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 10217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10218 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 10219 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[3]
.sym 10220 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10223 mosi_o_SB_LUT4_I2_O
.sym 10224 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10225 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 10226 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10227 mosi_o_SB_DFFE_Q_E
.sym 10228 clk$SB_IO_IN_$glb_clk
.sym 10230 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 10232 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 10234 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 10236 led_eye_left_rgb[12]
.sym 10237 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 10242 servo_2[9]
.sym 10243 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 10244 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 10245 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10250 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10251 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10253 $PACKER_VCC_NET
.sym 10255 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10256 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10257 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 10258 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10259 $PACKER_GND_NET
.sym 10260 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 10262 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10263 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10265 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 10272 $PACKER_GND_NET
.sym 10273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 10274 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 10275 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][5]
.sym 10278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 10279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][5]
.sym 10280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 10283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 10284 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10285 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10286 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10287 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10290 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10292 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 10295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][4]
.sym 10296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 10299 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10305 $PACKER_GND_NET
.sym 10311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 10312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 10316 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][4]
.sym 10318 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 10319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 10331 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10334 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 10335 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10336 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 10337 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10340 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10341 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][5]
.sym 10342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10346 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][5]
.sym 10348 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10349 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 10350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 10351 clk$SB_IO_IN_$glb_clk
.sym 10352 rst$SB_IO_IN_$glb_sr
.sym 10353 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 10354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 10356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 10357 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10360 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10370 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 10371 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 10377 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 10378 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 10381 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10382 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 10384 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10385 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 10388 $PACKER_GND_NET
.sym 10397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10400 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][4]
.sym 10402 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10403 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10404 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][4]
.sym 10405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10409 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10411 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][5]
.sym 10412 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10413 $PACKER_GND_NET
.sym 10420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 10428 $PACKER_GND_NET
.sym 10435 $PACKER_GND_NET
.sym 10442 $PACKER_GND_NET
.sym 10445 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 10446 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][4]
.sym 10447 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][4]
.sym 10448 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 10452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10453 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10454 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][5]
.sym 10459 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10464 $PACKER_GND_NET
.sym 10470 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10472 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 10474 clk$SB_IO_IN_$glb_clk
.sym 10475 rst$SB_IO_IN_$glb_sr
.sym 10476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][3]
.sym 10477 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10478 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 10479 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10480 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10481 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][2]
.sym 10482 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][1]
.sym 10483 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][3]
.sym 10488 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 10492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][4]
.sym 10494 $PACKER_GND_NET
.sym 10500 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10502 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10504 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][2]
.sym 10507 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10508 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 10510 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10511 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][2]
.sym 10519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][5]
.sym 10520 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][5]
.sym 10521 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10522 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10523 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][5]
.sym 10525 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 10529 $PACKER_GND_NET
.sym 10530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10531 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10533 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 10540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][5]
.sym 10542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 10543 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 10551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 10556 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 10558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10562 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10563 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][5]
.sym 10565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][5]
.sym 10568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][5]
.sym 10571 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 10575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 10586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10587 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][5]
.sym 10589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10592 $PACKER_GND_NET
.sym 10596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 10597 clk$SB_IO_IN_$glb_clk
.sym 10598 rst$SB_IO_IN_$glb_sr
.sym 10599 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 10600 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 10601 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 10602 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 10605 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 10606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10607 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 10609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][3]
.sym 10624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10632 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10633 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 10640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][0]
.sym 10644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r
.sym 10646 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][2]
.sym 10648 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10653 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10656 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 10658 $PACKER_GND_NET
.sym 10662 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][2]
.sym 10664 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][2]
.sym 10666 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10673 $PACKER_GND_NET
.sym 10679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][2]
.sym 10680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10682 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10685 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][0]
.sym 10688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10694 $PACKER_GND_NET
.sym 10697 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 10698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r
.sym 10700 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10703 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][2]
.sym 10705 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10706 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][2]
.sym 10709 $PACKER_GND_NET
.sym 10716 $PACKER_GND_NET
.sym 10719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 10720 clk$SB_IO_IN_$glb_clk
.sym 10721 rst$SB_IO_IN_$glb_sr
.sym 10722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][2]
.sym 10723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][0]
.sym 10724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][6]
.sym 10725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10726 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][2]
.sym 10729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][6]
.sym 10735 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 10738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 10740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r
.sym 10749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 10753 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10754 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 10764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][0]
.sym 10765 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10773 $PACKER_GND_NET
.sym 10775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10776 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10779 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 10786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][0]
.sym 10791 spi_ss_n_SB_LUT4_I3_I2
.sym 10792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][0]
.sym 10794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 10797 spi_ss_n_SB_LUT4_I3_I2
.sym 10798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 10799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 10804 $PACKER_GND_NET
.sym 10809 $PACKER_GND_NET
.sym 10814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][0]
.sym 10817 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10820 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][0]
.sym 10822 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][0]
.sym 10826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 10827 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 10828 spi_ss_n_SB_LUT4_I3_I2
.sym 10829 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 10833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 10840 $PACKER_GND_NET
.sym 10842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 10843 clk$SB_IO_IN_$glb_clk
.sym 10844 rst$SB_IO_IN_$glb_sr
.sym 10845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][0]
.sym 10846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][6]
.sym 10850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][6]
.sym 10851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][6]
.sym 10858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][6]
.sym 10865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 10867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 10877 $PACKER_GND_NET
.sym 10888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][6]
.sym 10890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][6]
.sym 10891 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10895 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][6]
.sym 10897 $PACKER_GND_NET
.sym 10899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10900 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][0]
.sym 10902 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10905 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][6]
.sym 10933 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10938 $PACKER_GND_NET
.sym 10944 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][0]
.sym 10945 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10951 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10952 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][6]
.sym 10961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][6]
.sym 10962 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10963 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10964 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 10966 clk$SB_IO_IN_$glb_clk
.sym 10967 rst$SB_IO_IN_$glb_sr
.sym 10989 $PACKER_GND_NET
.sym 11037 $PACKER_GND_NET
.sym 11069 $PACKER_GND_NET
.sym 11081 $PACKER_GND_NET
.sym 11086 $PACKER_GND_NET
.sym 11088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 11089 clk$SB_IO_IN_$glb_clk
.sym 11090 rst$SB_IO_IN_$glb_sr
.sym 12084 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 12298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 12300 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 12301 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 12304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 12305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 12309 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 12314 led_eye_rght_rgb[2]
.sym 12323 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12342 led_blink_rght_rgb[15]
.sym 12343 cnt_rg[3]
.sym 12345 led_blink_rght_rgb[7]
.sym 12349 cnt_rg[1]
.sym 12350 cnt_rg[2]
.sym 12357 led_blink_rght_rgb[14]
.sym 12358 led_blink_rght_rgb[13]
.sym 12365 cnt_rg[0]
.sym 12366 led_blink_rght_rgb[13]
.sym 12367 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12372 $nextpnr_ICESTORM_LC_10$O
.sym 12374 led_blink_rght_rgb[13]
.sym 12378 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_2_I3[2]
.sym 12379 led_blink_rght_rgb[7]
.sym 12381 led_blink_rght_rgb[14]
.sym 12382 led_blink_rght_rgb[13]
.sym 12385 led_blink_rght_rgb[15]
.sym 12386 led_blink_rght_rgb[7]
.sym 12388 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_2_I3[2]
.sym 12409 cnt_rg[1]
.sym 12410 cnt_rg[3]
.sym 12411 cnt_rg[0]
.sym 12412 cnt_rg[2]
.sym 12419 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12420 clk$SB_IO_IN_$glb_clk
.sym 12421 rst$SB_IO_IN_$glb_sr
.sym 12426 led_eye_left_rgb[14]
.sym 12427 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12428 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 12429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12430 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 12431 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 12432 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 12433 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 12442 led_blink_rght_rgb[14]
.sym 12444 led_blink_rght_rgb[15]
.sym 12449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 12458 led_blink_left_rgb[14]
.sym 12471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 12474 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 12481 led_blink_rght_rgb[15]
.sym 12482 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12486 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 12489 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12504 $PACKER_GND_NET
.sym 12510 puls_btn2
.sym 12520 cnt_rg[1]
.sym 12521 cnt_rg[2]
.sym 12522 cnt_rg[3]
.sym 12523 cnt_rg[0]
.sym 12525 puls_btn2_SB_LUT4_I2_O
.sym 12530 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 12536 cnt_rg[0]
.sym 12538 puls_btn2_SB_LUT4_I2_O
.sym 12539 cnt_rg[1]
.sym 12542 $PACKER_GND_NET
.sym 12549 puls_btn2
.sym 12551 cnt_rg[3]
.sym 12554 $PACKER_GND_NET
.sym 12560 puls_btn2_SB_LUT4_I2_O
.sym 12561 cnt_rg[1]
.sym 12562 cnt_rg[0]
.sym 12568 $PACKER_GND_NET
.sym 12573 puls_btn2
.sym 12574 cnt_rg[2]
.sym 12575 cnt_rg[3]
.sym 12580 $PACKER_GND_NET
.sym 12582 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 12583 clk$SB_IO_IN_$glb_clk
.sym 12584 rst$SB_IO_IN_$glb_sr
.sym 12585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 12586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 12587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 12588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 12589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 12590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 12591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 12592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 12598 $PACKER_GND_NET
.sym 12599 $PACKER_GND_NET
.sym 12604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[13]
.sym 12605 led_blink_left_rgb[7]
.sym 12606 puls_btn2
.sym 12611 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 12614 servo_1_SB_DFFER_Q_E
.sym 12615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 12616 led_blink_left_rgb[5]
.sym 12618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 12626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 12627 cnt_rg[0]
.sym 12628 puls_btn2_SB_LUT4_I2_1_O
.sym 12629 cnt_rg[1]
.sym 12631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 12634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12637 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 12638 $PACKER_GND_NET
.sym 12639 cnt_rg[2]
.sym 12641 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 12645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 12647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 12648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 12659 cnt_rg[2]
.sym 12661 puls_btn2_SB_LUT4_I2_1_O
.sym 12665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 12666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 12667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 12672 $PACKER_GND_NET
.sym 12677 $PACKER_GND_NET
.sym 12684 $PACKER_GND_NET
.sym 12689 cnt_rg[1]
.sym 12690 puls_btn2_SB_LUT4_I2_1_O
.sym 12691 cnt_rg[0]
.sym 12692 cnt_rg[2]
.sym 12695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 12697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 12698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 12703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 12704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12705 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 12706 clk$SB_IO_IN_$glb_clk
.sym 12707 rst$SB_IO_IN_$glb_sr
.sym 12708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 12709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 12711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 12712 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 12713 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][6]
.sym 12715 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 12721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 12722 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 12723 motor_dps_rght[7]
.sym 12725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 12731 motor_dps_rght[6]
.sym 12735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 12739 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 12743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 12749 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 12751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 12752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 12754 motor_dps_left[6]
.sym 12755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12757 led_eye_rght_rgb[5]
.sym 12758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 12759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12760 cnt_rg[0]
.sym 12761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12762 motor_dps_left[7]
.sym 12763 cnt_rg[1]
.sym 12764 motor_dps_left[5]
.sym 12765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12776 led_blink_left_rgb[5]
.sym 12782 led_blink_left_rgb[5]
.sym 12783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12785 led_eye_rght_rgb[5]
.sym 12791 motor_dps_left[5]
.sym 12794 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 12795 cnt_rg[1]
.sym 12796 cnt_rg[0]
.sym 12800 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12803 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12807 motor_dps_left[6]
.sym 12818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 12819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 12821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12827 motor_dps_left[7]
.sym 12828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 12829 clk$SB_IO_IN_$glb_clk
.sym 12830 rst$SB_IO_IN_$glb_sr
.sym 12831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 12832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 12833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 12834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 12835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 12836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 12837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 12838 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 12843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 12845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12846 cnt_rg[0]
.sym 12848 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 12849 $PACKER_GND_NET
.sym 12853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 12855 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 12856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 12857 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 12859 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 12861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 12863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 12872 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 12882 led_blink_left_rgb[23]
.sym 12887 $PACKER_GND_NET
.sym 12896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 12899 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 12902 led_blink_left_rgb_SB_DFFER_Q_E
.sym 12903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12907 $PACKER_GND_NET
.sym 12918 led_blink_left_rgb_SB_DFFER_Q_E
.sym 12923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 12924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 12926 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12931 $PACKER_GND_NET
.sym 12935 led_blink_left_rgb[23]
.sym 12937 led_blink_left_rgb_SB_DFFER_Q_E
.sym 12950 $PACKER_GND_NET
.sym 12951 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 12952 clk$SB_IO_IN_$glb_clk
.sym 12953 rst$SB_IO_IN_$glb_sr
.sym 12954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 12955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 12956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 12957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 12958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 12959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 12960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 12961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12968 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 12970 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 12974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 12979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 12980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12982 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12983 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 12985 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 12986 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 12988 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 12989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13001 led_blink_left_rgb[7]
.sym 13007 led_eye_rght_rgb[6]
.sym 13010 led_eye_rght_rgb[7]
.sym 13016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13018 led_eye_rght_rgb[2]
.sym 13021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13022 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 13023 led_eye_rght_rgb[0]
.sym 13024 led_eye_rght_rgb[22]
.sym 13026 led_eye_rght_rgb[23]
.sym 13028 led_eye_rght_rgb[23]
.sym 13034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13035 led_blink_left_rgb[7]
.sym 13036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13037 led_eye_rght_rgb[7]
.sym 13043 led_eye_rght_rgb[2]
.sym 13049 led_eye_rght_rgb[7]
.sym 13060 led_eye_rght_rgb[6]
.sym 13067 led_eye_rght_rgb[0]
.sym 13071 led_eye_rght_rgb[22]
.sym 13074 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 13075 clk$SB_IO_IN_$glb_clk
.sym 13076 rst$SB_IO_IN_$glb_sr
.sym 13077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 13078 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 13080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 13081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 13082 led_eye_rght_rgb[22]
.sym 13083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13084 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 13085 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 13089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 13090 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 13092 led_blink_rght_rgb[13]
.sym 13098 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 13102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 13103 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 13104 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 13105 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13106 led_blink_rght_rgb[2]
.sym 13108 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13109 led_eye_rght_rgb[0]
.sym 13110 led_blink_rght_rgb[0]
.sym 13111 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 13119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13121 led_blink_left_rgb[2]
.sym 13123 led_blink_left_rgb[22]
.sym 13124 led_blink_left_rgb[6]
.sym 13125 led_blink_left_rgb[0]
.sym 13126 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13127 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13129 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13130 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 13131 led_eye_left_rgb[7]
.sym 13132 led_blink_rght_rgb[22]
.sym 13133 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 13134 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13135 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 13144 led_blink_rght_rgb[7]
.sym 13149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13151 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13152 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 13153 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 13159 led_blink_left_rgb[22]
.sym 13163 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 13164 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13165 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13169 led_blink_left_rgb[2]
.sym 13175 led_blink_left_rgb[6]
.sym 13183 led_blink_left_rgb[0]
.sym 13187 led_eye_left_rgb[7]
.sym 13188 led_blink_rght_rgb[7]
.sym 13189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13190 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13193 led_blink_left_rgb[22]
.sym 13194 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13195 led_blink_rght_rgb[22]
.sym 13196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 13198 clk$SB_IO_IN_$glb_clk
.sym 13199 rst$SB_IO_IN_$glb_sr
.sym 13200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[0]
.sym 13201 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 13202 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[7]
.sym 13203 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 13204 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 13205 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13206 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[2]
.sym 13207 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 13208 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 13211 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 13216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 13218 motor_dps_rght[7]
.sym 13219 led_blink_left_rgb[22]
.sym 13221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13225 $PACKER_GND_NET
.sym 13226 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 13228 led_blink_left_rgb[6]
.sym 13230 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 13231 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 13233 led_eye_rght_rgb[12]
.sym 13235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 13241 $PACKER_GND_NET
.sym 13242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 13243 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13244 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 13245 $PACKER_GND_NET
.sym 13246 led_eye_rght_rgb[22]
.sym 13249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 13250 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13251 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13252 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 13254 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13255 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 13256 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13265 led_eye_left_rgb[22]
.sym 13270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 13276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 13283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 13286 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13287 led_eye_rght_rgb[22]
.sym 13288 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13289 led_eye_left_rgb[22]
.sym 13293 $PACKER_GND_NET
.sym 13298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 13304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 13305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13306 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 13307 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13312 $PACKER_GND_NET
.sym 13319 $PACKER_GND_NET
.sym 13320 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 13321 clk$SB_IO_IN_$glb_clk
.sym 13322 rst$SB_IO_IN_$glb_sr
.sym 13323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 13325 led_blink_rght_rgb[2]
.sym 13326 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13327 led_blink_rght_rgb[0]
.sym 13328 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 13329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 13330 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 13333 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13334 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 13335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 13336 $PACKER_GND_NET
.sym 13338 servo_1[0]
.sym 13340 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 13341 $PACKER_GND_NET
.sym 13346 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13348 led_eye_rght_rgb[21]
.sym 13353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 13355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 13356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 13357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 13358 led_eye_rght_rgb[17]
.sym 13364 led_eye_rght_rgb[2]
.sym 13367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13368 led_eye_rght_rgb[0]
.sym 13369 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13375 led_blink_left_rgb[2]
.sym 13378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13379 led_blink_left_rgb[0]
.sym 13382 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 13384 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13385 $PACKER_GND_NET
.sym 13389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13390 led_eye_left_rgb[0]
.sym 13391 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13392 led_blink_rght_rgb[0]
.sym 13400 $PACKER_GND_NET
.sym 13405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13410 $PACKER_GND_NET
.sym 13415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13416 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13417 led_blink_rght_rgb[0]
.sym 13418 led_eye_rght_rgb[0]
.sym 13422 $PACKER_GND_NET
.sym 13427 $PACKER_GND_NET
.sym 13433 led_blink_left_rgb[0]
.sym 13434 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13436 led_eye_left_rgb[0]
.sym 13439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13440 led_eye_rght_rgb[2]
.sym 13441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13442 led_blink_left_rgb[2]
.sym 13443 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 13444 clk$SB_IO_IN_$glb_clk
.sym 13445 rst$SB_IO_IN_$glb_sr
.sym 13446 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13447 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 13448 led_blink_rght_rgb[17]
.sym 13449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 13450 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 13451 led_blink_rght_rgb[3]
.sym 13452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13453 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 13457 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13469 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 13470 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 13471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 13473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13477 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13478 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 13479 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 13480 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 13487 led_eye_left_rgb[2]
.sym 13495 $PACKER_GND_NET
.sym 13498 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 13504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 13506 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13512 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 13514 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg
.sym 13517 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 13518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 13532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg
.sym 13533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 13534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 13535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 13538 $PACKER_GND_NET
.sym 13547 $PACKER_GND_NET
.sym 13551 led_eye_left_rgb[2]
.sym 13559 $PACKER_GND_NET
.sym 13562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 13564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 13565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 13566 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 13567 clk$SB_IO_IN_$glb_clk
.sym 13568 rst$SB_IO_IN_$glb_sr
.sym 13569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 13573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 13574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][7]
.sym 13575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][3]
.sym 13576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 13579 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 13585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[8]
.sym 13586 $PACKER_GND_NET
.sym 13590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 13591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 13592 led_blink_rght_rgb[17]
.sym 13593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 13594 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 13597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 13599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13600 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 13601 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 13603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 13604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 13612 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 13615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13617 led_blink_left_rgb[17]
.sym 13618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13619 led_blink_left_rgb[3]
.sym 13621 led_eye_rght_rgb[17]
.sym 13622 led_eye_rght_rgb[3]
.sym 13624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13632 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 13634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 13635 $PACKER_GND_NET
.sym 13636 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 13637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13650 $PACKER_GND_NET
.sym 13657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13658 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13667 led_blink_left_rgb[3]
.sym 13668 led_eye_rght_rgb[3]
.sym 13669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 13674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 13675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 13676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 13679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13680 led_blink_left_rgb[17]
.sym 13681 led_eye_rght_rgb[17]
.sym 13682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13686 $PACKER_GND_NET
.sym 13689 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 13690 clk$SB_IO_IN_$glb_clk
.sym 13691 rst$SB_IO_IN_$glb_sr
.sym 13692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 13693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 13694 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 13695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 13696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 13697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 13698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 13699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 13702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13703 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13706 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 13710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 13712 led_eye_left_rgb[17]
.sym 13716 led_eye_left_rgb[2]
.sym 13718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 13720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 13721 $PACKER_GND_NET
.sym 13722 led_eye_left_rgb[3]
.sym 13724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][3]
.sym 13725 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13734 led_blink_left_rgb[3]
.sym 13735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 13736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13737 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13739 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 13741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 13742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 13744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 13748 led_blink_left_rgb[17]
.sym 13749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 13754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 13757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 13758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 13761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 13762 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 13767 led_blink_left_rgb[3]
.sym 13772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 13774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 13778 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 13780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 13781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 13784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 13785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 13790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 13792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 13793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 13797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 13798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13804 led_blink_left_rgb[17]
.sym 13809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 13813 clk$SB_IO_IN_$glb_clk
.sym 13814 rst$SB_IO_IN_$glb_sr
.sym 13815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 13816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 13817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 13818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O
.sym 13819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][2]
.sym 13820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 13829 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 13830 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 13842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 13847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 13848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 13850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 13856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 13857 $PACKER_VCC_NET
.sym 13862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13866 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 13868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][3]
.sym 13869 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][3]
.sym 13871 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 13876 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13877 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[3]
.sym 13879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][3]
.sym 13885 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13886 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13895 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 13897 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][3]
.sym 13901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[3]
.sym 13903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 13907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13925 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13926 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][3]
.sym 13927 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13928 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][3]
.sym 13933 $PACKER_VCC_NET
.sym 13935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 13936 clk$SB_IO_IN_$glb_clk
.sym 13937 rst$SB_IO_IN_$glb_sr
.sym 13938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 13940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 13941 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 13942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 13943 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13945 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13949 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13950 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 13953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 13954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 13955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 13957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 13963 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 13966 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][2]
.sym 13968 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 13986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 13989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[1]
.sym 13990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13993 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 13994 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 13997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 13999 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[4]
.sym 14000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[5]
.sym 14001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14011 $nextpnr_ICESTORM_LC_2$O
.sym 14013 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14017 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 14018 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 14024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14027 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 14029 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 14030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 14035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 14036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14038 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[4]
.sym 14039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 14042 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[5]
.sym 14044 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14045 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 14049 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14054 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[5]
.sym 14055 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14056 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[1]
.sym 14057 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[4]
.sym 14058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 14059 clk$SB_IO_IN_$glb_clk
.sym 14060 rst$SB_IO_IN_$glb_sr
.sym 14061 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 14062 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14063 servo_2_SB_DFFER_Q_9_E
.sym 14064 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg
.sym 14066 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_DFFER_Q_E
.sym 14068 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14074 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 14077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 14079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 14082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14084 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 14086 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 14090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_DFFER_Q_E
.sym 14091 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14093 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14095 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 14096 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_DFFER_Q_E
.sym 14103 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14104 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][7]
.sym 14105 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14108 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14110 $PACKER_GND_NET
.sym 14111 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14112 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14113 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][7]
.sym 14115 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14117 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 14120 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 14130 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14135 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14136 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14137 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 14142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][7]
.sym 14143 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14144 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14147 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14148 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14155 $PACKER_GND_NET
.sym 14159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14162 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14165 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14166 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14167 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14171 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14172 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14173 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][7]
.sym 14177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14181 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 14182 clk$SB_IO_IN_$glb_clk
.sym 14183 rst$SB_IO_IN_$glb_sr
.sym 14186 servo_2[7]
.sym 14187 servo_2[8]
.sym 14188 servo_2[9]
.sym 14189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 14196 $PACKER_GND_NET
.sym 14198 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 14200 servo_2[5]
.sym 14205 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14206 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14207 $PACKER_GND_NET
.sym 14209 led_eye_left_rgb[12]
.sym 14210 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14211 led_eye_left_rgb[1]
.sym 14212 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14213 servo_2[6]
.sym 14214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 14215 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][1]
.sym 14217 $PACKER_GND_NET
.sym 14227 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14228 $PACKER_GND_NET
.sym 14229 $PACKER_VCC_NET
.sym 14231 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14232 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14233 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14236 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14239 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][7]
.sym 14246 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14247 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14253 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][1]
.sym 14256 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 14259 $PACKER_GND_NET
.sym 14264 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14265 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 14266 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][1]
.sym 14267 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14283 $PACKER_GND_NET
.sym 14288 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14290 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][7]
.sym 14294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14301 $PACKER_VCC_NET
.sym 14304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 14305 clk$SB_IO_IN_$glb_clk
.sym 14306 rst$SB_IO_IN_$glb_sr
.sym 14307 led_eye_left_rgb[12]
.sym 14309 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 14317 mosi_o$SB_IO_OUT
.sym 14322 servo_2[8]
.sym 14323 servo_2[1]
.sym 14328 servo_2[5]
.sym 14330 servo_2[7]
.sym 14331 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 14336 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14338 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14339 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 14340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14341 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14350 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 14352 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 14353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 14355 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 14359 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][3]
.sym 14364 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 14370 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14371 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14376 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][1]
.sym 14377 $PACKER_GND_NET
.sym 14378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][3]
.sym 14382 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14383 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14384 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14393 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 14394 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 14395 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 14396 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 14405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14407 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14411 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][1]
.sym 14412 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14413 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14417 $PACKER_GND_NET
.sym 14423 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 14424 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 14425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 14426 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 14427 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 14428 clk$SB_IO_IN_$glb_clk
.sym 14429 rst$SB_IO_IN_$glb_sr
.sym 14430 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][7]
.sym 14431 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14432 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][5]
.sym 14433 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14434 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 14435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14436 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14437 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][5]
.sym 14454 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][2]
.sym 14455 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14456 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 14459 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14460 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][1]
.sym 14461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 14463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 14464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14465 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][3]
.sym 14473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14474 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 14475 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 14476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 14477 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][1]
.sym 14478 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][4]
.sym 14479 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14480 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][3]
.sym 14481 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14483 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14484 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14486 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14488 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][1]
.sym 14490 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 14491 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 14494 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14495 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 14498 mosi_o_SB_DFFE_Q_E
.sym 14499 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14500 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14502 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 14505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 14506 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14507 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 14510 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][1]
.sym 14511 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14512 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14513 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][1]
.sym 14516 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14517 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][4]
.sym 14522 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 14523 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 14524 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 14525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14528 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14531 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14534 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][3]
.sym 14536 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][3]
.sym 14546 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 14547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 14548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 14549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 14550 mosi_o_SB_DFFE_Q_E
.sym 14551 clk$SB_IO_IN_$glb_clk
.sym 14553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14554 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][3]
.sym 14555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14556 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][1]
.sym 14558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14559 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][5]
.sym 14560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][2]
.sym 14565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 14568 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 14574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][4]
.sym 14575 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14577 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 14578 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 14583 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14594 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 14595 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14596 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 14598 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14602 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 14603 $PACKER_GND_NET
.sym 14604 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 14606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][3]
.sym 14607 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][2]
.sym 14608 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 14610 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14611 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 14617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][3]
.sym 14625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14629 $PACKER_GND_NET
.sym 14633 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][2]
.sym 14635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 14636 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14640 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 14641 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 14642 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 14645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][3]
.sym 14646 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][3]
.sym 14648 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14652 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 14653 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 14654 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 14658 $PACKER_GND_NET
.sym 14663 $PACKER_GND_NET
.sym 14670 $PACKER_GND_NET
.sym 14673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 14674 clk$SB_IO_IN_$glb_clk
.sym 14675 rst$SB_IO_IN_$glb_sr
.sym 14678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][2]
.sym 14679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][2]
.sym 14681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][2]
.sym 14682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][0]
.sym 14689 $PACKER_GND_NET
.sym 14694 $PACKER_GND_NET
.sym 14696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 14700 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14701 led_eye_left_rgb[12]
.sym 14702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 14703 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14704 led_eye_left_rgb[1]
.sym 14705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][0]
.sym 14708 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14711 $PACKER_GND_NET
.sym 14717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][2]
.sym 14718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 14722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][2]
.sym 14723 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 14725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14726 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 14728 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14729 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14730 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 14731 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][2]
.sym 14732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][2]
.sym 14733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 14734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 14735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 14736 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14737 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 14738 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14739 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 14742 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][2]
.sym 14744 mosi_o_SB_DFFE_Q_E
.sym 14745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][2]
.sym 14746 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][2]
.sym 14747 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14748 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 14751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 14752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 14753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 14756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14762 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 14763 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 14764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 14765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 14768 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][2]
.sym 14770 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14771 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][2]
.sym 14774 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14775 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][2]
.sym 14777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][2]
.sym 14780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14781 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][2]
.sym 14783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 14789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][2]
.sym 14793 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][2]
.sym 14795 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14796 mosi_o_SB_DFFE_Q_E
.sym 14797 clk$SB_IO_IN_$glb_clk
.sym 14799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 14800 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14803 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14805 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14806 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 14807 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 14812 $PACKER_GND_NET
.sym 14813 $PACKER_GND_NET
.sym 14821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14831 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][0]
.sym 14854 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14855 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][6]
.sym 14858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][6]
.sym 14864 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][0]
.sym 14866 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14868 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14871 $PACKER_GND_NET
.sym 14875 $PACKER_GND_NET
.sym 14882 $PACKER_GND_NET
.sym 14885 $PACKER_GND_NET
.sym 14891 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][6]
.sym 14893 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][6]
.sym 14897 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][0]
.sym 14898 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][0]
.sym 14900 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14906 $PACKER_GND_NET
.sym 14916 $PACKER_GND_NET
.sym 14919 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 14920 clk$SB_IO_IN_$glb_clk
.sym 14921 rst$SB_IO_IN_$glb_sr
.sym 14922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][6]
.sym 14923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][6]
.sym 14925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][6]
.sym 14927 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14928 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][6]
.sym 14929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][0]
.sym 14948 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14964 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14974 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14975 $PACKER_GND_NET
.sym 14977 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14982 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][6]
.sym 14985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14988 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14991 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][6]
.sym 14994 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][6]
.sym 14999 $PACKER_GND_NET
.sym 15002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15008 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][6]
.sym 15009 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15014 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15015 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15017 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15021 $PACKER_GND_NET
.sym 15028 $PACKER_GND_NET
.sym 15032 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][6]
.sym 15034 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][6]
.sym 15038 $PACKER_GND_NET
.sym 15042 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 15043 clk$SB_IO_IN_$glb_clk
.sym 15044 rst$SB_IO_IN_$glb_sr
.sym 15049 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 15051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 15061 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15174 led_blink_left_rgb[4]
.sym 15191 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 15309 $PACKER_GND_NET
.sym 16375 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16376 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[13]
.sym 16377 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 16378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 16379 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 16381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16382 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 16394 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][6]
.sym 16397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 16399 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 16417 led_blink_left_rgb[14]
.sym 16436 led_blink_left_rgb[7]
.sym 16440 led_blink_left_rgb[13]
.sym 16442 led_blink_left_rgb[15]
.sym 16446 led_blink_left_rgb[5]
.sym 16452 led_blink_left_rgb[15]
.sym 16465 led_blink_left_rgb[7]
.sym 16470 led_blink_left_rgb[13]
.sym 16486 led_blink_left_rgb[5]
.sym 16493 led_blink_left_rgb[14]
.sym 16496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 16497 clk$SB_IO_IN_$glb_clk
.sym 16498 rst$SB_IO_IN_$glb_sr
.sym 16503 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2
.sym 16504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[15]
.sym 16505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16506 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[13]
.sym 16507 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 16508 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16509 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[14]
.sym 16510 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 16512 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 16514 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 16528 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 16532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 16541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 16542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 16545 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 16548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 16552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[15]
.sym 16557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 16560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 16563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 16564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 16565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 16580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[13]
.sym 16582 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 16584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 16588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16589 led_blink_left_rgb[15]
.sym 16590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 16592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 16598 led_eye_left_rgb[13]
.sym 16599 led_eye_left_rgb[14]
.sym 16600 led_eye_left_rgb[15]
.sym 16601 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 16605 led_eye_left_rgb[6]
.sym 16606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16607 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16614 led_eye_left_rgb[14]
.sym 16619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 16620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 16622 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 16625 led_eye_left_rgb[15]
.sym 16631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16632 led_blink_left_rgb[15]
.sym 16633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16634 led_eye_left_rgb[15]
.sym 16638 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 16639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[13]
.sym 16640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16644 led_eye_left_rgb[6]
.sym 16652 led_eye_left_rgb[14]
.sym 16656 led_eye_left_rgb[13]
.sym 16659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 16660 clk$SB_IO_IN_$glb_clk
.sym 16661 rst$SB_IO_IN_$glb_sr
.sym 16662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 16663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 16664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 16665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 16667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 16668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 16669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 16672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 16673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16674 led_blink_left_rgb[14]
.sym 16687 cnt_rg[1]
.sym 16688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 16689 led_eye_rght_rgb[5]
.sym 16691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 16692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 16696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[5]
.sym 16703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 16707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 16709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 16710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 16713 led_eye_left_rgb[13]
.sym 16714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 16717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 16718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 16721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 16722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 16723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 16724 $PACKER_GND_NET
.sym 16725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 16734 led_blink_left_rgb[13]
.sym 16739 $PACKER_GND_NET
.sym 16744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 16751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 16754 $PACKER_GND_NET
.sym 16760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 16762 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16763 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 16766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16768 led_eye_left_rgb[13]
.sym 16769 led_blink_left_rgb[13]
.sym 16772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 16773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 16778 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 16779 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 16780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 16781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 16782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 16783 clk$SB_IO_IN_$glb_clk
.sym 16784 rst$SB_IO_IN_$glb_sr
.sym 16785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 16787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 16789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 16790 $PACKER_GND_NET
.sym 16791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 16792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 16795 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 16796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 16806 $PACKER_VCC_NET
.sym 16809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 16811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 16816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 16817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 16826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 16827 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 16828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16829 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 16831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 16832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[7]
.sym 16834 led_blink_rght_rgb[15]
.sym 16835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 16836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 16839 led_eye_rght_rgb[15]
.sym 16840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 16841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 16842 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 16843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 16844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 16847 cnt_rg[1]
.sym 16848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 16849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16854 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 16856 cnt_rg[0]
.sym 16857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 16860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 16861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 16865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16866 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 16867 led_blink_rght_rgb[15]
.sym 16868 led_eye_rght_rgb[15]
.sym 16871 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16872 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[7]
.sym 16873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 16878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 16879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 16884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 16885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 16889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 16890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 16891 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 16892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 16896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 16897 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 16898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 16901 cnt_rg[1]
.sym 16902 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 16903 cnt_rg[0]
.sym 16905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16906 clk$SB_IO_IN_$glb_clk
.sym 16907 rst$SB_IO_IN_$glb_sr
.sym 16909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 16910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[6]
.sym 16911 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16912 servo_2_SB_DFFER_Q_E
.sym 16913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[5]
.sym 16918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O
.sym 16920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 16926 led_eye_rght_rgb[13]
.sym 16927 led_eye_rght_rgb[15]
.sym 16928 motor_dps_rght_SB_DFFER_Q_15_E
.sym 16933 motor_dps_rght[5]
.sym 16934 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 16935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[6]
.sym 16936 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 16938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 16939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 16940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 16941 led_blink_rght_rgb[22]
.sym 16943 led_blink_rght_rgb[23]
.sym 16951 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 16956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 16958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 16959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 16960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 16961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 16962 $PACKER_GND_NET
.sym 16963 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16964 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 16966 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[6]
.sym 16969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[6]
.sym 16970 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 16971 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[5]
.sym 16975 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 16976 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 16978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 16979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 16980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 16982 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 16983 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 16984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 16985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 16988 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 16989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[6]
.sym 16990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 16991 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16994 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16995 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 17000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 17002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 17003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 17006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[6]
.sym 17007 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 17008 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 17009 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17015 $PACKER_GND_NET
.sym 17018 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[5]
.sym 17019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 17021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17025 $PACKER_GND_NET
.sym 17028 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 17029 clk$SB_IO_IN_$glb_clk
.sym 17030 rst$SB_IO_IN_$glb_sr
.sym 17032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 17033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 17034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][5]
.sym 17035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 17036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 17037 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17038 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 17041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 17045 servo_1_SB_DFFER_Q_E
.sym 17051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17052 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 17056 servo_2[2]
.sym 17058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 17059 servo_2_SB_DFFER_Q_E
.sym 17062 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 17066 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17072 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 17076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 17080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 17083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17093 led_blink_rght_rgb[0]
.sym 17094 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17097 led_blink_rght_rgb[2]
.sym 17098 led_blink_rght_rgb[6]
.sym 17100 led_eye_rght_rgb[6]
.sym 17101 led_blink_rght_rgb[22]
.sym 17102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17103 led_blink_rght_rgb[23]
.sym 17105 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 17106 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 17107 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17111 led_blink_rght_rgb[0]
.sym 17119 led_blink_rght_rgb[23]
.sym 17123 led_blink_rght_rgb[6]
.sym 17129 led_blink_rght_rgb[22]
.sym 17135 led_blink_rght_rgb[6]
.sym 17136 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17137 led_eye_rght_rgb[6]
.sym 17138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17143 led_blink_rght_rgb[2]
.sym 17148 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 17149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 17151 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 17152 clk$SB_IO_IN_$glb_clk
.sym 17153 rst$SB_IO_IN_$glb_sr
.sym 17154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[6]
.sym 17156 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[7]
.sym 17157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 17158 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 17159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[2]
.sym 17160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[0]
.sym 17164 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17167 motor_dps_rght[6]
.sym 17170 $PACKER_GND_NET
.sym 17174 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 17176 led_eye_rght_rgb[12]
.sym 17177 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 17178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 17180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 17181 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 17183 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17184 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 17188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 17197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17198 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17199 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 17201 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17202 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 17203 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 17204 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 17205 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[7]
.sym 17206 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 17208 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 17210 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 17212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 17215 led_eye_left_rgb[6]
.sym 17216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17219 led_blink_left_rgb[6]
.sym 17220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[7]
.sym 17222 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17223 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 17224 $PACKER_GND_NET
.sym 17225 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 17226 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17228 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 17229 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17230 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17231 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 17234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[7]
.sym 17235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17236 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[7]
.sym 17237 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17240 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 17241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 17242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 17243 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 17246 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 17248 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17252 led_eye_left_rgb[6]
.sym 17253 led_blink_left_rgb[6]
.sym 17254 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17255 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17259 $PACKER_GND_NET
.sym 17264 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17265 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 17266 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17267 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 17271 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17272 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 17273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17274 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 17275 clk$SB_IO_IN_$glb_clk
.sym 17276 rst$SB_IO_IN_$glb_sr
.sym 17277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 17278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 17279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 17280 servo_1[2]
.sym 17281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 17282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 17283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 17284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 17286 motor_dps_rght[4]
.sym 17287 motor_dps_rght[4]
.sym 17288 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg
.sym 17294 motor_dps_rght_SB_DFFER_Q_15_E
.sym 17297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17301 led_eye_left_rgb[6]
.sym 17303 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17306 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17307 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 17308 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17318 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 17319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 17320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 17321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17322 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 17324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17325 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 17326 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17327 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17330 led_blink_rght_rgb[7]
.sym 17332 servo_1[0]
.sym 17335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 17336 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 17337 servo_1[2]
.sym 17339 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17341 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 17343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17354 servo_1[0]
.sym 17357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 17358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 17359 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 17360 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 17366 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 17369 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17370 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17371 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17372 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 17376 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17377 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17382 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17383 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 17388 servo_1[2]
.sym 17395 led_blink_rght_rgb[7]
.sym 17396 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 17398 clk$SB_IO_IN_$glb_clk
.sym 17399 rst$SB_IO_IN_$glb_sr
.sym 17400 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 17401 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17402 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17403 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 17404 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 17405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 17406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 17407 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 17414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 17415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17421 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 17422 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 17424 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 17426 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 17427 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 17428 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 17430 motor_dps_rght[1]
.sym 17433 motor_dps_left[8]
.sym 17435 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 17441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 17442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 17446 $PACKER_GND_NET
.sym 17447 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[2]
.sym 17452 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 17453 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17456 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17458 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 17459 led_blink_rght_rgb[2]
.sym 17462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 17463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17465 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17468 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17470 led_eye_left_rgb[2]
.sym 17471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 17472 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17475 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 17476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17487 $PACKER_GND_NET
.sym 17492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17493 led_blink_rght_rgb[2]
.sym 17494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17495 led_eye_left_rgb[2]
.sym 17501 $PACKER_GND_NET
.sym 17505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17506 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 17510 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[2]
.sym 17511 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 17512 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17513 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17516 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 17517 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 17518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17520 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 17521 clk$SB_IO_IN_$glb_clk
.sym 17522 rst$SB_IO_IN_$glb_sr
.sym 17523 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 17525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 17526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[3]
.sym 17527 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17528 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[8]
.sym 17529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[0]
.sym 17530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[2]
.sym 17534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 17535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 17536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 17538 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 17541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 17547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17550 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17551 servo_2_SB_DFFER_Q_E
.sym 17552 servo_2[2]
.sym 17553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 17554 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 17558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 17564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 17566 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_O
.sym 17567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 17569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 17570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 17572 $PACKER_GND_NET
.sym 17574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17582 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 17584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O
.sym 17586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[0]
.sym 17587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 17589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17594 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 17595 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 17598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 17599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17600 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 17604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 17606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17612 $PACKER_GND_NET
.sym 17617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_O
.sym 17622 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O
.sym 17623 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 17624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17627 $PACKER_GND_NET
.sym 17633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17641 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 17642 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[0]
.sym 17643 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 17644 clk$SB_IO_IN_$glb_clk
.sym 17645 rst$SB_IO_IN_$glb_sr
.sym 17646 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 17648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 17649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 17651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 17652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 17653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 17656 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][6]
.sym 17658 $PACKER_GND_NET
.sym 17662 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 17665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 17666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 17669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 17670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 17674 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 17675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 17678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 17679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17689 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17690 led_eye_left_rgb[17]
.sym 17691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17692 led_blink_rght_rgb[3]
.sym 17694 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 17696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17697 led_blink_rght_rgb[17]
.sym 17698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 17701 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17712 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17713 led_eye_left_rgb[3]
.sym 17715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 17720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 17722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17726 led_blink_rght_rgb[3]
.sym 17727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17728 led_eye_left_rgb[3]
.sym 17729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17733 led_blink_rght_rgb[17]
.sym 17734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17735 led_eye_left_rgb[17]
.sym 17738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 17740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 17746 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17747 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 17762 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 17766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17767 clk$SB_IO_IN_$glb_clk
.sym 17768 rst$SB_IO_IN_$glb_sr
.sym 17769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 17770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17771 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 17772 led_eye_left_rgb[10]
.sym 17773 led_eye_left_rgb[4]
.sym 17774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 17775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 17781 led_eye_rght_rgb[21]
.sym 17783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 17787 led_eye_rght_rgb[17]
.sym 17789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 17790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 17793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17795 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 17797 led_eye_rght_rgb[3]
.sym 17798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 17800 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 17802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 17804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 17812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 17816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 17817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 17821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 17822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 17823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 17827 led_eye_left_rgb[2]
.sym 17828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 17831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 17833 led_eye_left_rgb[3]
.sym 17834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 17837 led_eye_left_rgb[10]
.sym 17839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 17840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17846 led_eye_left_rgb[3]
.sym 17849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 17852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 17855 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 17856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 17864 led_eye_left_rgb[10]
.sym 17867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 17868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17869 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17870 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 17874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17876 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 17880 led_eye_left_rgb[2]
.sym 17885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 17886 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 17887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 17888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 17890 clk$SB_IO_IN_$glb_clk
.sym 17891 rst$SB_IO_IN_$glb_sr
.sym 17893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 17894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 17895 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 17896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17897 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17902 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 17905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17911 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 17912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 17917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17918 motor_dps_rght[1]
.sym 17920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[3]
.sym 17921 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17922 $PACKER_VCC_NET
.sym 17923 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 17924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 17925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 17927 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 17933 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 17935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 17939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 17945 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 17947 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17950 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 17956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 17960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 17961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg
.sym 17962 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 17963 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17964 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17968 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 17975 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 17979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 17980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 17981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 17984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg
.sym 17985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 17986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 17987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 17991 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17992 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 17993 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 17996 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 17997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 17998 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 17999 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18008 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 18009 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 18010 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 18011 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18013 clk$SB_IO_IN_$glb_clk
.sym 18014 rst$SB_IO_IN_$glb_sr
.sym 18015 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18016 servo_2[0]
.sym 18017 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 18018 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 18020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 18021 servo_2[2]
.sym 18022 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18027 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 18028 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 18030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 18032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 18038 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 18039 servo_2_SB_DFFER_Q_E
.sym 18040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 18042 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18044 servo_2[2]
.sym 18048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 18049 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 18050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 18056 $PACKER_GND_NET
.sym 18057 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18059 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18060 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 18061 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 18062 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 18065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[2]
.sym 18067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18068 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 18069 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18070 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18072 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18073 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[0]
.sym 18077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 18091 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18092 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18095 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 18096 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 18097 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 18098 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18101 $PACKER_GND_NET
.sym 18107 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 18108 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 18109 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 18110 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18115 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 18116 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 18119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18120 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18121 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18122 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18131 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18132 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[2]
.sym 18133 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[0]
.sym 18134 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18135 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18136 clk$SB_IO_IN_$glb_clk
.sym 18137 rst$SB_IO_IN_$glb_sr
.sym 18140 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 18141 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 18142 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 18143 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 18144 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 18145 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 18147 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[2]
.sym 18149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18150 $PACKER_GND_NET
.sym 18152 servo_2[6]
.sym 18154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 18155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][1]
.sym 18157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 18158 $PACKER_GND_NET
.sym 18159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 18160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 18164 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18165 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18167 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 18168 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18170 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18171 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 18172 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18181 servo_2[7]
.sym 18182 servo_2[8]
.sym 18183 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 18184 $PACKER_GND_NET
.sym 18185 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18186 servo_2[5]
.sym 18187 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 18189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18191 servo_2[9]
.sym 18192 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18194 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_DFFER_Q_E
.sym 18198 servo_2_SB_DFFER_Q_9_E
.sym 18200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18201 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18204 servo_2[6]
.sym 18205 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18206 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18209 servo_2[3]
.sym 18213 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18215 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18219 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18227 servo_2_SB_DFFER_Q_9_E
.sym 18230 servo_2[5]
.sym 18231 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18232 servo_2[9]
.sym 18233 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18239 $PACKER_GND_NET
.sym 18242 servo_2[3]
.sym 18243 servo_2[7]
.sym 18244 servo_2[8]
.sym 18245 servo_2[6]
.sym 18248 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 18249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 18250 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 18251 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18254 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18255 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18256 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18257 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18258 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_DFFER_Q_E
.sym 18259 clk$SB_IO_IN_$glb_clk
.sym 18260 rst$SB_IO_IN_$glb_sr
.sym 18261 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 18262 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 18263 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 18264 servo_2_SB_DFFER_Q_9_E
.sym 18265 servo_2[4]
.sym 18266 servo_2[1]
.sym 18267 servo_2[3]
.sym 18270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][0]
.sym 18271 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][0]
.sym 18274 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 18275 $PACKER_VCC_NET
.sym 18276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 18279 $PACKER_VCC_NET
.sym 18285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][5]
.sym 18288 servo_2[1]
.sym 18292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 18304 servo_2[5]
.sym 18310 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18312 servo_2[7]
.sym 18313 servo_2[8]
.sym 18314 servo_2[9]
.sym 18319 $PACKER_VCC_NET
.sym 18320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 18322 servo_2[6]
.sym 18324 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18325 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18327 $PACKER_VCC_NET
.sym 18329 servo_2_SB_DFFER_Q_E
.sym 18334 $nextpnr_ICESTORM_LC_20$O
.sym 18337 servo_2[5]
.sym 18340 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 18342 servo_2[6]
.sym 18343 $PACKER_VCC_NET
.sym 18346 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 18347 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18348 servo_2[7]
.sym 18349 $PACKER_VCC_NET
.sym 18350 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 18352 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 18353 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18354 servo_2[8]
.sym 18355 $PACKER_VCC_NET
.sym 18356 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 18359 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 18360 servo_2[9]
.sym 18362 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 18365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 18366 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 18381 servo_2_SB_DFFER_Q_E
.sym 18382 clk$SB_IO_IN_$glb_clk
.sym 18383 rst$SB_IO_IN_$glb_sr
.sym 18385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 18387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 18396 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 18403 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 18404 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 18406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 18409 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 18414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18418 motor_dps_rght[1]
.sym 18431 led_eye_left_rgb[12]
.sym 18440 led_eye_left_rgb[11]
.sym 18452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 18460 led_eye_left_rgb[12]
.sym 18470 led_eye_left_rgb[11]
.sym 18504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 18505 clk$SB_IO_IN_$glb_clk
.sym 18506 rst$SB_IO_IN_$glb_sr
.sym 18508 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 18509 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 18510 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 18511 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18512 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 18521 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_DFFER_Q_E
.sym 18525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 18528 led_eye_left_rgb[11]
.sym 18534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 18536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 18537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 18538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 18541 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 18554 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][5]
.sym 18555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][5]
.sym 18556 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 18557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][5]
.sym 18558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][5]
.sym 18559 $PACKER_GND_NET
.sym 18561 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18568 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][7]
.sym 18573 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18581 $PACKER_GND_NET
.sym 18587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18595 $PACKER_GND_NET
.sym 18599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][7]
.sym 18600 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18601 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 18602 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][5]
.sym 18606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 18607 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18608 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][5]
.sym 18611 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 18613 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][5]
.sym 18614 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 18618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 18619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][5]
.sym 18620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 18624 $PACKER_GND_NET
.sym 18627 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 18628 clk$SB_IO_IN_$glb_clk
.sym 18629 rst$SB_IO_IN_$glb_sr
.sym 18633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 18634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 18635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 18637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 18639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18646 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18647 $PACKER_GND_NET
.sym 18654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 18657 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 18664 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 18672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][3]
.sym 18674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18675 $PACKER_GND_NET
.sym 18678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 18680 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][1]
.sym 18686 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18693 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18694 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][2]
.sym 18697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 18699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][1]
.sym 18700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][3]
.sym 18702 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18704 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][1]
.sym 18706 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][1]
.sym 18711 $PACKER_GND_NET
.sym 18716 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 18718 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][2]
.sym 18722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18723 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][3]
.sym 18730 $PACKER_GND_NET
.sym 18734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][3]
.sym 18735 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 18737 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18742 $PACKER_GND_NET
.sym 18747 $PACKER_GND_NET
.sym 18750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 18751 clk$SB_IO_IN_$glb_clk
.sym 18752 rst$SB_IO_IN_$glb_sr
.sym 18753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 18754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 18755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 18756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I3
.sym 18757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 18759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 18762 motor_dps_rght[4]
.sym 18777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 18779 led_blink_rght_rgb[12]
.sym 18780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 18781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 18782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 18787 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 18798 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18803 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][2]
.sym 18804 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18806 $PACKER_GND_NET
.sym 18812 $PACKER_GND_NET
.sym 18813 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 18817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][0]
.sym 18823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 18841 $PACKER_GND_NET
.sym 18845 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18846 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][0]
.sym 18848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 18854 $PACKER_GND_NET
.sym 18857 $PACKER_GND_NET
.sym 18863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 18864 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][2]
.sym 18866 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18872 $PACKER_GND_NET
.sym 18873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 18874 clk$SB_IO_IN_$glb_clk
.sym 18875 rst$SB_IO_IN_$glb_sr
.sym 18877 led_blink_rght_rgb[4]
.sym 18878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 18879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 18880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 18881 led_blink_rght_rgb[11]
.sym 18882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 18883 led_blink_rght_rgb[12]
.sym 18892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][1]
.sym 18896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 18902 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 18903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][0]
.sym 18906 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18917 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 18919 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][6]
.sym 18920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18921 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 18923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][6]
.sym 18924 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18926 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][0]
.sym 18927 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][0]
.sym 18928 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18931 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 18932 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18933 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 18934 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 18935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18936 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][6]
.sym 18938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][0]
.sym 18939 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18941 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 18942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][6]
.sym 18943 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18944 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18945 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18946 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18947 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18950 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18951 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18952 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18957 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][6]
.sym 18959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18962 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18963 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][0]
.sym 18964 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][0]
.sym 18968 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 18969 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18970 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18971 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][6]
.sym 18974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][6]
.sym 18975 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18980 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18981 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18982 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 18983 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][0]
.sym 18986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][6]
.sym 18987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 18988 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18989 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18992 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 18994 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 18995 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 18996 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18997 clk$SB_IO_IN_$glb_clk
.sym 18998 rst$SB_IO_IN_$glb_sr
.sym 18999 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 19000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 19002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 19004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 19005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 19006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 19007 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 19022 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 19032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 19043 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19045 $PACKER_GND_NET
.sym 19047 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][6]
.sym 19052 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][6]
.sym 19069 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19074 $PACKER_GND_NET
.sym 19079 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][6]
.sym 19081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19088 $PACKER_GND_NET
.sym 19091 $PACKER_GND_NET
.sym 19103 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][6]
.sym 19105 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19110 $PACKER_GND_NET
.sym 19115 $PACKER_GND_NET
.sym 19119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 19120 clk$SB_IO_IN_$glb_clk
.sym 19121 rst$SB_IO_IN_$glb_sr
.sym 19122 led_eye_rght_rgb[1]
.sym 19126 led_eye_rght_rgb[4]
.sym 19134 led_eye_left_rgb[12]
.sym 19137 led_eye_left_rgb[1]
.sym 19140 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][0]
.sym 19141 $PACKER_GND_NET
.sym 19147 led_blink_left_rgb[4]
.sym 19174 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 19179 led_eye_rght_rgb[1]
.sym 19191 led_eye_rght_rgb[4]
.sym 19221 led_eye_rght_rgb[4]
.sym 19234 led_eye_rght_rgb[1]
.sym 19242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 19243 clk$SB_IO_IN_$glb_clk
.sym 19244 rst$SB_IO_IN_$glb_sr
.sym 19247 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 19248 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 19249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 19264 $PACKER_GND_NET
.sym 19295 $PACKER_GND_NET
.sym 19297 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 19355 $PACKER_GND_NET
.sym 19365 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 19366 clk$SB_IO_IN_$glb_clk
.sym 19367 rst$SB_IO_IN_$glb_sr
.sym 20452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[5]
.sym 20455 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[14]
.sym 20457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[15]
.sym 20458 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[13]
.sym 20459 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 20471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 20494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20495 motor_dps_left[13]
.sym 20496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 20497 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 20501 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 20502 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 20503 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[13]
.sym 20504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 20505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 20507 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20508 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 20509 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 20511 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20512 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20513 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[14]
.sym 20515 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[15]
.sym 20518 led_eye_left_rgb[14]
.sym 20520 led_blink_rght_rgb[14]
.sym 20521 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20522 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 20527 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20528 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[15]
.sym 20529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 20533 motor_dps_left[13]
.sym 20539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 20540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 20542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 20545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20546 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 20548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[13]
.sym 20551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 20553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20554 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[14]
.sym 20563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20564 led_blink_rght_rgb[14]
.sym 20565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20566 led_eye_left_rgb[14]
.sym 20569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 20570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 20572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 20574 clk$SB_IO_IN_$glb_clk
.sym 20575 rst$SB_IO_IN_$glb_sr
.sym 20580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20581 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20582 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20583 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20584 led_blink_left_rgb[14]
.sym 20585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 20586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 20590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 20592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20593 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 20599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[5]
.sym 20603 motor_dps_left[13]
.sym 20606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20621 motor_dps_rght[3]
.sym 20624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 20625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 20635 led_eye_rght_rgb[14]
.sym 20639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 20640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20642 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 20643 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20646 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 20661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 20662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 20664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 20665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 20667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 20668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 20671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 20672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 20675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20682 $PACKER_GND_NET
.sym 20683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 20686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20690 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 20691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 20692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 20697 $PACKER_GND_NET
.sym 20702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 20703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 20704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 20711 $PACKER_GND_NET
.sym 20715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20716 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 20721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 20722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 20723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20726 $PACKER_GND_NET
.sym 20733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 20735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 20736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 20737 clk$SB_IO_IN_$glb_clk
.sym 20738 rst$SB_IO_IN_$glb_sr
.sym 20739 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 20740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 20741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 20742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 20743 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 20744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 20745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 20746 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 20755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 20756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20770 puls_btn2_SB_LUT4_I3_I2
.sym 20771 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20774 servo_1_SB_DFFER_Q_9_E
.sym 20783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[13]
.sym 20784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 20785 $PACKER_GND_NET
.sym 20786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 20787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[15]
.sym 20789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 20791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 20793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 20801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 20803 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 20805 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20807 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 20810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 20811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 20814 $PACKER_GND_NET
.sym 20821 $PACKER_GND_NET
.sym 20826 $PACKER_GND_NET
.sym 20831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 20832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 20834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 20837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 20838 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 20839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[15]
.sym 20843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 20845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 20846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 20852 $PACKER_GND_NET
.sym 20855 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[13]
.sym 20856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 20858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20859 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 20860 clk$SB_IO_IN_$glb_clk
.sym 20861 rst$SB_IO_IN_$glb_sr
.sym 20866 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20867 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20868 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20869 cnt_rg[0]
.sym 20872 servo_2[0]
.sym 20879 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 20889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20894 servo_1[7]
.sym 20895 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 20896 servo_1[8]
.sym 20903 led_eye_rght_rgb[15]
.sym 20904 led_eye_rght_rgb[13]
.sym 20905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20907 $PACKER_GND_NET
.sym 20909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[5]
.sym 20910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[5]
.sym 20911 led_eye_rght_rgb[14]
.sym 20915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 20916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 20918 led_eye_rght_rgb[5]
.sym 20920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20928 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 20930 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 20936 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 20938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 20939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 20942 led_eye_rght_rgb[13]
.sym 20950 led_eye_rght_rgb[15]
.sym 20960 led_eye_rght_rgb[5]
.sym 20967 $PACKER_GND_NET
.sym 20975 led_eye_rght_rgb[14]
.sym 20978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 20980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[5]
.sym 20981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[5]
.sym 20982 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 20983 clk$SB_IO_IN_$glb_clk
.sym 20984 rst$SB_IO_IN_$glb_sr
.sym 20986 servo_1[6]
.sym 20987 servo_1[7]
.sym 20988 servo_1[8]
.sym 20989 servo_1[9]
.sym 20990 servo_1_SB_DFFER_Q_9_E
.sym 20991 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20992 servo_1[5]
.sym 20997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21002 cnt_rg[0]
.sym 21005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 21010 servo_1[9]
.sym 21014 motor_dps_rght[3]
.sym 21015 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 21016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 21017 servo_1[1]
.sym 21019 motor_dps_left[6]
.sym 21020 servo_1[6]
.sym 21032 puls_btn2
.sym 21036 motor_dps_left[5]
.sym 21037 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21038 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21040 puls_btn2_SB_LUT4_I3_I2
.sym 21042 motor_dps_rght[5]
.sym 21043 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21044 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 21047 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 21048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21053 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 21055 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 21057 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21066 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21068 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21073 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 21077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21078 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21079 motor_dps_left[5]
.sym 21080 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 21084 puls_btn2_SB_LUT4_I3_I2
.sym 21085 puls_btn2
.sym 21089 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 21090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21091 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21092 motor_dps_rght[5]
.sym 21104 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 21105 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 21106 clk$SB_IO_IN_$glb_clk
.sym 21107 rst$SB_IO_IN_$glb_sr
.sym 21108 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 21109 servo_1[0]
.sym 21110 servo_1[1]
.sym 21111 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21112 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21113 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21114 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 21118 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][5]
.sym 21122 motor_dps_left[5]
.sym 21125 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 21128 puls_btn2
.sym 21132 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21135 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 21137 servo_2_SB_DFFER_Q_E
.sym 21138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21139 motor_dps_left[7]
.sym 21140 motor_dps_rght[3]
.sym 21141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 21142 servo_1[5]
.sym 21143 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 21151 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21152 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 21153 motor_dps_rght[6]
.sym 21154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 21155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 21156 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[6]
.sym 21157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 21158 led_eye_rght_rgb[13]
.sym 21159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 21163 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 21167 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21168 led_blink_rght_rgb[13]
.sym 21169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 21171 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21172 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 21174 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 21175 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 21176 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 21177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 21179 motor_dps_left[6]
.sym 21180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 21188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21190 motor_dps_left[6]
.sym 21191 motor_dps_rght[6]
.sym 21194 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[6]
.sym 21196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 21200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 21201 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 21202 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 21203 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 21206 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 21207 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 21208 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 21209 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 21212 led_blink_rght_rgb[13]
.sym 21213 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21215 led_eye_rght_rgb[13]
.sym 21218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 21219 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 21220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 21221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 21224 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 21225 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 21226 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 21227 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 21228 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21229 clk$SB_IO_IN_$glb_clk
.sym 21230 rst$SB_IO_IN_$glb_sr
.sym 21231 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 21232 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21233 motor_dps_rght[3]
.sym 21234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21236 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21237 motor_dps_rght[1]
.sym 21238 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 21242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 21243 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 21245 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21246 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21254 led_eye_rght_rgb[13]
.sym 21255 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21257 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21259 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21260 servo_1[3]
.sym 21262 servo_1_SB_DFFER_Q_9_E
.sym 21263 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21264 servo_1[2]
.sym 21265 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21266 servo_1[4]
.sym 21274 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21275 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21277 servo_2[2]
.sym 21279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 21280 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 21282 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 21287 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21290 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 21291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 21295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 21297 servo_2[0]
.sym 21299 motor_dps_left[7]
.sym 21300 motor_dps_rght[7]
.sym 21301 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 21303 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 21305 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 21306 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 21307 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21308 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21313 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 21320 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 21323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 21324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 21325 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 21326 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21330 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 21331 motor_dps_left[7]
.sym 21332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21337 servo_2[2]
.sym 21341 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21343 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 21344 motor_dps_rght[7]
.sym 21350 servo_2[0]
.sym 21351 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 21352 clk$SB_IO_IN_$glb_clk
.sym 21353 rst$SB_IO_IN_$glb_sr
.sym 21354 motor_dps_left[1]
.sym 21355 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 21356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21357 motor_dps_left[0]
.sym 21358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 21359 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21360 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21361 motor_dps_left[2]
.sym 21362 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 21364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21365 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 21366 motor_dps_rght[5]
.sym 21367 motor_dps_rght[1]
.sym 21368 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 21376 motor_dps_left[13]
.sym 21378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 21379 $PACKER_GND_NET
.sym 21380 servo_2[0]
.sym 21381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21385 motor_dps_left[2]
.sym 21386 servo_1[7]
.sym 21387 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 21388 servo_1[8]
.sym 21389 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 21395 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[0]
.sym 21397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 21398 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 21399 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 21400 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 21402 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[0]
.sym 21406 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 21407 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[2]
.sym 21409 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21410 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 21412 $PACKER_GND_NET
.sym 21413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 21417 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21423 servo_1[2]
.sym 21425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21428 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 21430 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 21434 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[0]
.sym 21436 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[0]
.sym 21437 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21441 $PACKER_GND_NET
.sym 21448 servo_1[2]
.sym 21453 $PACKER_GND_NET
.sym 21460 $PACKER_GND_NET
.sym 21464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 21465 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 21467 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 21470 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 21472 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[2]
.sym 21474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 21475 clk$SB_IO_IN_$glb_clk
.sym 21476 rst$SB_IO_IN_$glb_sr
.sym 21477 motor_dps_left_SB_DFFER_Q_15_E
.sym 21478 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21479 servo_1[3]
.sym 21480 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 21481 servo_1[2]
.sym 21482 servo_1[4]
.sym 21483 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 21484 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 21487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21489 motor_dps_left[5]
.sym 21492 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 21493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 21497 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 21500 servo_2[2]
.sym 21502 servo_1[9]
.sym 21503 motor_dps_left[0]
.sym 21505 motor_dps_left[6]
.sym 21509 servo_1[1]
.sym 21510 motor_dps_left_SB_DFFER_Q_15_E
.sym 21511 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 21518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 21523 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[2]
.sym 21526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 21529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 21530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 21532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 21533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 21535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 21539 $PACKER_GND_NET
.sym 21545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 21552 $PACKER_GND_NET
.sym 21557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 21559 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 21560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 21566 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 21569 $PACKER_GND_NET
.sym 21575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[2]
.sym 21577 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 21578 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21583 $PACKER_GND_NET
.sym 21588 $PACKER_GND_NET
.sym 21593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 21594 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 21595 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 21596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 21597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 21598 clk$SB_IO_IN_$glb_clk
.sym 21599 rst$SB_IO_IN_$glb_sr
.sym 21602 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 21603 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 21604 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 21605 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 21606 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 21607 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 21610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21614 motor_dps_left[14]
.sym 21616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 21620 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 21624 motor_dps_left[7]
.sym 21625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 21626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21628 motor_dps_rght[3]
.sym 21629 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21630 servo_2_SB_DFFER_Q_E
.sym 21631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 21632 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 21633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 21634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 21635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21646 motor_dps_left[8]
.sym 21652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 21654 motor_dps_left[9]
.sym 21655 motor_dps_left[2]
.sym 21659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21661 motor_dps_left[3]
.sym 21663 motor_dps_left[0]
.sym 21666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21688 motor_dps_left[9]
.sym 21693 motor_dps_left[3]
.sym 21701 motor_dps_left[8]
.sym 21706 motor_dps_left[8]
.sym 21712 motor_dps_left[0]
.sym 21718 motor_dps_left[2]
.sym 21720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 21721 clk$SB_IO_IN_$glb_clk
.sym 21722 rst$SB_IO_IN_$glb_sr
.sym 21723 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 21724 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 21725 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 21726 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21727 motor_dps_left[3]
.sym 21728 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 21729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21730 motor_dps_left[4]
.sym 21742 motor_dps_left[9]
.sym 21745 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 21747 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 21748 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21750 led_eye_rght_rgb[12]
.sym 21752 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 21755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 21767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[3]
.sym 21768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 21773 led_eye_rght_rgb[17]
.sym 21774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 21776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 21777 led_eye_rght_rgb[21]
.sym 21779 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 21780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 21782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 21788 led_eye_rght_rgb[3]
.sym 21790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 21794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 21795 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 21797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 21798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 21806 led_eye_rght_rgb[21]
.sym 21809 led_eye_rght_rgb[17]
.sym 21815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 21817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 21818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 21822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[3]
.sym 21827 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 21828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21829 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 21830 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 21834 led_eye_rght_rgb[3]
.sym 21839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 21840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 21841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 21843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 21844 clk$SB_IO_IN_$glb_clk
.sym 21845 rst$SB_IO_IN_$glb_sr
.sym 21846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 21848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 21850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 21851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21859 $PACKER_VCC_NET
.sym 21862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 21863 motor_dps_left[8]
.sym 21867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 21870 led_eye_left_rgb[4]
.sym 21871 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 21872 servo_2[0]
.sym 21873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 21878 $PACKER_GND_NET
.sym 21880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 21889 $PACKER_GND_NET
.sym 21890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 21891 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 21893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 21894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 21895 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 21899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 21900 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 21902 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 21904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21905 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 21906 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 21907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 21908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 21909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 21910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21914 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 21916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 21920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 21921 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 21923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21926 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 21927 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 21928 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 21929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 21933 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 21934 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 21935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 21939 $PACKER_GND_NET
.sym 21944 $PACKER_GND_NET
.sym 21951 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 21952 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 21956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 21957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 21958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 21959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 21962 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 21963 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 21964 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 21965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21966 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 21967 clk$SB_IO_IN_$glb_clk
.sym 21968 rst$SB_IO_IN_$glb_sr
.sym 21969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 21970 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21971 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21972 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 21974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21975 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 21976 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 21977 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 21984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 21985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 21986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21988 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 21989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 21990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 21991 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 21992 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21993 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21994 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 21996 led_eye_left_rgb[10]
.sym 21997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 21998 led_eye_left_rgb[4]
.sym 21999 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22001 servo_1[1]
.sym 22002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 22012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 22013 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22014 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22016 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22028 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 22030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 22035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 22038 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22042 $nextpnr_ICESTORM_LC_1$O
.sym 22044 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 22050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22052 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22054 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 22057 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 22061 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22062 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 22063 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 22067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 22068 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22069 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 22070 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22073 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22074 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 22075 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 22079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22085 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22086 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22087 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 22090 clk$SB_IO_IN_$glb_clk
.sym 22091 rst$SB_IO_IN_$glb_sr
.sym 22093 servo_2[6]
.sym 22096 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22097 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22098 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22099 servo_2[5]
.sym 22100 led_blink_left_rgb[10]
.sym 22102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 22106 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22108 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22109 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22112 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22113 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 22114 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22117 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 22118 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 22119 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 22120 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22122 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22123 servo_2[9]
.sym 22124 servo_2[4]
.sym 22125 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 22126 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[3]
.sym 22127 servo_2_SB_DFFER_Q_E
.sym 22133 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[3]
.sym 22135 $PACKER_VCC_NET
.sym 22136 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22137 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22139 servo_2[2]
.sym 22140 servo_2[1]
.sym 22141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[3]
.sym 22142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22144 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 22146 $PACKER_GND_NET
.sym 22149 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 22150 servo_2[4]
.sym 22151 servo_2_SB_DFFER_Q_9_E
.sym 22152 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22153 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22154 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22155 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 22158 servo_2[0]
.sym 22159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22162 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22163 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 22166 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 22167 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 22168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 22169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 22175 $PACKER_GND_NET
.sym 22178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[3]
.sym 22181 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[3]
.sym 22184 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22185 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22186 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22187 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22190 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22191 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22192 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22193 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22198 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22199 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22204 $PACKER_VCC_NET
.sym 22208 servo_2[4]
.sym 22209 servo_2[2]
.sym 22210 servo_2[1]
.sym 22211 servo_2[0]
.sym 22212 servo_2_SB_DFFER_Q_9_E
.sym 22213 clk$SB_IO_IN_$glb_clk
.sym 22214 rst$SB_IO_IN_$glb_sr
.sym 22215 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 22216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[9]
.sym 22217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 22218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22219 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22222 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 22223 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 22227 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 22229 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22232 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 22235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 22236 servo_2[1]
.sym 22238 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 22239 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22240 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22243 led_eye_rght_rgb[12]
.sym 22244 $PACKER_VCC_NET
.sym 22245 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 22246 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22247 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 22250 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 22257 servo_2[6]
.sym 22260 servo_2[4]
.sym 22262 servo_2[2]
.sym 22263 $PACKER_VCC_NET
.sym 22265 $PACKER_VCC_NET
.sym 22270 servo_2[3]
.sym 22271 servo_2[5]
.sym 22274 servo_2[7]
.sym 22283 servo_2[8]
.sym 22284 servo_2[9]
.sym 22288 $nextpnr_ICESTORM_LC_7$O
.sym 22291 servo_2[2]
.sym 22294 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[2]
.sym 22296 $PACKER_VCC_NET
.sym 22297 servo_2[3]
.sym 22300 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[3]
.sym 22302 $PACKER_VCC_NET
.sym 22303 servo_2[4]
.sym 22304 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[2]
.sym 22306 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[4]
.sym 22308 servo_2[5]
.sym 22310 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[3]
.sym 22312 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[5]
.sym 22314 servo_2[6]
.sym 22315 $PACKER_VCC_NET
.sym 22316 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[4]
.sym 22318 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[6]
.sym 22320 servo_2[7]
.sym 22321 $PACKER_VCC_NET
.sym 22322 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[5]
.sym 22324 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[7]
.sym 22326 $PACKER_VCC_NET
.sym 22327 servo_2[8]
.sym 22328 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[6]
.sym 22330 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[8]
.sym 22333 servo_2[9]
.sym 22334 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[7]
.sym 22338 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 22339 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 22340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 22341 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[1]
.sym 22342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[11]
.sym 22343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 22345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[12]
.sym 22350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[3]
.sym 22351 $PACKER_VCC_NET
.sym 22353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 22355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 22357 motor_dps_left[11]
.sym 22359 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 22362 $PACKER_GND_NET
.sym 22364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22366 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 22368 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 22369 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22370 led_eye_left_rgb[4]
.sym 22371 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22372 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22373 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22374 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[8]
.sym 22380 servo_2_SB_DFFER_Q_E
.sym 22383 $PACKER_GND_NET
.sym 22385 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 22391 servo_2[9]
.sym 22404 $PACKER_VCC_NET
.sym 22406 servo_2_SB_DFFER_Q_9_E
.sym 22411 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[9]
.sym 22413 servo_2[9]
.sym 22414 $PACKER_VCC_NET
.sym 22415 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[8]
.sym 22417 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[10]
.sym 22420 servo_2[9]
.sym 22421 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[9]
.sym 22425 servo_2[9]
.sym 22427 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[10]
.sym 22431 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 22432 servo_2_SB_DFFER_Q_E
.sym 22436 $PACKER_VCC_NET
.sym 22443 $PACKER_GND_NET
.sym 22450 $PACKER_GND_NET
.sym 22458 servo_2_SB_DFFER_Q_9_E
.sym 22459 clk$SB_IO_IN_$glb_clk
.sym 22460 rst$SB_IO_IN_$glb_sr
.sym 22461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 22462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 22464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[12]
.sym 22465 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3
.sym 22466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[11]
.sym 22467 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 22476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 22477 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 22485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 22486 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 22489 servo_1[1]
.sym 22490 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22491 led_eye_left_rgb[4]
.sym 22492 servo_2[1]
.sym 22493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22495 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22513 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 22522 $PACKER_GND_NET
.sym 22542 $PACKER_GND_NET
.sym 22554 $PACKER_GND_NET
.sym 22581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 22582 clk$SB_IO_IN_$glb_clk
.sym 22583 rst$SB_IO_IN_$glb_sr
.sym 22584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 22586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 22587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[4]
.sym 22588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[1]
.sym 22589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 22590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 22591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 22600 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 22601 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 22607 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 22608 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22613 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 22614 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 22616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22625 led_blink_rght_rgb[12]
.sym 22626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 22627 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22649 led_eye_left_rgb[12]
.sym 22650 led_blink_left_rgb[12]
.sym 22652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[4]
.sym 22653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22655 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 22666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 22667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22672 led_blink_left_rgb[12]
.sym 22677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[4]
.sym 22679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22682 led_blink_rght_rgb[12]
.sym 22683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 22684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22685 led_eye_left_rgb[12]
.sym 22688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22690 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 22705 clk$SB_IO_IN_$glb_clk
.sym 22706 rst$SB_IO_IN_$glb_sr
.sym 22707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[4]
.sym 22708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[12]
.sym 22709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 22710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[1]
.sym 22711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 22715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 22720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 22725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 22729 led_blink_rght_rgb[12]
.sym 22730 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 22733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 22736 led_blink_left_rgb[12]
.sym 22737 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 22739 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 22751 motor_dps_rght[1]
.sym 22752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 22753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 22758 motor_dps_rght[4]
.sym 22759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[1]
.sym 22767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[1]
.sym 22770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 22801 motor_dps_rght[4]
.sym 22806 motor_dps_rght[1]
.sym 22811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[1]
.sym 22812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[1]
.sym 22814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 22824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 22825 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 22826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22827 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 22828 clk$SB_IO_IN_$glb_clk
.sym 22829 rst$SB_IO_IN_$glb_sr
.sym 22830 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][4]
.sym 22831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 22833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][1]
.sym 22836 led_blink_rght_rgb[11]
.sym 22837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][3]
.sym 22845 led_blink_rght_rgb[19]
.sym 22854 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22855 led_eye_left_rgb[4]
.sym 22857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 22861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22862 $PACKER_GND_NET
.sym 22863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][4]
.sym 22874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22876 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 22877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 22882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 22883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 22884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 22886 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 22888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 22889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 22896 $PACKER_GND_NET
.sym 22897 $PACKER_GND_NET
.sym 22898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 22905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 22906 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 22910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 22911 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 22913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22918 $PACKER_GND_NET
.sym 22922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 22923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 22924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22931 $PACKER_GND_NET
.sym 22940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 22941 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 22943 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 22950 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 22951 clk$SB_IO_IN_$glb_clk
.sym 22952 rst$SB_IO_IN_$glb_sr
.sym 22953 led_blink_left_rgb[11]
.sym 22954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22955 led_blink_left_rgb[12]
.sym 22956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 22957 led_blink_rght_rgb[4]
.sym 22958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 22959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22960 led_blink_left_rgb[1]
.sym 22962 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 22967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 22971 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 22974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 22975 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 22977 led_blink_rght_rgb[1]
.sym 22979 led_eye_left_rgb[4]
.sym 22980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22983 led_blink_rght_rgb[12]
.sym 22984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 22985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 22986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 22987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][3]
.sym 22988 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 22994 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 23003 led_blink_rght_rgb[4]
.sym 23004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 23005 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23007 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 23009 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23011 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 23012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23013 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23015 led_eye_left_rgb[4]
.sym 23018 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23022 $PACKER_GND_NET
.sym 23035 $PACKER_GND_NET
.sym 23039 led_blink_rght_rgb[4]
.sym 23040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23042 led_eye_left_rgb[4]
.sym 23045 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23046 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23047 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23052 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 23057 $PACKER_GND_NET
.sym 23063 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 23064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 23066 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 23071 $PACKER_GND_NET
.sym 23073 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23074 clk$SB_IO_IN_$glb_clk
.sym 23075 rst$SB_IO_IN_$glb_sr
.sym 23076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 23077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 23078 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][6]
.sym 23079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][4]
.sym 23080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 23081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][0]
.sym 23083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23088 led_eye_left_rgb[18]
.sym 23100 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 23109 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23110 led_blink_left_rgb[1]
.sym 23118 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 23121 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 23122 led_eye_left_rgb[12]
.sym 23125 led_eye_rght_rgb[1]
.sym 23126 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23129 led_eye_rght_rgb[4]
.sym 23130 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23131 led_eye_left_rgb[1]
.sym 23133 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23138 led_blink_left_rgb[4]
.sym 23139 led_eye_left_rgb[4]
.sym 23140 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 23145 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 23146 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 23147 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 23148 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 23150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23151 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 23152 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23153 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 23156 led_eye_rght_rgb[4]
.sym 23157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23158 led_blink_left_rgb[4]
.sym 23159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23163 led_eye_left_rgb[12]
.sym 23168 led_eye_rght_rgb[1]
.sym 23169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23170 led_eye_left_rgb[1]
.sym 23171 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23177 led_eye_left_rgb[1]
.sym 23181 led_eye_left_rgb[4]
.sym 23186 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 23187 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 23192 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23193 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23194 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 23195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 23196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 23197 clk$SB_IO_IN_$glb_clk
.sym 23198 rst$SB_IO_IN_$glb_sr
.sym 23204 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23205 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 23212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23223 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][6]
.sym 23233 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 23248 $PACKER_GND_NET
.sym 23258 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 23274 $PACKER_GND_NET
.sym 23298 $PACKER_GND_NET
.sym 23319 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 23320 clk$SB_IO_IN_$glb_clk
.sym 23321 rst$SB_IO_IN_$glb_sr
.sym 23325 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 23343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 23369 led_blink_left_rgb[4]
.sym 23371 led_blink_left_rgb[20]
.sym 23382 led_blink_left_rgb[1]
.sym 23411 led_blink_left_rgb[20]
.sym 23416 led_blink_left_rgb[1]
.sym 23420 led_blink_left_rgb[4]
.sym 23442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 23443 clk$SB_IO_IN_$glb_clk
.sym 23444 rst$SB_IO_IN_$glb_sr
.sym 23457 led_blink_left_rgb[20]
.sym 24530 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 24531 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 24533 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 24534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 24535 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 24536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 24541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 24545 motor_dps_left_SB_DFFER_Q_15_E
.sym 24547 servo_1_SB_DFFER_Q_9_E
.sym 24548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 24552 servo_1[5]
.sym 24575 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 24592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 24598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 24602 $PACKER_GND_NET
.sym 24604 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 24623 $PACKER_GND_NET
.sym 24635 $PACKER_GND_NET
.sym 24640 $PACKER_GND_NET
.sym 24648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 24650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 24651 clk$SB_IO_IN_$glb_clk
.sym 24652 rst$SB_IO_IN_$glb_sr
.sym 24686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[13]
.sym 24690 motor_dps_rght[6]
.sym 24694 motor_dps_rght[7]
.sym 24697 $PACKER_GND_NET
.sym 24701 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 24702 motor_dps_rght[5]
.sym 24703 motor_dps_rght[13]
.sym 24705 motor_dps_rght[15]
.sym 24706 motor_dps_rght[14]
.sym 24709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[15]
.sym 24713 motor_dps_rght[4]
.sym 24717 motor_dps_rght[2]
.sym 24720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 24734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2
.sym 24736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24737 motor_dps_rght[4]
.sym 24739 motor_dps_rght[3]
.sym 24740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 24746 led_blink_left_rgb[14]
.sym 24748 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[14]
.sym 24750 led_eye_rght_rgb[14]
.sym 24751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 24752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24761 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24762 $PACKER_GND_NET
.sym 24763 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 24764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 24768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 24769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2
.sym 24770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24775 motor_dps_rght[4]
.sym 24779 led_eye_rght_rgb[14]
.sym 24780 led_blink_left_rgb[14]
.sym 24781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24785 motor_dps_rght[3]
.sym 24794 $PACKER_GND_NET
.sym 24798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[14]
.sym 24803 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 24805 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24813 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24814 clk$SB_IO_IN_$glb_clk
.sym 24815 rst$SB_IO_IN_$glb_sr
.sym 24826 servo_1[6]
.sym 24847 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[14]
.sym 24866 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 24867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 24868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 24869 motor_dps_rght[5]
.sym 24870 motor_dps_rght[13]
.sym 24871 motor_dps_rght[15]
.sym 24872 motor_dps_rght[14]
.sym 24875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[15]
.sym 24876 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24886 motor_dps_rght[0]
.sym 24892 motor_dps_rght[0]
.sym 24897 motor_dps_rght[14]
.sym 24903 motor_dps_rght[15]
.sym 24908 motor_dps_rght[5]
.sym 24917 motor_dps_rght[15]
.sym 24920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 24921 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[15]
.sym 24928 motor_dps_rght[13]
.sym 24932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[14]
.sym 24933 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 24934 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 24936 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 24937 clk$SB_IO_IN_$glb_clk
.sym 24938 rst$SB_IO_IN_$glb_sr
.sym 24939 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24940 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 24941 motor_dps_rght[2]
.sym 24942 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 24943 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24944 motor_dps_rght[0]
.sym 24945 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 24946 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 24952 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 24962 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[14]
.sym 24963 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 24964 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 24968 motor_dps_rght[6]
.sym 24970 motor_dps_rght[7]
.sym 24972 motor_dps_rght[8]
.sym 24974 motor_dps_rght[9]
.sym 24981 $PACKER_VCC_NET
.sym 24982 puls_btn2
.sym 24983 puls_btn2_SB_LUT4_I3_I2
.sym 24984 servo_1[9]
.sym 24989 servo_1[6]
.sym 24990 servo_1[7]
.sym 24991 servo_1[8]
.sym 24995 servo_1[5]
.sym 25011 cnt_rg[0]
.sym 25012 $nextpnr_ICESTORM_LC_17$O
.sym 25015 servo_1[5]
.sym 25018 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 25020 servo_1[6]
.sym 25024 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 25026 servo_1[7]
.sym 25030 $nextpnr_ICESTORM_LC_18$I3
.sym 25032 servo_1[8]
.sym 25036 $nextpnr_ICESTORM_LC_18$COUT
.sym 25038 $PACKER_VCC_NET
.sym 25040 $nextpnr_ICESTORM_LC_18$I3
.sym 25042 $nextpnr_ICESTORM_LC_19$I3
.sym 25044 servo_1[9]
.sym 25045 $PACKER_VCC_NET
.sym 25046 $nextpnr_ICESTORM_LC_18$COUT
.sym 25052 $nextpnr_ICESTORM_LC_19$I3
.sym 25056 cnt_rg[0]
.sym 25057 puls_btn2_SB_LUT4_I3_I2
.sym 25059 puls_btn2
.sym 25060 clk$SB_IO_IN_$glb_clk
.sym 25061 rst$SB_IO_IN_$glb_sr
.sym 25062 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25063 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25064 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 25065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 25066 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25067 motor_dps_rght_SB_DFFER_Q_15_E
.sym 25068 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25069 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 25073 motor_dps_left[1]
.sym 25075 $PACKER_VCC_NET
.sym 25078 puls_btn2
.sym 25081 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 25082 motor_dps_left[5]
.sym 25083 led_eye_rght_rgb[14]
.sym 25084 motor_dps_left[6]
.sym 25085 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 25086 motor_dps_rght[2]
.sym 25087 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25088 $PACKER_GND_NET
.sym 25089 motor_dps_rght[13]
.sym 25091 motor_dps_rght[14]
.sym 25092 motor_dps_rght[0]
.sym 25093 motor_dps_rght[15]
.sym 25094 motor_dps_rght[6]
.sym 25095 motor_dps_rght[5]
.sym 25096 motor_dps_rght[7]
.sym 25097 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 25105 servo_1[7]
.sym 25107 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25108 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25112 servo_1[6]
.sym 25116 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25117 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25121 servo_1_SB_DFFER_Q_E
.sym 25123 servo_1[9]
.sym 25125 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25129 servo_1_SB_DFFER_Q_E
.sym 25130 servo_1[8]
.sym 25133 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25134 servo_1[5]
.sym 25135 $nextpnr_ICESTORM_LC_16$O
.sym 25138 servo_1[5]
.sym 25141 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 25142 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25143 servo_1[6]
.sym 25145 servo_1[5]
.sym 25147 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 25148 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25150 servo_1[7]
.sym 25151 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 25153 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 25154 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25155 servo_1[8]
.sym 25157 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 25161 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25162 servo_1[9]
.sym 25163 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 25168 servo_1_SB_DFFER_Q_E
.sym 25169 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25172 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25173 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25174 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25175 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25179 servo_1[5]
.sym 25180 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 25182 servo_1_SB_DFFER_Q_E
.sym 25183 clk$SB_IO_IN_$glb_clk
.sym 25184 rst$SB_IO_IN_$glb_sr
.sym 25187 motor_dps_rght[6]
.sym 25188 motor_dps_rght[7]
.sym 25189 motor_dps_rght[8]
.sym 25190 motor_dps_rght[9]
.sym 25191 motor_dps_rght[10]
.sym 25192 motor_dps_rght[11]
.sym 25195 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 25196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 25210 motor_dps_rght[1]
.sym 25211 motor_dps_rght[4]
.sym 25212 motor_dps_rght[9]
.sym 25213 motor_dps_rght[12]
.sym 25216 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 25218 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25219 servo_1[0]
.sym 25227 motor_dps_rght[3]
.sym 25229 servo_1[8]
.sym 25230 servo_1[9]
.sym 25235 servo_1[0]
.sym 25236 servo_1[7]
.sym 25237 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25239 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25240 motor_dps_rght[1]
.sym 25242 motor_dps_rght[12]
.sym 25243 servo_1[3]
.sym 25244 $PACKER_GND_NET
.sym 25249 motor_dps_rght[11]
.sym 25251 motor_dps_rght[13]
.sym 25252 servo_1[1]
.sym 25253 servo_1_SB_DFFER_Q_9_E
.sym 25261 motor_dps_rght[12]
.sym 25266 $PACKER_GND_NET
.sym 25273 $PACKER_GND_NET
.sym 25277 servo_1[3]
.sym 25278 servo_1[0]
.sym 25279 servo_1[1]
.sym 25280 servo_1[9]
.sym 25283 motor_dps_rght[12]
.sym 25284 motor_dps_rght[3]
.sym 25285 motor_dps_rght[13]
.sym 25286 motor_dps_rght[11]
.sym 25289 servo_1[8]
.sym 25290 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25291 servo_1[7]
.sym 25292 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25298 motor_dps_rght[1]
.sym 25305 servo_1_SB_DFFER_Q_9_E
.sym 25306 clk$SB_IO_IN_$glb_clk
.sym 25307 rst$SB_IO_IN_$glb_sr
.sym 25308 motor_dps_rght[12]
.sym 25309 motor_dps_rght[13]
.sym 25310 motor_dps_rght[14]
.sym 25311 motor_dps_rght[15]
.sym 25312 motor_dps_rght[5]
.sym 25314 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 25315 motor_dps_rght[4]
.sym 25318 motor_dps_left[4]
.sym 25325 motor_dps_rght[11]
.sym 25333 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 25334 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 25335 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 25336 motor_dps_rght[8]
.sym 25340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 25341 motor_dps_rght[12]
.sym 25342 motor_dps_rght[11]
.sym 25343 motor_dps_left[14]
.sym 25350 servo_1[0]
.sym 25352 motor_dps_left[0]
.sym 25353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25355 servo_1[5]
.sym 25358 motor_dps_rght[2]
.sym 25359 servo_1[6]
.sym 25360 $PACKER_GND_NET
.sym 25361 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25362 motor_dps_left[13]
.sym 25364 motor_dps_rght[0]
.sym 25366 motor_dps_rght[13]
.sym 25367 servo_1[4]
.sym 25368 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25373 servo_1[2]
.sym 25374 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25376 motor_dps_rght_SB_DFFER_Q_15_E
.sym 25378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25379 servo_2[0]
.sym 25380 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25382 motor_dps_left[13]
.sym 25383 motor_dps_rght[13]
.sym 25384 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25388 servo_1[0]
.sym 25389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25390 servo_2[0]
.sym 25391 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25396 $PACKER_GND_NET
.sym 25400 servo_1[2]
.sym 25401 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25402 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25403 motor_dps_rght[2]
.sym 25406 motor_dps_rght[0]
.sym 25407 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25409 motor_dps_left[0]
.sym 25412 servo_1[6]
.sym 25413 servo_1[5]
.sym 25414 servo_1[2]
.sym 25415 servo_1[4]
.sym 25420 $PACKER_GND_NET
.sym 25425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25426 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25428 motor_dps_rght_SB_DFFER_Q_15_E
.sym 25429 clk$SB_IO_IN_$glb_clk
.sym 25430 rst$SB_IO_IN_$glb_sr
.sym 25431 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 25432 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 25433 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25434 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25435 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 25436 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25437 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 25438 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 25441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25446 motor_dps_left[6]
.sym 25455 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 25456 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 25458 motor_dps_rght[8]
.sym 25462 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 25464 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 25465 motor_dps_rght[4]
.sym 25472 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25475 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25477 motor_dps_left[5]
.sym 25479 motor_dps_left[2]
.sym 25482 motor_dps_rght[14]
.sym 25484 servo_2[2]
.sym 25486 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25487 motor_dps_left[2]
.sym 25488 motor_dps_left[1]
.sym 25490 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25491 motor_dps_left[0]
.sym 25496 $PACKER_GND_NET
.sym 25499 motor_dps_left_SB_DFFER_Q_15_E
.sym 25503 motor_dps_left[14]
.sym 25506 $PACKER_GND_NET
.sym 25512 motor_dps_left[1]
.sym 25517 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25518 servo_2[2]
.sym 25519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25520 motor_dps_left[2]
.sym 25525 $PACKER_GND_NET
.sym 25529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25531 motor_dps_left[14]
.sym 25532 motor_dps_rght[14]
.sym 25535 motor_dps_left[5]
.sym 25536 motor_dps_left[1]
.sym 25537 motor_dps_left[0]
.sym 25538 motor_dps_left[2]
.sym 25541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25549 $PACKER_GND_NET
.sym 25551 motor_dps_left_SB_DFFER_Q_15_E
.sym 25552 clk$SB_IO_IN_$glb_clk
.sym 25553 rst$SB_IO_IN_$glb_sr
.sym 25564 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 25565 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 25567 motor_dps_left[7]
.sym 25574 motor_dps_left[5]
.sym 25575 motor_dps_left[6]
.sym 25578 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25579 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25580 $PACKER_GND_NET
.sym 25584 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25585 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25586 $PACKER_VCC_NET
.sym 25587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 25588 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25589 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25597 $PACKER_VCC_NET
.sym 25598 $PACKER_GND_NET
.sym 25599 servo_1[2]
.sym 25602 motor_dps_left[2]
.sym 25606 motor_dps_left[0]
.sym 25610 motor_dps_left[14]
.sym 25613 servo_1_SB_DFFER_Q_9_E
.sym 25621 servo_1[3]
.sym 25622 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 25625 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 25628 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 25629 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 25634 motor_dps_left[2]
.sym 25642 $PACKER_VCC_NET
.sym 25647 motor_dps_left[14]
.sym 25654 $PACKER_VCC_NET
.sym 25658 $PACKER_GND_NET
.sym 25664 $PACKER_VCC_NET
.sym 25666 servo_1[2]
.sym 25667 servo_1[3]
.sym 25673 motor_dps_left[0]
.sym 25674 servo_1_SB_DFFER_Q_9_E
.sym 25675 clk$SB_IO_IN_$glb_clk
.sym 25676 rst$SB_IO_IN_$glb_sr
.sym 25688 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 25689 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 25691 $PACKER_VCC_NET
.sym 25696 led_eye_rght_rgb[12]
.sym 25701 motor_dps_rght[12]
.sym 25702 motor_dps_rght[1]
.sym 25703 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 25704 motor_dps_left[4]
.sym 25705 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 25706 motor_dps_left[11]
.sym 25708 motor_dps_left[12]
.sym 25710 motor_dps_left[10]
.sym 25711 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 25720 servo_1[3]
.sym 25723 servo_1[9]
.sym 25727 servo_1[7]
.sym 25729 servo_1[8]
.sym 25730 servo_1[2]
.sym 25731 servo_1[4]
.sym 25739 servo_1[5]
.sym 25743 servo_1[6]
.sym 25746 $PACKER_VCC_NET
.sym 25750 $nextpnr_ICESTORM_LC_6$O
.sym 25752 servo_1[2]
.sym 25756 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[2]
.sym 25758 servo_1[3]
.sym 25759 $PACKER_VCC_NET
.sym 25762 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[3]
.sym 25764 $PACKER_VCC_NET
.sym 25765 servo_1[4]
.sym 25766 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[2]
.sym 25768 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[4]
.sym 25771 servo_1[5]
.sym 25772 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[3]
.sym 25774 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[5]
.sym 25776 $PACKER_VCC_NET
.sym 25777 servo_1[6]
.sym 25778 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[4]
.sym 25780 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[6]
.sym 25782 servo_1[7]
.sym 25783 $PACKER_VCC_NET
.sym 25784 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[5]
.sym 25786 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[7]
.sym 25788 $PACKER_VCC_NET
.sym 25789 servo_1[8]
.sym 25790 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[6]
.sym 25792 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[8]
.sym 25795 servo_1[9]
.sym 25796 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[7]
.sym 25800 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25801 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25802 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25803 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 25804 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25805 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25806 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 25807 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 25811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 25824 motor_dps_left[3]
.sym 25826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 25827 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 25828 motor_dps_rght[8]
.sym 25830 motor_dps_rght[11]
.sym 25831 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 25832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 25834 motor_dps_rght[12]
.sym 25836 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[8]
.sym 25843 motor_dps_left_SB_DFFER_Q_15_E
.sym 25845 $PACKER_VCC_NET
.sym 25847 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 25849 servo_1[9]
.sym 25851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25852 $PACKER_GND_NET
.sym 25853 motor_dps_left[7]
.sym 25854 motor_dps_left[6]
.sym 25855 motor_dps_left[8]
.sym 25856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25861 motor_dps_left[3]
.sym 25864 motor_dps_left[4]
.sym 25872 motor_dps_left[4]
.sym 25873 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[9]
.sym 25875 servo_1[9]
.sym 25876 $PACKER_VCC_NET
.sym 25877 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[8]
.sym 25879 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[10]
.sym 25882 servo_1[9]
.sym 25883 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[9]
.sym 25887 servo_1[9]
.sym 25889 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[10]
.sym 25892 motor_dps_left[7]
.sym 25893 motor_dps_left[6]
.sym 25894 motor_dps_left[4]
.sym 25895 motor_dps_left[3]
.sym 25898 $PACKER_GND_NET
.sym 25905 motor_dps_left[4]
.sym 25910 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 25911 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25913 motor_dps_left[8]
.sym 25919 $PACKER_GND_NET
.sym 25920 motor_dps_left_SB_DFFER_Q_15_E
.sym 25921 clk$SB_IO_IN_$glb_clk
.sym 25922 rst$SB_IO_IN_$glb_sr
.sym 25923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 25924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 25925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 25926 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[3]
.sym 25927 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[8]
.sym 25928 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[10]
.sym 25929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 25930 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 25938 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 25939 motor_dps_left_SB_DFFER_Q_15_E
.sym 25944 motor_dps_left[8]
.sym 25946 motor_dps_left[9]
.sym 25947 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 25949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25950 motor_dps_rght[8]
.sym 25952 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 25953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[8]
.sym 25954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 25955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 25957 motor_dps_rght[4]
.sym 25964 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 25966 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25971 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25973 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 25975 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 25977 motor_dps_rght[3]
.sym 25978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25983 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 25986 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 25991 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 25992 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 25993 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 25997 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 25998 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25999 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 26000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26009 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26010 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26011 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26016 motor_dps_rght[3]
.sym 26021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26022 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26027 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26028 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26029 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26033 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 26034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26035 motor_dps_rght[3]
.sym 26036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26042 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26043 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 26044 clk$SB_IO_IN_$glb_clk
.sym 26045 rst$SB_IO_IN_$glb_sr
.sym 26046 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 26047 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 26048 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 26049 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 26050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 26051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 26052 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26053 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 26057 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 26059 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 26061 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[3]
.sym 26066 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 26068 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 26069 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 26070 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26071 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26072 $PACKER_VCC_NET
.sym 26073 servo_2[5]
.sym 26075 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 26077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26078 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 26079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 26080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 26081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26087 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 26088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26090 led_blink_left_rgb[10]
.sym 26091 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26092 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26093 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26095 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 26096 motor_dps_left[3]
.sym 26097 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26098 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26099 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26101 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26103 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 26104 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26105 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 26106 motor_dps_rght[12]
.sym 26107 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 26108 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 26109 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26110 motor_dps_rght[8]
.sym 26111 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 26112 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 26113 led_eye_left_rgb[10]
.sym 26116 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26117 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26120 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 26121 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26122 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 26126 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 26127 motor_dps_left[3]
.sym 26128 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26129 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26132 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26133 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 26134 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26135 motor_dps_rght[8]
.sym 26138 led_eye_left_rgb[10]
.sym 26139 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26140 led_blink_left_rgb[10]
.sym 26141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26144 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26145 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26146 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26147 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26150 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26152 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26156 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 26157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 26158 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 26159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26164 motor_dps_rght[12]
.sym 26166 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 26167 clk$SB_IO_IN_$glb_clk
.sym 26168 rst$SB_IO_IN_$glb_sr
.sym 26169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 26170 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][4]
.sym 26171 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 26172 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][1]
.sym 26173 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 26174 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 26175 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 26176 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 26177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 26179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 26180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 26182 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26184 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 26186 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26187 $PACKER_VCC_NET
.sym 26188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26190 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26191 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26192 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 26193 motor_dps_rght[12]
.sym 26194 motor_dps_left[11]
.sym 26195 servo_2[7]
.sym 26196 motor_dps_left[4]
.sym 26197 servo_2[8]
.sym 26198 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26199 servo_2[5]
.sym 26200 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26201 motor_dps_left[12]
.sym 26202 motor_dps_rght[1]
.sym 26203 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26204 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 26213 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 26219 servo_2[6]
.sym 26221 servo_2[7]
.sym 26223 servo_2[8]
.sym 26225 servo_2[5]
.sym 26227 $PACKER_VCC_NET
.sym 26228 servo_2_SB_DFFER_Q_E
.sym 26232 $PACKER_VCC_NET
.sym 26233 servo_2[5]
.sym 26240 servo_2[9]
.sym 26242 $nextpnr_ICESTORM_LC_21$O
.sym 26244 servo_2[5]
.sym 26248 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 26249 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 26250 servo_2[6]
.sym 26251 $PACKER_VCC_NET
.sym 26252 servo_2[5]
.sym 26254 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 26256 $PACKER_VCC_NET
.sym 26257 servo_2[7]
.sym 26260 $nextpnr_ICESTORM_LC_22$I3
.sym 26262 servo_2[8]
.sym 26263 $PACKER_VCC_NET
.sym 26266 $nextpnr_ICESTORM_LC_22$COUT
.sym 26269 $PACKER_VCC_NET
.sym 26270 $nextpnr_ICESTORM_LC_22$I3
.sym 26272 $nextpnr_ICESTORM_LC_23$I3
.sym 26275 servo_2[9]
.sym 26276 $nextpnr_ICESTORM_LC_22$COUT
.sym 26282 $nextpnr_ICESTORM_LC_23$I3
.sym 26285 servo_2[5]
.sym 26287 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 26289 servo_2_SB_DFFER_Q_E
.sym 26290 clk$SB_IO_IN_$glb_clk
.sym 26291 rst$SB_IO_IN_$glb_sr
.sym 26292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[8]
.sym 26293 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 26294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 26295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[3]
.sym 26297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[10]
.sym 26298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 26301 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 26304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[0]
.sym 26306 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 26307 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26308 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 26311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][1]
.sym 26312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 26313 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][4]
.sym 26315 $PACKER_GND_NET
.sym 26317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 26318 motor_dps_rght[11]
.sym 26319 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 26320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 26321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26322 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26334 servo_1[1]
.sym 26335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 26336 motor_dps_rght[11]
.sym 26337 $PACKER_VCC_NET
.sym 26340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26341 motor_dps_left[11]
.sym 26342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26343 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 26344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26348 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 26350 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 26351 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 26354 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 26355 servo_2[2]
.sym 26356 motor_dps_left[4]
.sym 26358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26360 motor_dps_left[1]
.sym 26361 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26362 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26363 servo_2[3]
.sym 26366 $PACKER_VCC_NET
.sym 26367 servo_2[3]
.sym 26368 servo_2[2]
.sym 26372 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 26378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26379 servo_1[1]
.sym 26380 motor_dps_left[1]
.sym 26381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26384 motor_dps_left[11]
.sym 26385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26386 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 26387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26390 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 26391 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26392 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26393 motor_dps_rght[11]
.sym 26396 motor_dps_left[4]
.sym 26397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26398 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 26399 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26402 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 26403 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 26404 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26410 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26411 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26412 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 26413 clk$SB_IO_IN_$glb_clk
.sym 26414 rst$SB_IO_IN_$glb_sr
.sym 26416 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[9]
.sym 26417 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[11]
.sym 26418 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 26420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 26435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 26436 motor_dps_left[9]
.sym 26439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26440 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26444 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 26445 motor_dps_rght[4]
.sym 26446 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26447 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 26448 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 26449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26458 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 26461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26464 motor_dps_left[11]
.sym 26465 motor_dps_rght[12]
.sym 26466 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 26467 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26468 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26470 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26472 motor_dps_left[1]
.sym 26473 motor_dps_left[12]
.sym 26474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 26475 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26483 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 26485 motor_dps_left[4]
.sym 26487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[12]
.sym 26489 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26490 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 26491 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 26492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26495 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26496 motor_dps_rght[12]
.sym 26497 motor_dps_left[12]
.sym 26498 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26501 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 26502 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26503 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[12]
.sym 26504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26508 motor_dps_left[1]
.sym 26514 motor_dps_left[11]
.sym 26520 motor_dps_left[4]
.sym 26525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26531 motor_dps_left[12]
.sym 26535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 26536 clk$SB_IO_IN_$glb_clk
.sym 26537 rst$SB_IO_IN_$glb_sr
.sym 26538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 26539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 26540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 26541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26543 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 26544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 26545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 26553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26554 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 26557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 26561 $PACKER_VCC_NET
.sym 26562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[1]
.sym 26567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 26568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 26573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26579 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 26582 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[12]
.sym 26583 led_blink_left_rgb[12]
.sym 26584 led_eye_rght_rgb[12]
.sym 26585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 26586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 26588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 26589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 26590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3
.sym 26592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26595 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26601 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 26603 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 26606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26613 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26614 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 26615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 26618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 26619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 26620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 26621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 26624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 26625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 26626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26627 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3
.sym 26630 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 26636 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[12]
.sym 26645 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 26648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26650 led_blink_left_rgb[12]
.sym 26651 led_eye_rght_rgb[12]
.sym 26658 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 26659 clk$SB_IO_IN_$glb_clk
.sym 26660 rst$SB_IO_IN_$glb_sr
.sym 26661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 26663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 26664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 26665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 26666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 26668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 26673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26676 led_blink_left_rgb[9]
.sym 26679 led_blink_left_rgb[12]
.sym 26684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26688 servo_2[1]
.sym 26693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26695 motor_dps_rght[1]
.sym 26702 servo_1[1]
.sym 26703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[12]
.sym 26704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 26705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26706 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 26707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26713 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 26714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 26715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26716 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26717 motor_dps_rght[4]
.sym 26718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 26721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 26722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[1]
.sym 26727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 26728 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 26729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 26730 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 26731 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 26732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 26735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[1]
.sym 26738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 26741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 26743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 26744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 26747 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26748 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 26749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 26750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 26753 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 26759 servo_1[1]
.sym 26765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 26767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[12]
.sym 26768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 26771 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 26773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 26774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 26777 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 26778 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26779 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26780 motor_dps_rght[4]
.sym 26781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 26782 clk$SB_IO_IN_$glb_clk
.sym 26783 rst$SB_IO_IN_$glb_sr
.sym 26784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 26785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 26787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 26789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 26790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 26797 $PACKER_GND_NET
.sym 26798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26799 led_blink_left_rgb[19]
.sym 26805 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 26806 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26808 led_blink_left_rgb[11]
.sym 26809 led_eye_left_rgb[19]
.sym 26810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 26817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 26819 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 26826 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 26831 servo_2[1]
.sym 26832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26833 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 26836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 26837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 26845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[4]
.sym 26850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26859 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 26864 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 26870 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 26871 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26872 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[4]
.sym 26877 servo_2[1]
.sym 26882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 26905 clk$SB_IO_IN_$glb_clk
.sym 26906 rst$SB_IO_IN_$glb_sr
.sym 26907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 26908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 26909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 26910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26911 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 26912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 26913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 26914 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 26919 led_blink_rght_rgb[12]
.sym 26922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26925 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 26935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 26937 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][4]
.sym 26939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 26949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 26950 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 26952 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26953 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 26954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 26957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 26958 servo_2[1]
.sym 26959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 26961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26963 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26964 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 26967 motor_dps_rght[1]
.sym 26969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 26972 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 26974 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 26975 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 26976 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 26977 led_blink_rght_rgb[11]
.sym 26982 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 26984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 26987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 26989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 26990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 26993 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26994 motor_dps_rght[1]
.sym 26995 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26996 servo_2[1]
.sym 26999 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 27000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 27001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 27002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27011 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 27013 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 27014 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27019 led_blink_rght_rgb[11]
.sym 27023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27025 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27027 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27028 clk$SB_IO_IN_$glb_clk
.sym 27029 rst$SB_IO_IN_$glb_sr
.sym 27030 led_eye_left_rgb[20]
.sym 27031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 27033 led_eye_left_rgb[11]
.sym 27034 led_eye_left_rgb[18]
.sym 27035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27045 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27053 led_blink_rght_rgb[18]
.sym 27055 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27056 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27061 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27062 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 27073 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27074 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 27075 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 27076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27080 led_blink_rght_rgb[4]
.sym 27082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 27083 $PACKER_GND_NET
.sym 27086 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27087 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 27088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 27089 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 27090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I3
.sym 27093 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 27095 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 27097 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27098 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 27101 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 27105 $PACKER_GND_NET
.sym 27110 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I3
.sym 27111 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 27112 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27113 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27117 $PACKER_GND_NET
.sym 27122 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 27123 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 27124 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 27125 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 27128 led_blink_rght_rgb[4]
.sym 27136 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 27137 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 27140 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 27141 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27143 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 27148 $PACKER_GND_NET
.sym 27150 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 27151 clk$SB_IO_IN_$glb_clk
.sym 27152 rst$SB_IO_IN_$glb_sr
.sym 27155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27156 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 27157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 27158 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 27160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 27166 led_eye_rght_rgb[18]
.sym 27168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 27169 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27174 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 27182 $PACKER_GND_NET
.sym 27195 $PACKER_GND_NET
.sym 27196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27197 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 27198 led_blink_rght_rgb[1]
.sym 27199 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27203 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27204 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 27205 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27206 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27207 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27209 led_blink_left_rgb[1]
.sym 27210 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27211 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 27215 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 27220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 27224 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 27225 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27227 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27228 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27229 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27230 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 27234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27236 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27240 $PACKER_GND_NET
.sym 27245 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 27246 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 27247 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27248 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27252 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27253 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 27254 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 27257 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27258 led_blink_left_rgb[1]
.sym 27259 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27260 led_blink_rght_rgb[1]
.sym 27263 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27264 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27265 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27269 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 27270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 27274 clk$SB_IO_IN_$glb_clk
.sym 27275 rst$SB_IO_IN_$glb_sr
.sym 27276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 27283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 27290 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 27291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 27293 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 27294 $PACKER_GND_NET
.sym 27295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27298 led_eye_rght_rgb[18]
.sym 27299 $PACKER_GND_NET
.sym 27319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27322 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27331 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 27344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 27382 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27383 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 27387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 27388 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 27389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27396 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27397 clk$SB_IO_IN_$glb_clk
.sym 27398 rst$SB_IO_IN_$glb_sr
.sym 27403 led_blink_left_rgb[20]
.sym 27412 led_blink_rght_rgb[1]
.sym 27416 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 27425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 27451 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 27452 $PACKER_GND_NET
.sym 27493 $PACKER_GND_NET
.sym 27519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 27520 clk$SB_IO_IN_$glb_clk
.sym 27521 rst$SB_IO_IN_$glb_sr
.sym 27529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 28618 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 28630 motor_dps_rght[10]
.sym 28652 motor_dps_rght[7]
.sym 28656 led_blink_rght_rgb[15]
.sym 28657 motor_dps_rght[6]
.sym 28658 led_blink_rght_rgb[14]
.sym 28673 motor_dps_rght[2]
.sym 28676 motor_dps_rght[5]
.sym 28688 motor_dps_rght[7]
.sym 28695 motor_dps_rght[6]
.sym 28707 motor_dps_rght[2]
.sym 28711 led_blink_rght_rgb[15]
.sym 28718 motor_dps_rght[5]
.sym 28723 led_blink_rght_rgb[14]
.sym 28727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 28728 clk$SB_IO_IN_$glb_clk
.sym 28729 rst$SB_IO_IN_$glb_sr
.sym 28746 led_blink_rght_rgb[15]
.sym 28750 led_blink_rght_rgb[14]
.sym 28783 $PACKER_VCC_NET
.sym 28812 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 28815 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 28817 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 28820 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 28821 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 28822 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 28825 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 28827 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 28837 $PACKER_VCC_NET
.sym 28843 $nextpnr_ICESTORM_LC_30$O
.sym 28846 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 28849 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 28851 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 28855 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 28857 $PACKER_VCC_NET
.sym 28858 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 28861 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 28863 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 28867 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 28869 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 28873 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 28876 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 28879 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 28881 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 28885 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 28887 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 28888 $PACKER_VCC_NET
.sym 28907 $PACKER_GND_NET
.sym 28929 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 28935 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 28937 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 28938 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28940 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 28946 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 28949 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 28954 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 28955 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 28960 $PACKER_VCC_NET
.sym 28966 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 28968 $PACKER_VCC_NET
.sym 28969 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 28972 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 28974 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28975 $PACKER_VCC_NET
.sym 28978 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[11]
.sym 28980 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 28984 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[12]
.sym 28987 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 28990 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[13]
.sym 28993 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 28996 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[14]
.sym 28999 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 29002 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[15]
.sym 29005 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 29008 $nextpnr_ICESTORM_LC_31$I3
.sym 29011 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 29030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[15]
.sym 29049 $PACKER_GND_NET
.sym 29052 $nextpnr_ICESTORM_LC_31$I3
.sym 29057 $PACKER_GND_NET
.sym 29073 $PACKER_GND_NET
.sym 29075 motor_dps_rght[9]
.sym 29078 motor_dps_rght[10]
.sym 29080 motor_dps_rght[13]
.sym 29081 motor_dps_rght[8]
.sym 29082 motor_dps_rght[14]
.sym 29084 motor_dps_rght_SB_DFFER_Q_15_E
.sym 29093 $nextpnr_ICESTORM_LC_31$I3
.sym 29098 motor_dps_rght[13]
.sym 29102 $PACKER_GND_NET
.sym 29110 motor_dps_rght[10]
.sym 29116 motor_dps_rght[9]
.sym 29121 $PACKER_GND_NET
.sym 29126 motor_dps_rght[14]
.sym 29134 motor_dps_rght[8]
.sym 29136 motor_dps_rght_SB_DFFER_Q_15_E
.sym 29137 clk$SB_IO_IN_$glb_clk
.sym 29138 rst$SB_IO_IN_$glb_sr
.sym 29159 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29161 $PACKER_GND_NET
.sym 29164 motor_dps_rght[10]
.sym 29165 motor_dps_rght_SB_DFFER_Q_15_E
.sym 29167 $PACKER_VCC_NET
.sym 29168 $PACKER_VCC_NET
.sym 29169 $PACKER_VCC_NET
.sym 29180 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29182 motor_dps_rght[2]
.sym 29183 motor_dps_rght[7]
.sym 29184 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29185 motor_dps_rght[0]
.sym 29186 motor_dps_rght[10]
.sym 29188 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29189 motor_dps_rght[6]
.sym 29192 motor_dps_rght[8]
.sym 29193 motor_dps_rght[9]
.sym 29194 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29197 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29198 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 29200 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29201 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29202 motor_dps_rght[15]
.sym 29204 motor_dps_rght[5]
.sym 29206 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29208 motor_dps_rght[14]
.sym 29209 motor_dps_rght[1]
.sym 29210 motor_dps_rght[4]
.sym 29213 motor_dps_rght[9]
.sym 29214 motor_dps_rght[7]
.sym 29215 motor_dps_rght[10]
.sym 29216 motor_dps_rght[8]
.sym 29219 motor_dps_rght[4]
.sym 29220 motor_dps_rght[2]
.sym 29221 motor_dps_rght[0]
.sym 29222 motor_dps_rght[1]
.sym 29226 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29227 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29231 motor_dps_rght[0]
.sym 29237 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29238 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29239 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29240 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29243 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29245 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29249 motor_dps_rght[15]
.sym 29250 motor_dps_rght[14]
.sym 29251 motor_dps_rght[6]
.sym 29252 motor_dps_rght[5]
.sym 29258 motor_dps_rght[2]
.sym 29259 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 29260 clk$SB_IO_IN_$glb_clk
.sym 29261 rst$SB_IO_IN_$glb_sr
.sym 29275 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 29287 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 29288 motor_dps_rght[9]
.sym 29289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 29293 motor_dps_rght_SB_DFFER_Q_15_E
.sym 29297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 29305 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29307 motor_dps_rght[5]
.sym 29309 motor_dps_rght[10]
.sym 29313 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29314 motor_dps_rght[7]
.sym 29315 motor_dps_rght[8]
.sym 29318 motor_dps_rght[4]
.sym 29324 motor_dps_rght[9]
.sym 29327 $PACKER_VCC_NET
.sym 29328 $PACKER_VCC_NET
.sym 29329 motor_dps_rght[6]
.sym 29330 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29334 motor_dps_rght[11]
.sym 29335 $nextpnr_ICESTORM_LC_15$O
.sym 29338 motor_dps_rght[4]
.sym 29341 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 29343 motor_dps_rght[5]
.sym 29347 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 29348 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29349 motor_dps_rght[6]
.sym 29351 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 29353 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 29354 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29355 motor_dps_rght[7]
.sym 29356 $PACKER_VCC_NET
.sym 29357 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 29359 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 29360 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29361 motor_dps_rght[8]
.sym 29362 $PACKER_VCC_NET
.sym 29363 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 29365 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 29366 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29368 motor_dps_rght[9]
.sym 29369 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 29371 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 29372 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29374 motor_dps_rght[10]
.sym 29375 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 29377 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 29378 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29379 motor_dps_rght[11]
.sym 29381 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 29382 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29383 clk$SB_IO_IN_$glb_clk
.sym 29384 rst$SB_IO_IN_$glb_sr
.sym 29397 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 29399 led_eye_rght_rgb[9]
.sym 29407 motor_dps_rght[8]
.sym 29414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 29417 motor_dps_left[15]
.sym 29418 motor_dps_rght[10]
.sym 29420 motor_dps_left[13]
.sym 29421 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 29427 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 29428 motor_dps_left[15]
.sym 29429 motor_dps_rght[15]
.sym 29430 motor_dps_rght[5]
.sym 29431 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 29434 motor_dps_rght[12]
.sym 29437 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29442 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29443 motor_dps_rght[13]
.sym 29450 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29452 motor_dps_rght[14]
.sym 29453 motor_dps_rght[15]
.sym 29457 motor_dps_rght[4]
.sym 29458 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 29459 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29460 motor_dps_rght[12]
.sym 29462 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 29464 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 29465 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29467 motor_dps_rght[13]
.sym 29468 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 29470 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[11]
.sym 29471 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29472 motor_dps_rght[14]
.sym 29474 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 29478 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29479 motor_dps_rght[15]
.sym 29480 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[11]
.sym 29483 motor_dps_rght[5]
.sym 29484 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29485 motor_dps_rght[4]
.sym 29495 motor_dps_rght[15]
.sym 29496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 29497 motor_dps_left[15]
.sym 29498 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 29503 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29504 motor_dps_rght[4]
.sym 29505 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29506 clk$SB_IO_IN_$glb_clk
.sym 29507 rst$SB_IO_IN_$glb_sr
.sym 29521 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 29522 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 29525 $PACKER_GND_NET
.sym 29527 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 29541 $PACKER_GND_NET
.sym 29542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 29552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 29553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 29555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 29559 motor_dps_left[6]
.sym 29560 motor_dps_left[5]
.sym 29561 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 29563 motor_dps_left[12]
.sym 29564 motor_dps_left[14]
.sym 29566 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 29573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 29574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 29577 motor_dps_left[15]
.sym 29580 motor_dps_left[13]
.sym 29582 motor_dps_left[13]
.sym 29588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 29589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 29590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 29595 motor_dps_left[6]
.sym 29601 motor_dps_left[5]
.sym 29609 motor_dps_left[15]
.sym 29612 motor_dps_left[12]
.sym 29613 motor_dps_left[14]
.sym 29614 motor_dps_left[15]
.sym 29615 motor_dps_left[13]
.sym 29619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 29620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 29621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 29624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 29625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 29626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 29628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 29629 clk$SB_IO_IN_$glb_clk
.sym 29630 rst$SB_IO_IN_$glb_sr
.sym 29644 $PACKER_GND_NET
.sym 29647 motor_dps_left[10]
.sym 29648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 29649 motor_dps_left[11]
.sym 29651 motor_dps_left[12]
.sym 29653 motor_dps_rght[9]
.sym 29660 $PACKER_VCC_NET
.sym 29661 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 29663 $PACKER_VCC_NET
.sym 29664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 29666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 29672 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29674 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29681 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29683 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29684 $PACKER_VCC_NET
.sym 29687 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 29689 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 29691 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29698 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29704 $nextpnr_ICESTORM_LC_28$O
.sym 29707 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 29710 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 29713 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 29716 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 29718 $PACKER_VCC_NET
.sym 29719 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29722 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 29725 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29728 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 29730 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29734 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 29736 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29740 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 29743 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29746 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 29748 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29749 $PACKER_VCC_NET
.sym 29766 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29768 motor_dps_left[14]
.sym 29771 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 29780 motor_dps_rght[9]
.sym 29782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 29789 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 29790 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 29795 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 29801 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 29803 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 29807 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29809 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 29810 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 29814 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 29819 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 29820 $PACKER_VCC_NET
.sym 29827 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 29829 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 29830 $PACKER_VCC_NET
.sym 29833 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 29835 $PACKER_VCC_NET
.sym 29836 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29839 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[11]
.sym 29841 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 29845 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[12]
.sym 29847 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 29851 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[13]
.sym 29854 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 29857 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[14]
.sym 29859 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 29863 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[15]
.sym 29865 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 29869 $nextpnr_ICESTORM_LC_29$I3
.sym 29872 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 29889 $PACKER_GND_NET
.sym 29897 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 29907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 29909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29910 motor_dps_rght[10]
.sym 29913 $nextpnr_ICESTORM_LC_29$I3
.sym 29919 motor_dps_left[11]
.sym 29920 motor_dps_left[8]
.sym 29921 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29922 motor_dps_left[9]
.sym 29923 motor_dps_left[10]
.sym 29924 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29927 motor_dps_left[11]
.sym 29928 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29929 motor_dps_left[12]
.sym 29930 motor_dps_left[3]
.sym 29933 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29935 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29942 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29954 $nextpnr_ICESTORM_LC_29$I3
.sym 29957 motor_dps_left[11]
.sym 29958 motor_dps_left[8]
.sym 29959 motor_dps_left[10]
.sym 29960 motor_dps_left[9]
.sym 29963 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29964 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29965 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29966 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29969 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29971 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29977 motor_dps_left[9]
.sym 29983 motor_dps_left[3]
.sym 29987 motor_dps_left[11]
.sym 29994 motor_dps_left[12]
.sym 30017 $PACKER_GND_NET
.sym 30023 $PACKER_VCC_NET
.sym 30025 $PACKER_GND_NET
.sym 30030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 30032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 30035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 30041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 30042 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30043 motor_dps_left[10]
.sym 30045 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 30046 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 30049 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 30050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30052 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 30053 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[8]
.sym 30054 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 30055 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30056 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30057 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 30058 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 30059 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 30061 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30063 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 30064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 30065 motor_dps_rght[10]
.sym 30067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 30069 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30072 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30074 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30075 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 30076 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[8]
.sym 30080 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 30081 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 30086 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 30087 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 30089 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30095 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 30101 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 30105 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 30110 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 30111 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 30112 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30113 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 30116 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30117 motor_dps_left[10]
.sym 30118 motor_dps_rght[10]
.sym 30119 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30120 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E
.sym 30121 clk$SB_IO_IN_$glb_clk
.sym 30122 rst$SB_IO_IN_$glb_sr
.sym 30136 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30138 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30139 motor_dps_left[10]
.sym 30140 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 30142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 30143 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30151 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 30152 $PACKER_VCC_NET
.sym 30155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 30157 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 30158 $PACKER_VCC_NET
.sym 30164 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 30166 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 30167 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30168 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 30169 motor_dps_rght[8]
.sym 30170 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 30171 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 30172 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 30174 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[8]
.sym 30175 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 30176 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 30177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[10]
.sym 30178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 30179 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 30180 motor_dps_rght[10]
.sym 30181 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 30182 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30183 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30185 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30186 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30189 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30191 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 30192 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 30195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30200 motor_dps_rght[8]
.sym 30204 motor_dps_rght[10]
.sym 30209 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30210 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 30211 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 30212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 30215 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[8]
.sym 30216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 30218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 30221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30222 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30223 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[10]
.sym 30224 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 30227 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30228 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 30229 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 30230 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30233 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 30234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 30236 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30240 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 30241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 30243 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 30244 clk$SB_IO_IN_$glb_clk
.sym 30245 rst$SB_IO_IN_$glb_sr
.sym 30259 motor_dps_rght[11]
.sym 30260 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 30264 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30271 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30272 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 30273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 30274 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 30277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 30280 motor_dps_rght[9]
.sym 30288 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 30289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 30290 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 30291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 30292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[10]
.sym 30294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 30295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[8]
.sym 30296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 30298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 30299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30300 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 30301 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 30302 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 30305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30307 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 30312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 30313 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 30318 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 30323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 30327 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 30328 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30333 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 30334 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[10]
.sym 30338 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 30340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30341 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 30344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 30345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 30346 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 30350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 30351 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 30352 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[8]
.sym 30358 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30359 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 30362 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 30363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 30366 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 30367 clk$SB_IO_IN_$glb_clk
.sym 30368 rst$SB_IO_IN_$glb_sr
.sym 30382 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30384 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 30385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 30386 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 30387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30395 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30398 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 30402 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30410 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30412 motor_dps_left[9]
.sym 30413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 30416 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30418 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 30419 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[9]
.sym 30420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30421 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 30422 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 30423 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 30424 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 30429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30430 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 30434 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 30437 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 30438 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 30439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 30440 motor_dps_rght[9]
.sym 30445 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 30449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30450 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30455 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 30457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 30458 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 30461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30463 motor_dps_rght[9]
.sym 30464 motor_dps_left[9]
.sym 30470 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 30475 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 30479 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[9]
.sym 30480 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30481 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 30482 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 30486 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 30488 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 30489 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 30490 clk$SB_IO_IN_$glb_clk
.sym 30491 rst$SB_IO_IN_$glb_sr
.sym 30505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 30515 $PACKER_GND_NET
.sym 30517 $PACKER_GND_NET
.sym 30524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 30527 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 30533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 30534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30540 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 30548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 30550 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[9]
.sym 30551 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 30559 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 30572 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 30578 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 30584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 30586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 30598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[9]
.sym 30599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E
.sym 30613 clk$SB_IO_IN_$glb_clk
.sym 30614 rst$SB_IO_IN_$glb_sr
.sym 30640 led_eye_rght_rgb[11]
.sym 30656 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 30657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30660 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30662 led_blink_left_rgb[11]
.sym 30664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 30665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 30666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[11]
.sym 30667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 30669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[11]
.sym 30670 led_blink_left_rgb[9]
.sym 30671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[11]
.sym 30681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 30682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 30685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 30686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 30689 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30690 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[11]
.sym 30691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 30696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 30697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 30698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 30701 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[11]
.sym 30702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 30704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 30709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 30710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 30720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[11]
.sym 30721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30727 led_blink_left_rgb[11]
.sym 30731 led_blink_left_rgb[9]
.sym 30735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 30736 clk$SB_IO_IN_$glb_clk
.sym 30737 rst$SB_IO_IN_$glb_sr
.sym 30750 led_eye_left_rgb[19]
.sym 30751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 30756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30758 led_blink_left_rgb[11]
.sym 30761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 30763 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 30764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 30772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 30781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 30783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30787 $PACKER_GND_NET
.sym 30788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 30789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 30790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 30792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 30793 led_blink_left_rgb[19]
.sym 30802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 30808 led_eye_left_rgb[19]
.sym 30809 $PACKER_GND_NET
.sym 30812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 30814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 30815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 30825 $PACKER_GND_NET
.sym 30832 $PACKER_GND_NET
.sym 30839 $PACKER_GND_NET
.sym 30842 led_blink_left_rgb[19]
.sym 30843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30845 led_eye_left_rgb[19]
.sym 30848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 30850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 30851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30854 $PACKER_GND_NET
.sym 30858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 30859 clk$SB_IO_IN_$glb_clk
.sym 30860 rst$SB_IO_IN_$glb_sr
.sym 30885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 30887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30891 led_eye_left_rgb[11]
.sym 30894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30905 led_eye_rght_rgb[19]
.sym 30907 led_blink_rght_rgb[12]
.sym 30908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30910 led_eye_rght_rgb[11]
.sym 30915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30917 led_eye_left_rgb[11]
.sym 30918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30919 led_blink_left_rgb[11]
.sym 30921 led_blink_rght_rgb[19]
.sym 30924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30927 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30932 led_blink_rght_rgb[11]
.sym 30936 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30937 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30941 led_eye_rght_rgb[19]
.sym 30942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30943 led_blink_rght_rgb[19]
.sym 30944 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30948 led_blink_rght_rgb[12]
.sym 30953 led_blink_rght_rgb[11]
.sym 30954 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 30955 led_eye_rght_rgb[11]
.sym 30956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30967 led_blink_rght_rgb[11]
.sym 30971 led_eye_left_rgb[11]
.sym 30972 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 30973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30974 led_blink_left_rgb[11]
.sym 30981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 30982 clk$SB_IO_IN_$glb_clk
.sym 30983 rst$SB_IO_IN_$glb_sr
.sym 30997 $PACKER_GND_NET
.sym 31001 led_eye_rght_rgb[19]
.sym 31005 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 31006 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31009 led_blink_left_rgb[18]
.sym 31013 led_eye_left_rgb[20]
.sym 31016 $PACKER_GND_NET
.sym 31019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 31025 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31028 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31029 led_eye_left_rgb[18]
.sym 31030 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 31031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 31034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 31035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31037 led_blink_rght_rgb[18]
.sym 31039 led_blink_rght_rgb[19]
.sym 31041 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 31044 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 31045 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 31053 led_blink_rght_rgb[4]
.sym 31059 led_blink_rght_rgb[4]
.sym 31064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 31065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 31066 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31071 led_blink_rght_rgb[19]
.sym 31076 led_blink_rght_rgb[18]
.sym 31077 led_eye_left_rgb[18]
.sym 31078 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31083 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 31084 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31085 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 31088 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31090 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31097 led_blink_rght_rgb[18]
.sym 31100 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 31101 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 31103 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31104 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 31105 clk$SB_IO_IN_$glb_clk
.sym 31106 rst$SB_IO_IN_$glb_sr
.sym 31121 $PACKER_GND_NET
.sym 31127 led_blink_rght_rgb[19]
.sym 31148 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31150 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 31152 led_eye_rght_rgb[18]
.sym 31153 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 31155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31158 led_eye_rght_rgb[20]
.sym 31159 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31160 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31161 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31164 led_eye_left_rgb[20]
.sym 31169 led_blink_left_rgb[18]
.sym 31172 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31176 $PACKER_GND_NET
.sym 31184 $PACKER_GND_NET
.sym 31187 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31188 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31189 led_blink_left_rgb[18]
.sym 31190 led_eye_rght_rgb[18]
.sym 31195 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31196 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 31199 $PACKER_GND_NET
.sym 31208 $PACKER_GND_NET
.sym 31211 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 31212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31213 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31219 led_eye_left_rgb[20]
.sym 31220 led_eye_rght_rgb[20]
.sym 31227 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 31228 clk$SB_IO_IN_$glb_clk
.sym 31229 rst$SB_IO_IN_$glb_sr
.sym 31246 led_eye_rght_rgb[20]
.sym 31256 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31264 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31271 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31276 led_eye_rght_rgb[18]
.sym 31277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 31279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 31283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 31284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 31294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 31296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 31299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 31318 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31322 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 31323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 31324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31325 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31329 led_eye_rght_rgb[18]
.sym 31336 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 31337 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 31346 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 31349 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 31350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 31351 clk$SB_IO_IN_$glb_clk
.sym 31352 rst$SB_IO_IN_$glb_sr
.sym 31365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31370 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 31394 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31398 led_blink_left_rgb[20]
.sym 31402 led_blink_rght_rgb[20]
.sym 31406 led_blink_rght_rgb[1]
.sym 31424 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31427 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31428 led_blink_rght_rgb[20]
.sym 31429 led_blink_left_rgb[20]
.sym 31430 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 31447 led_blink_rght_rgb[20]
.sym 31471 led_blink_rght_rgb[1]
.sym 31473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 31474 clk$SB_IO_IN_$glb_clk
.sym 31475 rst$SB_IO_IN_$glb_sr
.sym 31498 led_blink_rght_rgb[20]
.sym 31507 led_blink_left_rgb[18]
.sym 31521 $PACKER_GND_NET
.sym 31528 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31574 $PACKER_GND_NET
.sym 31596 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31597 clk$SB_IO_IN_$glb_clk
.sym 31598 rst$SB_IO_IN_$glb_sr
.sym 31617 $PACKER_GND_NET
.sym 31667 led_blink_left_rgb[18]
.sym 31718 led_blink_left_rgb[18]
.sym 31719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 31720 clk$SB_IO_IN_$glb_clk
.sym 31721 rst$SB_IO_IN_$glb_sr
.sym 32898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[15]
.sym 32903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[14]
.sym 32953 motor_dps_left[13]
.sym 32956 motor_dps_left[15]
.sym 33001 led_eye_rght_rgb[15]
.sym 33004 led_eye_rght_rgb[14]
.sym 33005 led_eye_rght_rgb[13]
.sym 33058 led_eye_rght_rgb[13]
.sym 33060 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 33062 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 33103 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 33104 led_eye_rght_rgb[8]
.sym 33105 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 33106 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 33107 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33144 led_eye_rght_rgb[13]
.sym 33154 led_eye_rght_rgb[15]
.sym 33155 led_eye_rght_rgb[15]
.sym 33163 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 33203 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33205 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 33207 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 33208 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 33209 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 33210 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33258 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 33259 led_eye_rght_rgb[8]
.sym 33260 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 33263 motor_dps_left[5]
.sym 33306 motor_dps_left[5]
.sym 33307 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 33312 motor_dps_left[6]
.sym 33357 led_eye_rght_rgb[12]
.sym 33358 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 33359 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 33360 motor_dps_left[13]
.sym 33364 motor_dps_left[15]
.sym 33367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 33370 motor_dps_left[5]
.sym 33409 motor_dps_left[7]
.sym 33410 motor_dps_left[8]
.sym 33411 motor_dps_left[9]
.sym 33412 motor_dps_left[10]
.sym 33413 motor_dps_left[11]
.sym 33414 motor_dps_left[12]
.sym 33445 led_eye_rght_rgb[11]
.sym 33448 led_eye_rght_rgb[11]
.sym 33458 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 33462 motor_dps_left[9]
.sym 33464 motor_dps_left[10]
.sym 33466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33509 motor_dps_left[13]
.sym 33510 motor_dps_left[14]
.sym 33511 motor_dps_left[15]
.sym 33513 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 33556 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 33565 motor_dps_left[8]
.sym 33571 motor_dps_left[11]
.sym 33572 motor_dps_left[13]
.sym 33615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 33616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[10]
.sym 33618 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 33660 motor_dps_left[13]
.sym 33662 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 33664 motor_dps_left[15]
.sym 33666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 33667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 33671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 33672 led_eye_rght_rgb[8]
.sym 33675 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 33714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 33718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 33763 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 33769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 33770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 33772 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 33773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[10]
.sym 33775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 33815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 33816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 33817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 33818 led_blink_rght_rgb[8]
.sym 33819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33820 led_blink_rght_rgb[10]
.sym 33822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 33863 $PACKER_VCC_NET
.sym 33869 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 33880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 33917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 33918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 33921 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 33923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 33961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 33965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33970 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 33971 $PACKER_VCC_NET
.sym 33972 motor_dps_left[11]
.sym 33976 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 34019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 34020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[2]
.sym 34021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[0]
.sym 34022 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[1]
.sym 34023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][1]
.sym 34024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 34025 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 34026 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34064 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 34065 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 34067 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 34075 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 34076 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 34078 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 34079 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 34082 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 34122 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][0]
.sym 34165 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 34173 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 34177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 34181 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 34183 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 34184 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 34185 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 34224 led_blink_left_rgb[9]
.sym 34276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 34279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 34282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 34286 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 34287 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 34325 led_eye_left_rgb[9]
.sym 34326 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34327 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34329 led_eye_left_rgb[19]
.sym 34331 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 34375 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 34381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 34427 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 34434 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 34472 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 34476 led_eye_rght_rgb[9]
.sym 34479 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34482 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 34487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 34490 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 34491 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 34492 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 34533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 34585 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 34633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 34637 led_blink_rght_rgb[18]
.sym 34638 led_blink_rght_rgb[19]
.sym 34688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 34735 led_eye_rght_rgb[18]
.sym 34736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34738 led_eye_rght_rgb[20]
.sym 34740 led_eye_rght_rgb[16]
.sym 34776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 34797 led_blink_rght_rgb[19]
.sym 34835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 34836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 34838 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 34839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 34840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 34841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 34881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34895 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 34896 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 34937 led_blink_rght_rgb[20]
.sym 34938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 34939 led_blink_rght_rgb[1]
.sym 34940 led_blink_rght_rgb[16]
.sym 34979 led_blink_left_rgb[18]
.sym 34980 led_eye_left_rgb[16]
.sym 34981 led_eye_left_rgb[20]
.sym 34990 $PACKER_GND_NET
.sym 34995 led_eye_left_rgb[18]
.sym 35039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 35088 $PACKER_GND_NET
.sym 36105 motor_dps_left[14]
.sym 36271 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 36385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 36437 motor_dps_left[14]
.sym 36442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 36443 motor_dps_left[15]
.sym 36456 motor_dps_left[15]
.sym 36486 motor_dps_left[14]
.sym 36494 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 36495 clk$SB_IO_IN_$glb_clk
.sym 36496 rst$SB_IO_IN_$glb_sr
.sym 36531 $PACKER_GND_NET
.sym 36549 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 36556 led_eye_rght_rgb[15]
.sym 36559 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36560 led_eye_rght_rgb[13]
.sym 36567 led_eye_rght_rgb[14]
.sym 36570 $nextpnr_ICESTORM_LC_13$O
.sym 36573 led_eye_rght_rgb[13]
.sym 36576 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 36578 led_eye_rght_rgb[14]
.sym 36584 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36585 led_eye_rght_rgb[15]
.sym 36586 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 36602 led_eye_rght_rgb[14]
.sym 36603 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36604 led_eye_rght_rgb[13]
.sym 36609 led_eye_rght_rgb[13]
.sym 36610 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36617 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 36618 clk$SB_IO_IN_$glb_clk
.sym 36619 rst$SB_IO_IN_$glb_sr
.sym 36645 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36651 led_eye_rght_rgb[14]
.sym 36653 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 36663 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 36666 led_eye_rght_rgb[14]
.sym 36671 led_eye_rght_rgb[15]
.sym 36675 led_eye_rght_rgb[13]
.sym 36688 led_eye_rght_rgb[8]
.sym 36691 $PACKER_GND_NET
.sym 36707 led_eye_rght_rgb[15]
.sym 36714 $PACKER_GND_NET
.sym 36718 led_eye_rght_rgb[8]
.sym 36724 led_eye_rght_rgb[13]
.sym 36733 led_eye_rght_rgb[14]
.sym 36740 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 36741 clk$SB_IO_IN_$glb_clk
.sym 36742 rst$SB_IO_IN_$glb_sr
.sym 36743 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36744 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 36747 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 36749 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 36750 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 36767 $PACKER_VCC_NET
.sym 36770 motor_dps_left[6]
.sym 36774 motor_dps_left[5]
.sym 36777 led_eye_rght_rgb[10]
.sym 36778 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 36785 $PACKER_VCC_NET
.sym 36786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 36788 led_eye_rght_rgb[13]
.sym 36789 led_eye_rght_rgb[12]
.sym 36795 led_eye_rght_rgb[8]
.sym 36796 led_eye_rght_rgb[15]
.sym 36798 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36800 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36802 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 36803 led_eye_rght_rgb[10]
.sym 36806 led_eye_rght_rgb[11]
.sym 36808 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36810 led_eye_rght_rgb[9]
.sym 36811 led_eye_rght_rgb[14]
.sym 36814 motor_dps_rght[11]
.sym 36815 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36817 led_eye_rght_rgb[11]
.sym 36818 led_eye_rght_rgb[15]
.sym 36819 led_eye_rght_rgb[14]
.sym 36820 led_eye_rght_rgb[12]
.sym 36831 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 36832 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 36844 motor_dps_rght[11]
.sym 36847 $PACKER_VCC_NET
.sym 36853 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36854 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36855 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36859 led_eye_rght_rgb[9]
.sym 36860 led_eye_rght_rgb[8]
.sym 36861 led_eye_rght_rgb[10]
.sym 36862 led_eye_rght_rgb[13]
.sym 36863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 36864 clk$SB_IO_IN_$glb_clk
.sym 36865 rst$SB_IO_IN_$glb_sr
.sym 36869 led_eye_rght_rgb[10]
.sym 36872 led_eye_rght_rgb[11]
.sym 36882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 36894 led_eye_rght_rgb[12]
.sym 36909 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 36922 motor_dps_left[6]
.sym 36924 motor_dps_left[5]
.sym 36925 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 36947 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 36948 motor_dps_left[5]
.sym 36952 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 36982 motor_dps_left[5]
.sym 36983 motor_dps_left[6]
.sym 36985 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 36986 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 36987 clk$SB_IO_IN_$glb_clk
.sym 36988 rst$SB_IO_IN_$glb_sr
.sym 37021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 37022 $PACKER_GND_NET
.sym 37031 motor_dps_left[5]
.sym 37032 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 37036 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37037 motor_dps_left[6]
.sym 37042 motor_dps_left[9]
.sym 37044 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37048 motor_dps_left[7]
.sym 37049 motor_dps_left[8]
.sym 37053 motor_dps_left[12]
.sym 37059 motor_dps_left[10]
.sym 37060 motor_dps_left[11]
.sym 37062 $nextpnr_ICESTORM_LC_14$O
.sym 37064 motor_dps_left[5]
.sym 37068 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 37071 motor_dps_left[6]
.sym 37074 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 37075 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37077 motor_dps_left[7]
.sym 37078 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 37080 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 37081 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37083 motor_dps_left[8]
.sym 37084 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 37086 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 37087 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37088 motor_dps_left[9]
.sym 37090 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 37092 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 37093 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37094 motor_dps_left[10]
.sym 37096 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 37098 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 37099 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37100 motor_dps_left[11]
.sym 37102 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 37104 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 37105 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37107 motor_dps_left[12]
.sym 37108 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 37109 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 37110 clk$SB_IO_IN_$glb_clk
.sym 37111 rst$SB_IO_IN_$glb_sr
.sym 37139 motor_dps_left[8]
.sym 37141 motor_dps_left[9]
.sym 37145 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 37146 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37148 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 37153 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37155 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 37163 motor_dps_left[7]
.sym 37170 motor_dps_left[14]
.sym 37172 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37177 motor_dps_left[13]
.sym 37179 motor_dps_left[15]
.sym 37185 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 37186 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37187 motor_dps_left[13]
.sym 37189 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 37191 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 37192 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37194 motor_dps_left[14]
.sym 37195 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 37199 motor_dps_left[15]
.sym 37200 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 37201 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 37211 motor_dps_left[7]
.sym 37232 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 37233 clk$SB_IO_IN_$glb_clk
.sym 37234 rst$SB_IO_IN_$glb_sr
.sym 37251 motor_dps_left[14]
.sym 37259 $PACKER_VCC_NET
.sym 37265 led_eye_rght_rgb[10]
.sym 37286 motor_dps_left[10]
.sym 37287 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 37295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 37334 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 37336 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37341 motor_dps_left[10]
.sym 37351 motor_dps_left[10]
.sym 37355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 37356 clk$SB_IO_IN_$glb_clk
.sym 37357 rst$SB_IO_IN_$glb_sr
.sym 37364 $PACKER_VCC_NET
.sym 37365 led_eye_left_rgb[8]
.sym 37383 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 37384 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 37385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 37386 led_eye_rght_rgb[12]
.sym 37387 $PACKER_VCC_NET
.sym 37388 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 37401 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 37402 led_eye_rght_rgb[8]
.sym 37425 led_eye_rght_rgb[10]
.sym 37440 led_eye_rght_rgb[8]
.sym 37464 led_eye_rght_rgb[10]
.sym 37478 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 37479 clk$SB_IO_IN_$glb_clk
.sym 37480 rst$SB_IO_IN_$glb_sr
.sym 37485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 37487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37494 $PACKER_VCC_NET
.sym 37497 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 37506 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 37508 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 37509 $PACKER_GND_NET
.sym 37513 $PACKER_GND_NET
.sym 37525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37527 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37531 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37533 led_blink_rght_rgb[8]
.sym 37534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37535 led_blink_rght_rgb[10]
.sym 37536 led_eye_rght_rgb[8]
.sym 37537 led_eye_rght_rgb[10]
.sym 37539 $PACKER_GND_NET
.sym 37544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37549 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 37551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37556 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37561 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37562 led_blink_rght_rgb[10]
.sym 37563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37564 led_eye_rght_rgb[10]
.sym 37567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37575 $PACKER_GND_NET
.sym 37579 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37582 led_eye_rght_rgb[8]
.sym 37587 $PACKER_GND_NET
.sym 37597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37598 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37600 led_blink_rght_rgb[8]
.sym 37601 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 37602 clk$SB_IO_IN_$glb_clk
.sym 37603 rst$SB_IO_IN_$glb_sr
.sym 37604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 37609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 37616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 37621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37623 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 37634 motor_dps_left[9]
.sym 37637 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 37647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 37648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 37651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 37652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[10]
.sym 37654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 37655 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 37657 $PACKER_VCC_NET
.sym 37661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 37665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 37667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37673 $PACKER_GND_NET
.sym 37675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 37679 $PACKER_GND_NET
.sym 37686 $PACKER_VCC_NET
.sym 37702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 37703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 37704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 37705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 37715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 37716 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 37721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 37722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[10]
.sym 37723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 37725 clk$SB_IO_IN_$glb_clk
.sym 37726 rst$SB_IO_IN_$glb_sr
.sym 37728 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 37730 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 37741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 37742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 37751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 37759 $PACKER_VCC_NET
.sym 37760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 37768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 37773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 37776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 37777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 37783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 37787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 37788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 37790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 37792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 37798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 37801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 37802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 37803 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 37804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 37807 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37808 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 37813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 37814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 37815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 37820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 37822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 37825 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 37828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 37832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 37834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 37838 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 37839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 37843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 37844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 37845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 37848 clk$SB_IO_IN_$glb_clk
.sym 37849 rst$SB_IO_IN_$glb_sr
.sym 37857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 37870 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 37874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 37876 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 37878 led_eye_rght_rgb[12]
.sym 37881 led_blink_left_rgb[9]
.sym 37884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 37893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37902 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 37903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 37908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37930 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 37931 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 37932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 37970 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37971 clk$SB_IO_IN_$glb_clk
.sym 37972 rst$SB_IO_IN_$glb_sr
.sym 37973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 37987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37990 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 38002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 38005 $PACKER_GND_NET
.sym 38016 $PACKER_GND_NET
.sym 38025 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 38054 $PACKER_GND_NET
.sym 38093 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 38094 clk$SB_IO_IN_$glb_clk
.sym 38095 rst$SB_IO_IN_$glb_sr
.sym 38096 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 38097 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 38100 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 38130 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 38137 led_eye_rght_rgb[9]
.sym 38138 led_blink_left_rgb[9]
.sym 38142 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38143 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 38144 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 38146 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38148 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 38154 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38155 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38159 led_blink_rght_rgb[9]
.sym 38161 led_eye_left_rgb[9]
.sym 38162 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38163 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38165 $PACKER_GND_NET
.sym 38173 $PACKER_GND_NET
.sym 38176 led_eye_left_rgb[9]
.sym 38177 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38178 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38179 led_blink_rght_rgb[9]
.sym 38182 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38183 led_blink_left_rgb[9]
.sym 38184 led_eye_rght_rgb[9]
.sym 38185 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38195 $PACKER_GND_NET
.sym 38206 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38207 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38208 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 38209 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 38212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38215 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38216 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 38217 clk$SB_IO_IN_$glb_clk
.sym 38218 rst$SB_IO_IN_$glb_sr
.sym 38225 led_blink_rght_rgb[9]
.sym 38238 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 38247 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 38248 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38253 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38268 led_eye_left_rgb[9]
.sym 38271 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 38272 led_eye_left_rgb[19]
.sym 38294 led_eye_left_rgb[19]
.sym 38335 led_eye_left_rgb[9]
.sym 38339 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 38340 clk$SB_IO_IN_$glb_clk
.sym 38341 rst$SB_IO_IN_$glb_sr
.sym 38345 led_eye_rght_rgb[19]
.sym 38366 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38394 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 38410 led_eye_rght_rgb[19]
.sym 38440 led_eye_rght_rgb[19]
.sym 38462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 38463 clk$SB_IO_IN_$glb_clk
.sym 38464 rst$SB_IO_IN_$glb_sr
.sym 38466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 38489 $PACKER_GND_NET
.sym 38493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 38498 led_eye_rght_rgb[18]
.sym 38507 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38508 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38510 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 38518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 38526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38532 $PACKER_GND_NET
.sym 38551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 38552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38554 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 38576 $PACKER_GND_NET
.sym 38583 $PACKER_GND_NET
.sym 38585 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38586 clk$SB_IO_IN_$glb_clk
.sym 38587 rst$SB_IO_IN_$glb_sr
.sym 38588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 38594 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 38608 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 38609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 38622 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38638 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38640 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 38644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38648 led_blink_left_rgb[16]
.sym 38649 $PACKER_GND_NET
.sym 38652 led_eye_rght_rgb[16]
.sym 38676 $PACKER_GND_NET
.sym 38680 led_blink_left_rgb[16]
.sym 38681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38682 led_eye_rght_rgb[16]
.sym 38683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38693 $PACKER_GND_NET
.sym 38705 $PACKER_GND_NET
.sym 38708 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 38709 clk$SB_IO_IN_$glb_clk
.sym 38710 rst$SB_IO_IN_$glb_sr
.sym 38714 led_blink_left_rgb[16]
.sym 38715 led_blink_left_rgb[18]
.sym 38732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 38741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 38753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 38754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 38755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38756 led_eye_left_rgb[16]
.sym 38761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 38763 led_blink_rght_rgb[16]
.sym 38764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 38767 led_eye_left_rgb[20]
.sym 38768 led_eye_left_rgb[18]
.sym 38770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 38782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38787 led_eye_left_rgb[16]
.sym 38791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38806 led_eye_left_rgb[20]
.sym 38809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 38810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 38811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 38815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 38816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 38817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38821 led_eye_left_rgb[16]
.sym 38822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38823 led_blink_rght_rgb[16]
.sym 38824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38830 led_eye_left_rgb[18]
.sym 38831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 38832 clk$SB_IO_IN_$glb_clk
.sym 38833 rst$SB_IO_IN_$glb_sr
.sym 38837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 38852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38860 led_blink_left_rgb[16]
.sym 38875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 38877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38883 $PACKER_GND_NET
.sym 38886 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 38901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38911 $PACKER_GND_NET
.sym 38914 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 38916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 38917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38923 $PACKER_GND_NET
.sym 38926 $PACKER_GND_NET
.sym 38954 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38955 clk$SB_IO_IN_$glb_clk
.sym 38956 rst$SB_IO_IN_$glb_sr
.sym 39020 led_blink_left_rgb[16]
.sym 39031 led_blink_left_rgb[16]
.sym 39077 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 39078 clk$SB_IO_IN_$glb_clk
.sym 39079 rst$SB_IO_IN_$glb_sr
.sym 40604 led_eye_rght_rgb[9]
.sym 40609 $PACKER_GND_NET
.sym 40722 $PACKER_GND_NET
.sym 40739 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 40740 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 40742 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 40744 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40745 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 40750 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 40751 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 40752 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 40766 $PACKER_VCC_NET
.sym 40770 $nextpnr_ICESTORM_LC_26$O
.sym 40773 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 40776 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 40779 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 40782 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 40784 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 40788 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 40791 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 40794 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 40796 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 40800 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 40802 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 40806 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 40808 $PACKER_VCC_NET
.sym 40809 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40812 $nextpnr_ICESTORM_LC_27$I3
.sym 40814 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 40853 $PACKER_GND_NET
.sym 40856 $nextpnr_ICESTORM_LC_27$I3
.sym 40872 led_eye_rght_rgb[10]
.sym 40875 led_eye_rght_rgb[11]
.sym 40876 led_eye_rght_rgb[9]
.sym 40885 led_eye_rght_rgb[12]
.sym 40897 $nextpnr_ICESTORM_LC_27$I3
.sym 40903 led_eye_rght_rgb[9]
.sym 40920 led_eye_rght_rgb[10]
.sym 40933 led_eye_rght_rgb[11]
.sym 40938 led_eye_rght_rgb[12]
.sym 40966 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 40974 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 40992 $PACKER_GND_NET
.sym 41002 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 41035 $PACKER_GND_NET
.sym 41054 $PACKER_GND_NET
.sym 41063 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 41064 clk$SB_IO_IN_$glb_clk
.sym 41065 rst$SB_IO_IN_$glb_sr
.sym 41095 led_eye_rght_rgb[9]
.sym 41099 led_eye_rght_rgb[11]
.sym 41221 $PACKER_GND_NET
.sym 41329 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 41345 motor_dps_rght[9]
.sym 41461 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 41466 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 41493 $PACKER_GND_NET
.sym 41503 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 41553 $PACKER_GND_NET
.sym 41555 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 41556 clk$SB_IO_IN_$glb_clk
.sym 41557 rst$SB_IO_IN_$glb_sr
.sym 41561 led_blink_left_rgb[8]
.sym 41587 led_eye_rght_rgb[9]
.sym 41589 $PACKER_GND_NET
.sym 41592 led_eye_rght_rgb[11]
.sym 41606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 41610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 41614 led_eye_left_rgb[8]
.sym 41618 led_blink_left_rgb[8]
.sym 41619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41658 led_eye_left_rgb[8]
.sym 41668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 41670 led_eye_left_rgb[8]
.sym 41671 led_blink_left_rgb[8]
.sym 41678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 41679 clk$SB_IO_IN_$glb_clk
.sym 41680 rst$SB_IO_IN_$glb_sr
.sym 41683 led_blink_left_rgb[10]
.sym 41707 led_blink_left_rgb[8]
.sym 41713 $PACKER_GND_NET
.sym 41743 led_blink_rght_rgb[10]
.sym 41749 led_blink_rght_rgb[8]
.sym 41758 led_blink_rght_rgb[10]
.sym 41788 led_blink_rght_rgb[8]
.sym 41801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 41802 clk$SB_IO_IN_$glb_clk
.sym 41803 rst$SB_IO_IN_$glb_sr
.sym 41806 led_eye_rght_rgb[9]
.sym 41824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 41830 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 41837 motor_dps_rght[9]
.sym 41855 led_blink_left_rgb[10]
.sym 41867 led_blink_left_rgb[8]
.sym 41886 led_blink_left_rgb[10]
.sym 41899 led_blink_left_rgb[8]
.sym 41924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 41925 clk$SB_IO_IN_$glb_clk
.sym 41926 rst$SB_IO_IN_$glb_sr
.sym 41943 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 41951 led_eye_rght_rgb[9]
.sym 41956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 41958 motor_dps_rght[11]
.sym 41979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 41997 motor_dps_rght[9]
.sym 42044 motor_dps_rght[9]
.sym 42047 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 42048 clk$SB_IO_IN_$glb_clk
.sym 42049 rst$SB_IO_IN_$glb_sr
.sym 42077 led_eye_rght_rgb[11]
.sym 42085 $PACKER_GND_NET
.sym 42102 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 42118 motor_dps_rght[11]
.sym 42124 motor_dps_rght[11]
.sym 42170 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 42171 clk$SB_IO_IN_$glb_clk
.sym 42172 rst$SB_IO_IN_$glb_sr
.sym 42180 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 42205 $PACKER_GND_NET
.sym 42219 led_eye_rght_rgb[12]
.sym 42223 led_eye_rght_rgb[9]
.sym 42225 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 42237 led_eye_rght_rgb[11]
.sym 42250 led_eye_rght_rgb[11]
.sym 42255 led_eye_rght_rgb[12]
.sym 42271 led_eye_rght_rgb[9]
.sym 42293 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 42294 clk$SB_IO_IN_$glb_clk
.sym 42295 rst$SB_IO_IN_$glb_sr
.sym 42299 led_blink_left_rgb[19]
.sym 42322 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 42348 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 42365 $PACKER_GND_NET
.sym 42407 $PACKER_GND_NET
.sym 42416 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 42417 clk$SB_IO_IN_$glb_clk
.sym 42418 rst$SB_IO_IN_$glb_sr
.sym 42434 led_blink_left_rgb[19]
.sym 42439 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 42450 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 42471 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 42477 $PACKER_GND_NET
.sym 42513 $PACKER_GND_NET
.sym 42539 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 42540 clk$SB_IO_IN_$glb_clk
.sym 42541 rst$SB_IO_IN_$glb_sr
.sym 42544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 42586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 42612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 42623 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 42624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 42662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 42663 clk$SB_IO_IN_$glb_clk
.sym 42664 rst$SB_IO_IN_$glb_sr
.sym 42689 $PACKER_GND_NET
.sym 42695 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 42698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 42708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 42711 led_eye_rght_rgb[20]
.sym 42713 led_eye_rght_rgb[16]
.sym 42740 led_eye_rght_rgb[20]
.sym 42776 led_eye_rght_rgb[16]
.sym 42785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 42786 clk$SB_IO_IN_$glb_clk
.sym 42787 rst$SB_IO_IN_$glb_sr
.sym 42790 led_eye_left_rgb[16]
.sym 42794 $PACKER_GND_NET
.sym 42817 $PACKER_GND_NET
.sym 42831 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 42859 $PACKER_GND_NET
.sym 42880 $PACKER_GND_NET
.sym 42889 $PACKER_GND_NET
.sym 42908 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 42909 clk$SB_IO_IN_$glb_clk
.sym 42910 rst$SB_IO_IN_$glb_sr
.sym 42924 $PACKER_GND_NET
.sym 42927 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 42955 led_blink_rght_rgb[16]
.sym 43003 led_blink_rght_rgb[16]
.sym 43031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 43032 clk$SB_IO_IN_$glb_clk
.sym 43033 rst$SB_IO_IN_$glb_sr
.sym 44785 $PACKER_GND_NET
.sym 45170 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 45670 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 45687 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 45696 $PACKER_GND_NET
.sym 45730 $PACKER_GND_NET
.sym 45755 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 45756 clk$SB_IO_IN_$glb_clk
.sym 45757 rst$SB_IO_IN_$glb_sr
.sym 45810 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 45816 $PACKER_GND_NET
.sym 45845 $PACKER_GND_NET
.sym 45878 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 45879 clk$SB_IO_IN_$glb_clk
.sym 45880 rst$SB_IO_IN_$glb_sr
.sym 45926 $PACKER_GND_NET
.sym 45940 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 45967 $PACKER_GND_NET
.sym 46001 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 46002 clk$SB_IO_IN_$glb_clk
.sym 46003 rst$SB_IO_IN_$glb_sr
.sym 46029 led_eye_rght_rgb[9]
.sym 46261 $PACKER_GND_NET
.sym 46321 led_blink_rght_rgb[9]
.sym 46368 led_blink_rght_rgb[9]
.sym 46370 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 46371 clk$SB_IO_IN_$glb_clk
.sym 46372 rst$SB_IO_IN_$glb_sr
.sym 46418 $PACKER_GND_NET
.sym 46425 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 46468 $PACKER_GND_NET
.sym 46493 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 46494 clk$SB_IO_IN_$glb_clk
.sym 46495 rst$SB_IO_IN_$glb_sr
.sym 46523 led_blink_left_rgb[19]
.sym 46683 led_blink_left_rgb[19]
.sym 46706 led_blink_left_rgb[19]
.sym 46739 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 46740 clk$SB_IO_IN_$glb_clk
.sym 46741 rst$SB_IO_IN_$glb_sr
.sym 46767 $PACKER_GND_NET
.sym 46908 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 46936 $PACKER_GND_NET
.sym 46952 $PACKER_GND_NET
.sym 46985 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 46986 clk$SB_IO_IN_$glb_clk
.sym 46987 rst$SB_IO_IN_$glb_sr
.sym 52186 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 52558 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 52831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 54305 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 54805 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 56507 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 57138 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 60675 clk$SB_IO_IN
.sym 64546 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 64599 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 64612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 64659 clk$SB_IO_IN
.sym 68492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 68672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 68676 clk$SB_IO_IN
.sym 68700 clk$SB_IO_IN
.sym 72723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 72745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 74550 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 114652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 131335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 134647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 134681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 134699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 135182 $PACKER_VCC_NET
.sym 135207 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 135210 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135212 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 135213 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 135214 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135216 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 135217 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 135218 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135220 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 135221 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 135222 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135224 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 135225 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 135226 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135228 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 135229 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 135230 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135232 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 135233 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 135234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135236 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 135237 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 135238 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135240 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 135241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 135242 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135244 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 135245 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 135246 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135248 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 135249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 135250 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135252 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 135253 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 135254 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135256 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 135257 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 135258 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135260 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 135261 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 135262 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135264 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 135265 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 135266 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135268 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 135269 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 135270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135272 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 135273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 135274 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135276 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 135277 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 135278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 135281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 135282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 135285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 135286 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135288 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 135289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 135290 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 135293 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 135294 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 135297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 135298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135300 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 135301 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 135302 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 135305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 135306 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135308 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 135309 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[25]
.sym 135310 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 135313 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[26]
.sym 135314 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135316 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 135317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[27]
.sym 135319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 135321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[28]
.sym 135322 btn2_rg1
.sym 135328 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 135329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 135330 btn2$SB_IO_IN
.sym 135335 led_eye_left_rgb[5]
.sym 135340 led_eye_left_rgb[6]
.sym 135343 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 135344 led_eye_left_rgb[7]
.sym 135345 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I3[2]
.sym 135348 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 135349 led_eye_left_rgb[5]
.sym 135350 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 135352 led_eye_left_rgb[6]
.sym 135353 led_eye_left_rgb[5]
.sym 135363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 135364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 135365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135367 led_blink_rght_rgb[21]
.sym 135370 led_blink_rght_rgb[7]
.sym 135372 led_blink_rght_rgb[22]
.sym 135373 led_blink_rght_rgb[21]
.sym 135375 led_blink_rght_rgb[7]
.sym 135376 led_blink_rght_rgb[23]
.sym 135377 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135388 led_blink_rght_rgb[21]
.sym 135389 led_blink_rght_rgb[7]
.sym 135398 $PACKER_GND_NET
.sym 135405 led_eye_left_rgb[0]
.sym 135409 led_eye_left_rgb[5]
.sym 135410 led_eye_left_rgb[6]
.sym 135411 led_eye_left_rgb[7]
.sym 135412 led_eye_left_rgb[4]
.sym 135413 led_eye_left_rgb[3]
.sym 135414 $PACKER_GND_NET
.sym 135418 $PACKER_GND_NET
.sym 135425 led_eye_left_rgb[7]
.sym 135429 led_eye_left_rgb[6]
.sym 135431 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 135436 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 135440 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135444 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135448 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135452 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135455 $PACKER_VCC_NET
.sym 135456 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135460 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135465 $nextpnr_ICESTORM_LC_25$I3
.sym 135471 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135472 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135473 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135478 $PACKER_GND_NET
.sym 135482 led_eye_left_rgb[2]
.sym 135483 led_eye_left_rgb[1]
.sym 135484 led_eye_left_rgb[0]
.sym 135485 led_eye_left_rgb[5]
.sym 135489 led_eye_left_rgb[1]
.sym 135522 $PACKER_GND_NET
.sym 135526 led_eye_left_rgb[17]
.sym 135535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 135536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 135537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 135558 $PACKER_GND_NET
.sym 135562 $PACKER_GND_NET
.sym 135566 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][3]
.sym 135567 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][3]
.sym 135569 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135574 $PACKER_GND_NET
.sym 135578 $PACKER_GND_NET
.sym 135586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][1]
.sym 135587 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][1]
.sym 135589 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135598 $PACKER_GND_NET
.sym 135602 $PACKER_GND_NET
.sym 135606 $PACKER_GND_NET
.sym 135610 $PACKER_GND_NET
.sym 135614 $PACKER_GND_NET
.sym 135618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][1]
.sym 135619 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][1]
.sym 135621 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135622 $PACKER_GND_NET
.sym 135626 $PACKER_GND_NET
.sym 135630 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][4]
.sym 135631 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135632 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][4]
.sym 135633 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 135635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135636 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][4]
.sym 135638 $PACKER_GND_NET
.sym 135642 $PACKER_GND_NET
.sym 135646 $PACKER_GND_NET
.sym 135650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][4]
.sym 135651 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135652 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][4]
.sym 135654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][1]
.sym 135655 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135656 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][1]
.sym 135657 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135658 $PACKER_GND_NET
.sym 135662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 135664 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][1]
.sym 135666 $PACKER_GND_NET
.sym 135672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][4]
.sym 135673 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135674 $PACKER_GND_NET
.sym 135678 $PACKER_GND_NET
.sym 135682 $PACKER_GND_NET
.sym 135686 $PACKER_GND_NET
.sym 135694 $PACKER_GND_NET
.sym 135701 rst$SB_IO_IN
.sym 135704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][5]
.sym 135705 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135706 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][5]
.sym 135707 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135708 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][5]
.sym 135710 $PACKER_GND_NET
.sym 135714 $PACKER_GND_NET
.sym 135719 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135720 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135721 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135722 $PACKER_GND_NET
.sym 135726 $PACKER_GND_NET
.sym 135730 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][7]
.sym 135731 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][7]
.sym 135733 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135734 $PACKER_GND_NET
.sym 135738 $PACKER_GND_NET
.sym 135743 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135744 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][7]
.sym 135747 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135748 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][7]
.sym 135751 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135752 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][7]
.sym 135758 $PACKER_GND_NET
.sym 135766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][7]
.sym 135767 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][7]
.sym 135769 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135770 $PACKER_GND_NET
.sym 135774 $PACKER_GND_NET
.sym 135778 $PACKER_GND_NET
.sym 135786 $PACKER_GND_NET
.sym 135790 $PACKER_GND_NET
.sym 135794 $PACKER_GND_NET
.sym 135799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135800 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][0]
.sym 135806 $PACKER_GND_NET
.sym 135810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][0]
.sym 135811 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][0]
.sym 135813 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 135820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 135821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 135822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 135823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 135824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[2]
.sym 135825 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135827 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 135828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 135829 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 135830 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 135831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 135832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 135833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 135836 rst$SB_IO_IN
.sym 135837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 135839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[2]
.sym 135840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[1]
.sym 135841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.bit_cnt[0]
.sym 135844 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 135845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 135847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 135850 spi_ss_n_SB_LUT4_I3_O
.sym 135852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[1]
.sym 135853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 135854 spi_ss_n_SB_LUT4_I3_O
.sym 135856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[2]
.sym 135857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 135859 spi_ss_n_SB_LUT4_I3_O
.sym 135860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[3]
.sym 135861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 135862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[3]
.sym 135863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[1]
.sym 135864 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 135865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[2]
.sym 135868 spi_ss_n_SB_LUT4_I3_I2
.sym 135869 spi_ss_n$SB_IO_OUT
.sym 135872 spi_ss_n_SB_LUT4_I3_O
.sym 135873 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_clk[0]
.sym 135874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 135875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 135876 spi_ss_n_SB_LUT4_I3_I2
.sym 135877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 135886 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 135887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 135888 rst$SB_IO_IN
.sym 135889 spi_ss_n_SB_LUT4_I3_I2
.sym 135890 rst$SB_IO_IN
.sym 135891 spi_ss_n_SB_LUT4_I3_I2
.sym 135892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 135893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 135902 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 135903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 135904 spi_ss_n_SB_LUT4_I3_I2
.sym 135905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 135916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 135917 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 135930 miso_i$SB_IO_IN
.sym 135941 rst$SB_IO_IN
.sym 135973 sclk_o$SB_IO_OUT
.sym 136199 cnt_rg[0]
.sym 136202 puls_btn2_SB_LUT4_I3_I2
.sym 136204 cnt_rg[1]
.sym 136205 cnt_rg[0]
.sym 136206 puls_btn2_SB_LUT4_I3_I2
.sym 136208 cnt_rg[2]
.sym 136209 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 136211 puls_btn2_SB_LUT4_I3_I2
.sym 136212 cnt_rg[3]
.sym 136213 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[3]
.sym 136230 led_blink_rght_rgb[13]
.sym 136234 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[8]
.sym 136235 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[7]
.sym 136236 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[6]
.sym 136237 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136241 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 136242 led_blink_rght_rgb[7]
.sym 136249 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 136250 led_blink_rght_rgb[5]
.sym 136254 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[5]
.sym 136255 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[4]
.sym 136256 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[1]
.sym 136257 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[0]
.sym 136262 motor_dps_rght[7]
.sym 136266 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[12]
.sym 136267 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[11]
.sym 136268 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[10]
.sym 136269 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[9]
.sym 136270 motor_dps_rght[6]
.sym 136279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[3]
.sym 136281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[2]
.sym 136282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[16]
.sym 136283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[15]
.sym 136284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[14]
.sym 136285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[13]
.sym 136295 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 136296 cnt_rg[0]
.sym 136297 cnt_rg[1]
.sym 136298 led_eye_left_rgb[7]
.sym 136303 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136310 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[24]
.sym 136311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[23]
.sym 136312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[22]
.sym 136313 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[21]
.sym 136314 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[20]
.sym 136315 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[19]
.sym 136316 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[18]
.sym 136317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[17]
.sym 136319 cnt_rg[1]
.sym 136320 cnt_rg[0]
.sym 136321 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 136322 led_eye_left_rgb[5]
.sym 136327 led_blink_left_rgb[21]
.sym 136330 led_blink_left_rgb[23]
.sym 136332 led_blink_left_rgb[22]
.sym 136333 led_blink_left_rgb[21]
.sym 136336 led_blink_left_rgb[23]
.sym 136337 led_blink_left_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 136338 led_blink_rght_rgb[5]
.sym 136339 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136341 led_eye_left_rgb[5]
.sym 136342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136346 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[28]
.sym 136347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[27]
.sym 136348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[26]
.sym 136349 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_var[25]
.sym 136352 led_blink_left_rgb[21]
.sym 136353 led_blink_left_rgb[23]
.sym 136356 btn2_rg1
.sym 136357 btn2_rg2
.sym 136359 led_blink_rght_rgb[5]
.sym 136362 led_blink_rght_rgb[7]
.sym 136364 led_blink_rght_rgb[6]
.sym 136365 led_blink_rght_rgb[5]
.sym 136368 led_blink_rght_rgb[7]
.sym 136369 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_4_I3[2]
.sym 136376 led_blink_rght_rgb[5]
.sym 136377 led_blink_rght_rgb[7]
.sym 136388 led_blink_rght_rgb[13]
.sym 136389 led_blink_rght_rgb[7]
.sym 136390 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 136391 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 136392 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136393 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 136395 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 136396 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 136397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 136398 led_blink_left_rgb[23]
.sym 136399 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 136400 led_eye_rght_rgb[23]
.sym 136401 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136402 led_blink_rght_rgb[23]
.sym 136403 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136404 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136405 led_eye_left_rgb[23]
.sym 136406 led_blink_left_rgb[21]
.sym 136412 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136413 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136414 led_blink_left_rgb[23]
.sym 136418 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 136419 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136421 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 136422 led_eye_left_rgb[0]
.sym 136426 led_eye_left_rgb[23]
.sym 136433 led_eye_left_rgb[0]
.sym 136434 led_eye_left_rgb[22]
.sym 136442 led_eye_left_rgb[21]
.sym 136450 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 136451 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 136452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136453 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 136456 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136461 led_eye_left_rgb[4]
.sym 136464 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 136465 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 136466 $PACKER_GND_NET
.sym 136471 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 136472 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 136473 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 136477 led_eye_left_rgb[2]
.sym 136481 led_eye_left_rgb[3]
.sym 136482 led_blink_left_rgb[21]
.sym 136483 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 136484 led_eye_left_rgb[21]
.sym 136485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136486 $PACKER_GND_NET
.sym 136490 $PACKER_GND_NET
.sym 136498 led_blink_rght_rgb[21]
.sym 136499 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136500 led_eye_rght_rgb[21]
.sym 136501 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136506 $PACKER_GND_NET
.sym 136510 $PACKER_GND_NET
.sym 136518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 136520 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136521 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 136522 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 136523 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 136525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136527 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 136528 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 136535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 136538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136543 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136550 led_blink_rght_rgb[21]
.sym 136555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136556 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136558 led_blink_rght_rgb[17]
.sym 136563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136566 led_blink_rght_rgb[3]
.sym 136570 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136574 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136577 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136579 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[1]
.sym 136580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[0]
.sym 136581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state[2]
.sym 136582 $PACKER_GND_NET
.sym 136586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136590 $PACKER_GND_NET
.sym 136594 $PACKER_GND_NET
.sym 136598 $PACKER_GND_NET
.sym 136602 $PACKER_GND_NET
.sym 136606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][3]
.sym 136607 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136608 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][3]
.sym 136610 $PACKER_GND_NET
.sym 136614 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][7]
.sym 136615 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136616 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][7]
.sym 136618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][1]
.sym 136619 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136620 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][1]
.sym 136623 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136624 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][7]
.sym 136626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][4]
.sym 136627 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136628 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136629 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][4]
.sym 136630 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 136631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 136632 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 136633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 136634 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136635 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136636 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136638 $PACKER_GND_NET
.sym 136642 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 136643 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 136644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 136645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 136646 $PACKER_GND_NET
.sym 136650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 136651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 136652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 136653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][4]
.sym 136654 $PACKER_GND_NET
.sym 136658 $PACKER_GND_NET
.sym 136662 $PACKER_GND_NET
.sym 136666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][4]
.sym 136675 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][4]
.sym 136677 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 136683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 136684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 136685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 136686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 136687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 136688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136689 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 136690 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 136691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 136692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 136693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 136694 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136695 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 136696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136697 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[3]
.sym 136698 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136699 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 136700 mosi_o$SB_IO_OUT
.sym 136701 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136702 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136703 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[3]
.sym 136704 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 136705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136706 mosi_o_SB_LUT4_I2_O
.sym 136707 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 136708 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 136709 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 136710 $PACKER_GND_NET
.sym 136716 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 136718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 136719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 136720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][4]
.sym 136721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][4]
.sym 136729 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136730 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136731 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 136732 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 136733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136736 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136737 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][5]
.sym 136738 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][5]
.sym 136739 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136740 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][5]
.sym 136742 $PACKER_GND_NET
.sym 136746 $PACKER_GND_NET
.sym 136750 $PACKER_GND_NET
.sym 136754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 136755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 136756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][4]
.sym 136757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][4]
.sym 136759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][5]
.sym 136765 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136766 $PACKER_GND_NET
.sym 136772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 136773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 136777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 136780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 136781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 136782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][5]
.sym 136783 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][5]
.sym 136785 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136788 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][5]
.sym 136792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 136793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 136796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 136797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 136798 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136799 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136800 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][5]
.sym 136802 $PACKER_GND_NET
.sym 136806 $PACKER_GND_NET
.sym 136810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136812 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][2]
.sym 136814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136816 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][0]
.sym 136818 $PACKER_GND_NET
.sym 136822 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136823 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r
.sym 136824 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[0]
.sym 136825 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136826 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][2]
.sym 136827 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136828 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136829 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][2]
.sym 136830 $PACKER_GND_NET
.sym 136834 $PACKER_GND_NET
.sym 136839 spi_ss_n_SB_LUT4_I3_I2
.sym 136840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 136841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 136842 $PACKER_GND_NET
.sym 136846 $PACKER_GND_NET
.sym 136850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136852 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][0]
.sym 136854 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][0]
.sym 136855 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][0]
.sym 136857 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 136859 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 136860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 136861 spi_ss_n_SB_LUT4_I3_I2
.sym 136864 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[0]
.sym 136865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state[1]
.sym 136866 $PACKER_GND_NET
.sym 136880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][6]
.sym 136881 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136882 $PACKER_GND_NET
.sym 136888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][0]
.sym 136889 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][6]
.sym 136893 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136900 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][6]
.sym 136918 $PACKER_GND_NET
.sym 136926 $PACKER_GND_NET
.sym 136930 $PACKER_GND_NET
.sym 137223 led_blink_rght_rgb[13]
.sym 137226 led_blink_rght_rgb[7]
.sym 137228 led_blink_rght_rgb[14]
.sym 137229 led_blink_rght_rgb[13]
.sym 137231 led_blink_rght_rgb[7]
.sym 137232 led_blink_rght_rgb[15]
.sym 137233 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_2_I3[2]
.sym 137246 cnt_rg[3]
.sym 137247 cnt_rg[1]
.sym 137248 cnt_rg[2]
.sym 137249 cnt_rg[0]
.sym 137255 puls_btn2_SB_LUT4_I2_O
.sym 137256 cnt_rg[1]
.sym 137257 cnt_rg[0]
.sym 137258 $PACKER_GND_NET
.sym 137264 puls_btn2
.sym 137265 cnt_rg[3]
.sym 137266 $PACKER_GND_NET
.sym 137271 puls_btn2_SB_LUT4_I2_O
.sym 137272 cnt_rg[0]
.sym 137273 cnt_rg[1]
.sym 137274 $PACKER_GND_NET
.sym 137279 cnt_rg[3]
.sym 137280 puls_btn2
.sym 137281 cnt_rg[2]
.sym 137282 $PACKER_GND_NET
.sym 137288 cnt_rg[2]
.sym 137289 puls_btn2_SB_LUT4_I2_1_O
.sym 137290 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 137291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137293 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 137294 $PACKER_GND_NET
.sym 137298 $PACKER_GND_NET
.sym 137302 $PACKER_GND_NET
.sym 137306 puls_btn2_SB_LUT4_I2_1_O
.sym 137307 cnt_rg[1]
.sym 137308 cnt_rg[0]
.sym 137309 cnt_rg[2]
.sym 137310 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 137311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137313 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 137316 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 137317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 137318 led_blink_left_rgb[5]
.sym 137319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137321 led_eye_rght_rgb[5]
.sym 137322 motor_dps_left[5]
.sym 137327 cnt_rg[1]
.sym 137328 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 137329 cnt_rg[0]
.sym 137331 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137333 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 137334 motor_dps_left[6]
.sym 137342 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 137343 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 137346 motor_dps_left[7]
.sym 137350 $PACKER_GND_NET
.sym 137361 led_blink_left_rgb_SB_DFFER_Q_E
.sym 137362 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 137363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 137366 $PACKER_GND_NET
.sym 137372 led_blink_left_rgb[23]
.sym 137373 led_blink_left_rgb_SB_DFFER_Q_E
.sym 137378 $PACKER_GND_NET
.sym 137382 led_eye_rght_rgb[23]
.sym 137386 led_blink_left_rgb[7]
.sym 137387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137388 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137389 led_eye_rght_rgb[7]
.sym 137390 led_eye_rght_rgb[2]
.sym 137394 led_eye_rght_rgb[7]
.sym 137402 led_eye_rght_rgb[6]
.sym 137406 led_eye_rght_rgb[0]
.sym 137410 led_eye_rght_rgb[22]
.sym 137414 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 137415 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137416 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137417 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 137418 led_blink_left_rgb[22]
.sym 137423 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 137424 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 137425 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 137426 led_blink_left_rgb[2]
.sym 137430 led_blink_left_rgb[6]
.sym 137434 led_blink_left_rgb[0]
.sym 137438 led_blink_rght_rgb[7]
.sym 137439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137440 led_eye_left_rgb[7]
.sym 137441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137442 led_blink_rght_rgb[22]
.sym 137443 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137444 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137445 led_blink_left_rgb[22]
.sym 137448 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 137453 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 137454 led_eye_rght_rgb[22]
.sym 137455 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137456 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137457 led_eye_left_rgb[22]
.sym 137458 $PACKER_GND_NET
.sym 137464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 137465 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 137467 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137468 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137469 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 137470 $PACKER_GND_NET
.sym 137474 $PACKER_GND_NET
.sym 137478 $PACKER_GND_NET
.sym 137484 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137486 $PACKER_GND_NET
.sym 137490 led_blink_rght_rgb[0]
.sym 137491 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137492 led_eye_rght_rgb[0]
.sym 137493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137494 $PACKER_GND_NET
.sym 137498 $PACKER_GND_NET
.sym 137502 led_blink_left_rgb[0]
.sym 137503 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137505 led_eye_left_rgb[0]
.sym 137506 led_blink_left_rgb[2]
.sym 137507 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137508 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137509 led_eye_rght_rgb[2]
.sym 137518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg
.sym 137519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 137520 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 137521 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 137522 $PACKER_GND_NET
.sym 137526 $PACKER_GND_NET
.sym 137533 led_eye_left_rgb[2]
.sym 137534 $PACKER_GND_NET
.sym 137538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 137539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 137540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 137541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 137546 $PACKER_GND_NET
.sym 137552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137558 led_blink_left_rgb[3]
.sym 137559 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137561 led_eye_rght_rgb[3]
.sym 137562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 137563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 137564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 137565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 137566 led_blink_left_rgb[17]
.sym 137567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137568 led_eye_rght_rgb[17]
.sym 137569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137570 $PACKER_GND_NET
.sym 137574 led_blink_left_rgb[3]
.sym 137580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 137581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 137583 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 137584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 137585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 137586 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 137588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 137590 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 137591 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 137594 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 137595 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 137596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 137598 led_blink_left_rgb[17]
.sym 137604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 137610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][3]
.sym 137611 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137612 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137613 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][3]
.sym 137616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[3]
.sym 137617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137629 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 137630 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][3]
.sym 137631 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137632 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][3]
.sym 137634 $PACKER_VCC_NET
.sym 137639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137642 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 137644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137646 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 137648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 137652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 137654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 137656 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[4]
.sym 137657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 137659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 137660 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[5]
.sym 137661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 137664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 137666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[1]
.sym 137667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[5]
.sym 137669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[4]
.sym 137670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][7]
.sym 137675 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][7]
.sym 137677 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137682 $PACKER_GND_NET
.sym 137686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137689 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137690 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137695 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137696 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][7]
.sym 137698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137701 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137702 $PACKER_GND_NET
.sym 137706 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][1]
.sym 137707 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137708 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][1]
.sym 137714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137716 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137718 $PACKER_GND_NET
.sym 137722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137723 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137724 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][7]
.sym 137726 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137728 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137730 $PACKER_VCC_NET
.sym 137734 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137735 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][3]
.sym 137737 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 137743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 137744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 137745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 137750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137756 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][1]
.sym 137758 $PACKER_GND_NET
.sym 137762 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 137763 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 137764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 137765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 137766 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 137767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 137768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 137769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 137770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][1]
.sym 137771 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][1]
.sym 137773 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137774 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][4]
.sym 137778 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 137779 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[4]
.sym 137780 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 137781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][3]
.sym 137787 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][3]
.sym 137789 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 137795 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 137796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 137797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 137798 $PACKER_GND_NET
.sym 137802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][2]
.sym 137803 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][2]
.sym 137805 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137806 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 137807 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[1]
.sym 137808 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[2]
.sym 137809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2][3]
.sym 137811 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][3]
.sym 137813 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137814 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 137815 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[5]
.sym 137816 i_top_spi_ctrl_wrp.i_top_spi_controller.data_from_spi[6]
.sym 137817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137818 $PACKER_GND_NET
.sym 137822 $PACKER_GND_NET
.sym 137826 $PACKER_GND_NET
.sym 137830 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 137831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 137832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 137833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 137834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137838 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 137839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 137840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 137841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 137842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][2]
.sym 137843 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][2]
.sym 137845 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[13][2]
.sym 137847 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137848 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][2]
.sym 137850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137852 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][2]
.sym 137856 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 137857 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 137858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][2]
.sym 137859 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][2]
.sym 137861 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137862 $PACKER_GND_NET
.sym 137866 $PACKER_GND_NET
.sym 137870 $PACKER_GND_NET
.sym 137874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[7][6]
.sym 137875 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137876 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][6]
.sym 137877 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[9][0]
.sym 137879 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][0]
.sym 137881 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137882 $PACKER_GND_NET
.sym 137890 $PACKER_GND_NET
.sym 137894 $PACKER_GND_NET
.sym 137898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137900 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][6]
.sym 137905 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137906 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137910 $PACKER_GND_NET
.sym 137914 $PACKER_GND_NET
.sym 137918 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][6]
.sym 137919 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137920 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[12][6]
.sym 137921 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137922 $PACKER_GND_NET
.sym 138246 led_blink_left_rgb[15]
.sym 138254 led_blink_left_rgb[7]
.sym 138258 led_blink_left_rgb[13]
.sym 138270 led_blink_left_rgb[5]
.sym 138274 led_blink_left_rgb[14]
.sym 138281 led_eye_left_rgb[14]
.sym 138282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 138284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 138285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 138286 led_eye_left_rgb[15]
.sym 138290 led_blink_left_rgb[15]
.sym 138291 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138292 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138293 led_eye_left_rgb[15]
.sym 138295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 138296 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[13]
.sym 138298 led_eye_left_rgb[6]
.sym 138302 led_eye_left_rgb[14]
.sym 138306 led_eye_left_rgb[13]
.sym 138310 $PACKER_GND_NET
.sym 138316 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138317 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 138321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138322 $PACKER_GND_NET
.sym 138326 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 138327 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138328 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 138330 led_blink_left_rgb[13]
.sym 138331 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138332 led_eye_left_rgb[13]
.sym 138333 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138334 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 138335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138336 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138337 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 138338 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 138339 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 138340 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 138341 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 138344 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138345 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 138346 led_blink_rght_rgb[15]
.sym 138347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138349 led_eye_rght_rgb[15]
.sym 138350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138351 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138352 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[7]
.sym 138354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 138355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 138356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 138360 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 138361 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138362 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 138363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 138364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 138365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 138367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138368 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 138369 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 138371 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 138372 cnt_rg[1]
.sym 138373 cnt_rg[0]
.sym 138374 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 138375 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 138376 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138377 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 138378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[6]
.sym 138379 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138380 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 138384 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 138385 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138386 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 138387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 138388 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 138390 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 138391 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138392 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138393 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[6]
.sym 138394 $PACKER_GND_NET
.sym 138398 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[5]
.sym 138399 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138400 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138401 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 138402 $PACKER_GND_NET
.sym 138407 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 138408 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 138409 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 138410 led_blink_rght_rgb[0]
.sym 138414 led_blink_rght_rgb[23]
.sym 138418 led_blink_rght_rgb[6]
.sym 138422 led_blink_rght_rgb[22]
.sym 138426 led_blink_rght_rgb[6]
.sym 138427 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138428 led_eye_rght_rgb[6]
.sym 138429 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138430 led_blink_rght_rgb[2]
.sym 138435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 138436 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 138437 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 138438 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 138439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138440 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 138442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[7]
.sym 138443 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138444 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138445 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[7]
.sym 138446 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 138447 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 138448 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 138449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 138451 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138453 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 138454 led_blink_left_rgb[6]
.sym 138455 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138456 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138457 led_eye_left_rgb[6]
.sym 138458 $PACKER_GND_NET
.sym 138462 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 138463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138465 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138466 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 138467 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138468 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138469 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 138470 servo_1[0]
.sym 138474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 138475 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 138476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 138477 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 138478 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 138482 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 138483 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 138484 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138485 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 138487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 138488 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138489 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 138491 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138492 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 138493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 138497 servo_1[2]
.sym 138500 led_blink_rght_rgb[7]
.sym 138501 puls_btn2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 138503 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138505 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 138510 $PACKER_GND_NET
.sym 138514 led_blink_rght_rgb[2]
.sym 138515 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138516 led_eye_left_rgb[2]
.sym 138517 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138518 $PACKER_GND_NET
.sym 138524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 138525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 138526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[2]
.sym 138527 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138528 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 138530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 138531 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 138534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 138535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 138537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 138538 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 138539 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 138540 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138541 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 138542 $PACKER_GND_NET
.sym 138548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138550 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O
.sym 138551 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_O
.sym 138552 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138553 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 138554 $PACKER_GND_NET
.sym 138560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 138561 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 138562 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138563 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138564 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 138565 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[0]
.sym 138566 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 138567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 138568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 138569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138570 led_blink_rght_rgb[3]
.sym 138571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138572 led_eye_left_rgb[3]
.sym 138573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138574 led_blink_rght_rgb[17]
.sym 138575 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138576 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138577 led_eye_left_rgb[17]
.sym 138580 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138581 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 138583 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138584 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138585 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 138587 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138588 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138589 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 138592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138596 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138597 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 138598 led_eye_left_rgb[3]
.sym 138602 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 138604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138606 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 138607 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138608 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 138610 led_eye_left_rgb[10]
.sym 138614 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 138615 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 138616 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 138617 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 138618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 138619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 138622 led_eye_left_rgb[2]
.sym 138626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 138627 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 138628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138629 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 138632 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138636 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138637 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138638 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 138639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 138640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 138641 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 138642 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg
.sym 138643 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 138646 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 138648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 138650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138658 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138659 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138660 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138670 $PACKER_GND_NET
.sym 138674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 138683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 138684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 138685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138690 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 138691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[0]
.sym 138692 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte[2]
.sym 138693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138698 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 138699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 138701 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 138705 servo_2_SB_DFFER_Q_9_E
.sym 138706 servo_2[5]
.sym 138707 servo_2[9]
.sym 138708 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138709 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138710 $PACKER_GND_NET
.sym 138714 servo_2[8]
.sym 138715 servo_2[7]
.sym 138716 servo_2[6]
.sym 138717 servo_2[3]
.sym 138718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 138721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 138723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 138724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 138725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138727 servo_2[5]
.sym 138731 servo_2[6]
.sym 138732 $PACKER_VCC_NET
.sym 138734 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138735 servo_2[7]
.sym 138736 $PACKER_VCC_NET
.sym 138737 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 138738 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138739 servo_2[8]
.sym 138740 $PACKER_VCC_NET
.sym 138741 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 138743 servo_2[9]
.sym 138744 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138745 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 138748 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 138749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 138761 led_eye_left_rgb[12]
.sym 138766 led_eye_left_rgb[11]
.sym 138790 $PACKER_GND_NET
.sym 138794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138795 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 138796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 138797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 138798 $PACKER_GND_NET
.sym 138802 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][7]
.sym 138803 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138804 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][7]
.sym 138805 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138806 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[1]
.sym 138807 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138808 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][5]
.sym 138809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][5]
.sym 138810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[0]
.sym 138812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][5]
.sym 138814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[3]
.sym 138815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_spi_byte[2]
.sym 138816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[11][5]
.sym 138817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][5]
.sym 138818 $PACKER_GND_NET
.sym 138822 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][1]
.sym 138823 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][1]
.sym 138825 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138826 $PACKER_GND_NET
.sym 138830 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][2]
.sym 138831 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][2]
.sym 138833 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138836 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][3]
.sym 138838 $PACKER_GND_NET
.sym 138842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][3]
.sym 138843 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][3]
.sym 138845 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138846 $PACKER_GND_NET
.sym 138850 $PACKER_GND_NET
.sym 138862 $PACKER_GND_NET
.sym 138866 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[10][0]
.sym 138867 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138868 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138869 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][0]
.sym 138870 $PACKER_GND_NET
.sym 138874 $PACKER_GND_NET
.sym 138878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][2]
.sym 138879 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138880 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 138882 $PACKER_GND_NET
.sym 138886 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138891 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138892 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][6]
.sym 138894 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][0]
.sym 138895 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[14][0]
.sym 138897 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138898 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4][6]
.sym 138899 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138900 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138901 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][6]
.sym 138904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[0][6]
.sym 138905 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138906 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][0]
.sym 138907 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5][0]
.sym 138909 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138910 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3][6]
.sym 138911 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[6][6]
.sym 138913 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 138916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 138917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 138918 $PACKER_GND_NET
.sym 138922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138924 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[15][6]
.sym 138926 $PACKER_GND_NET
.sym 138930 $PACKER_GND_NET
.sym 138940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[8][6]
.sym 138941 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138942 $PACKER_GND_NET
.sym 138946 $PACKER_GND_NET
.sym 138966 led_eye_rght_rgb[4]
.sym 138974 led_eye_rght_rgb[1]
.sym 139006 $PACKER_GND_NET
.sym 139270 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[15]
.sym 139271 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139272 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139273 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 139274 motor_dps_left[13]
.sym 139278 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 139279 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 139280 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139281 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 139282 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[13]
.sym 139283 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139284 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 139285 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139286 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[14]
.sym 139287 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139288 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139289 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 139294 led_blink_rght_rgb[14]
.sym 139295 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139296 led_eye_left_rgb[14]
.sym 139297 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139298 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 139299 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139300 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139301 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 139303 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 139304 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 139305 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 139306 $PACKER_GND_NET
.sym 139310 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 139311 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 139312 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 139313 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139314 $PACKER_GND_NET
.sym 139319 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139320 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139321 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 139322 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 139323 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139324 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139325 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 139326 $PACKER_GND_NET
.sym 139332 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 139333 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 139334 $PACKER_GND_NET
.sym 139338 $PACKER_GND_NET
.sym 139342 $PACKER_GND_NET
.sym 139347 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 139348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 139349 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 139350 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 139351 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 139352 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[15]
.sym 139354 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 139355 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 139356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 139357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139358 $PACKER_GND_NET
.sym 139362 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[13]
.sym 139363 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139364 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139365 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 139367 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 139368 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 139369 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 139370 led_eye_rght_rgb[13]
.sym 139374 led_eye_rght_rgb[15]
.sym 139382 led_eye_rght_rgb[5]
.sym 139389 $PACKER_GND_NET
.sym 139390 led_eye_rght_rgb[14]
.sym 139394 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[5]
.sym 139395 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139396 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139397 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[5]
.sym 139404 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139405 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139406 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 139410 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 139411 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139412 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139413 motor_dps_left[5]
.sym 139416 puls_btn2_SB_LUT4_I3_I2
.sym 139417 puls_btn2
.sym 139418 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 139419 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139420 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139421 motor_dps_rght[5]
.sym 139426 i_top_spi_ctrl_wrp.servo_pulse_1[5]
.sym 139434 motor_dps_left[6]
.sym 139435 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139436 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139437 motor_dps_rght[6]
.sym 139438 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 139439 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139440 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[6]
.sym 139441 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139442 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 139443 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 139444 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 139445 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 139446 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 139447 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139448 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 139449 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 139450 led_blink_rght_rgb[13]
.sym 139451 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139452 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139453 led_eye_rght_rgb[13]
.sym 139454 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 139455 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 139456 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 139457 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 139458 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 139459 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 139460 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 139461 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 139462 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 139463 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139464 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139465 i_top_spi_ctrl_wrp.servo_pulse_1[6]
.sym 139466 i_top_spi_ctrl_wrp.servo_pulse_2[6]
.sym 139470 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 139474 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 139475 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139476 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 139477 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 139478 i_top_spi_ctrl_wrp.servo_pulse_2[7]
.sym 139479 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139480 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139481 motor_dps_left[7]
.sym 139485 servo_2[2]
.sym 139486 i_top_spi_ctrl_wrp.servo_pulse_1[7]
.sym 139487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139488 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139489 motor_dps_rght[7]
.sym 139490 servo_2[0]
.sym 139495 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 139496 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139497 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 139498 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[0]
.sym 139499 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139500 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139501 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[0]
.sym 139502 $PACKER_GND_NET
.sym 139509 servo_1[2]
.sym 139510 $PACKER_GND_NET
.sym 139514 $PACKER_GND_NET
.sym 139518 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139519 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139520 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 139521 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 139522 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[2]
.sym 139523 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139524 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139525 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 139526 $PACKER_GND_NET
.sym 139530 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 139531 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 139532 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139533 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139534 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 139537 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 139538 $PACKER_GND_NET
.sym 139542 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[2]
.sym 139543 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 139545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139546 $PACKER_GND_NET
.sym 139550 $PACKER_GND_NET
.sym 139554 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 139555 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 139556 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 139557 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 139560 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139561 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 139566 motor_dps_left[9]
.sym 139570 motor_dps_left[3]
.sym 139577 motor_dps_left[8]
.sym 139578 motor_dps_left[8]
.sym 139582 motor_dps_left[0]
.sym 139586 motor_dps_left[2]
.sym 139592 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 139593 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 139594 led_eye_rght_rgb[21]
.sym 139598 led_eye_rght_rgb[17]
.sym 139602 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139603 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139604 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139605 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 139608 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[3]
.sym 139609 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139610 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139611 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139612 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 139613 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 139614 led_eye_rght_rgb[3]
.sym 139618 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 139619 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 139620 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139621 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139622 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 139623 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139624 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139625 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 139626 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139627 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139628 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139629 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139630 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 139631 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 139632 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 139633 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 139634 $PACKER_GND_NET
.sym 139638 $PACKER_GND_NET
.sym 139644 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 139645 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 139646 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139650 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 139651 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 139652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 139655 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139660 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139661 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 139666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 139668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 139670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 139671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 139674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 139675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 139678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139682 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139685 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139686 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 139687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 139688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 139689 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 139690 $PACKER_GND_NET
.sym 139694 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[3]
.sym 139695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[3]
.sym 139698 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139699 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139700 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139701 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139706 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139707 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139708 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139709 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139710 $PACKER_VCC_NET
.sym 139714 servo_2[4]
.sym 139715 servo_2[1]
.sym 139716 servo_2[0]
.sym 139717 servo_2[2]
.sym 139719 servo_2[2]
.sym 139723 servo_2[3]
.sym 139724 $PACKER_VCC_NET
.sym 139727 servo_2[4]
.sym 139728 $PACKER_VCC_NET
.sym 139729 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[2]
.sym 139731 servo_2[5]
.sym 139733 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[3]
.sym 139735 servo_2[6]
.sym 139736 $PACKER_VCC_NET
.sym 139737 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[4]
.sym 139739 servo_2[7]
.sym 139740 $PACKER_VCC_NET
.sym 139741 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[5]
.sym 139743 servo_2[8]
.sym 139744 $PACKER_VCC_NET
.sym 139745 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[6]
.sym 139747 servo_2[9]
.sym 139749 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[7]
.sym 139751 servo_2[9]
.sym 139752 $PACKER_VCC_NET
.sym 139753 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[8]
.sym 139755 servo_2[9]
.sym 139757 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[9]
.sym 139759 servo_2[9]
.sym 139761 i_top_spi_ctrl_wrp.servo_pulse_2_SB_LUT4_O_I3[10]
.sym 139764 servo_2_SB_DFFER_Q_E
.sym 139765 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 139766 $PACKER_VCC_NET
.sym 139770 $PACKER_GND_NET
.sym 139774 $PACKER_GND_NET
.sym 139786 $PACKER_GND_NET
.sym 139794 $PACKER_GND_NET
.sym 139820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 139821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139822 led_blink_left_rgb[12]
.sym 139828 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[4]
.sym 139829 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139830 led_blink_rght_rgb[12]
.sym 139831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139832 led_eye_left_rgb[12]
.sym 139833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[4]
.sym 139837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139858 motor_dps_rght[4]
.sym 139862 motor_dps_rght[1]
.sym 139866 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[1]
.sym 139867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139869 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[1]
.sym 139874 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 139875 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 139876 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 139877 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 139878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 139879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 139880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 139881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 139882 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 139883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 139886 $PACKER_GND_NET
.sym 139890 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 139891 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 139892 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 139893 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 139894 $PACKER_GND_NET
.sym 139902 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 139903 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 139904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 139905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 139914 $PACKER_GND_NET
.sym 139918 led_blink_rght_rgb[4]
.sym 139919 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139920 led_eye_left_rgb[4]
.sym 139921 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 139923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 139924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139929 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1][2]
.sym 139930 $PACKER_GND_NET
.sym 139934 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 139935 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 139936 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139937 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 139938 $PACKER_GND_NET
.sym 139942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 139943 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139944 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139945 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 139946 led_blink_left_rgb[4]
.sym 139947 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139948 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139949 led_eye_rght_rgb[4]
.sym 139950 led_eye_left_rgb[12]
.sym 139954 led_eye_rght_rgb[1]
.sym 139955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139957 led_eye_left_rgb[1]
.sym 139958 led_eye_left_rgb[1]
.sym 139962 led_eye_left_rgb[4]
.sym 139967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 139968 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 139970 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 139971 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139972 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 139974 $PACKER_GND_NET
.sym 139990 $PACKER_GND_NET
.sym 140014 led_blink_left_rgb[20]
.sym 140018 led_blink_left_rgb[1]
.sym 140022 led_blink_left_rgb[4]
.sym 140294 i_top_spi_ctrl_wrp.servo_pulse_2[5]
.sym 140306 $PACKER_GND_NET
.sym 140314 $PACKER_GND_NET
.sym 140318 $PACKER_GND_NET
.sym 140325 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 140326 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140327 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 140328 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I2
.sym 140329 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 140333 motor_dps_rght[4]
.sym 140334 led_blink_left_rgb[14]
.sym 140335 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140336 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140337 led_eye_rght_rgb[14]
.sym 140341 motor_dps_rght[3]
.sym 140342 $PACKER_GND_NET
.sym 140348 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[14]
.sym 140349 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140351 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140352 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140353 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140356 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140357 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140361 motor_dps_rght[0]
.sym 140362 motor_dps_rght[14]
.sym 140366 motor_dps_rght[15]
.sym 140370 motor_dps_rght[5]
.sym 140377 motor_dps_rght[15]
.sym 140378 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[15]
.sym 140379 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140380 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 140381 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140382 motor_dps_rght[13]
.sym 140386 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[14]
.sym 140387 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140388 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 140389 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140391 servo_1[5]
.sym 140395 servo_1[6]
.sym 140399 servo_1[7]
.sym 140403 servo_1[8]
.sym 140407 $PACKER_VCC_NET
.sym 140409 $nextpnr_ICESTORM_LC_18$I3
.sym 140411 servo_1[9]
.sym 140412 $PACKER_VCC_NET
.sym 140413 $nextpnr_ICESTORM_LC_18$COUT
.sym 140417 $nextpnr_ICESTORM_LC_19$I3
.sym 140420 cnt_rg[0]
.sym 140421 puls_btn2_SB_LUT4_I3_I2
.sym 140423 servo_1[5]
.sym 140426 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140428 servo_1[6]
.sym 140429 servo_1[5]
.sym 140430 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140432 servo_1[7]
.sym 140433 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140434 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140436 servo_1[8]
.sym 140437 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140439 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140440 servo_1[9]
.sym 140441 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140444 servo_1_SB_DFFER_Q_E
.sym 140445 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140446 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140447 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140448 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140449 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140452 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140453 servo_1[5]
.sym 140457 motor_dps_rght[12]
.sym 140458 $PACKER_GND_NET
.sym 140462 $PACKER_GND_NET
.sym 140466 servo_1[9]
.sym 140467 servo_1[0]
.sym 140468 servo_1[1]
.sym 140469 servo_1[3]
.sym 140470 motor_dps_rght[13]
.sym 140471 motor_dps_rght[12]
.sym 140472 motor_dps_rght[11]
.sym 140473 motor_dps_rght[3]
.sym 140474 servo_1[7]
.sym 140475 servo_1[8]
.sym 140476 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140477 servo_1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140481 motor_dps_rght[1]
.sym 140486 motor_dps_left[13]
.sym 140487 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140488 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140489 motor_dps_rght[13]
.sym 140490 servo_2[0]
.sym 140491 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140492 servo_1[0]
.sym 140493 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140494 $PACKER_GND_NET
.sym 140498 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140499 servo_1[2]
.sym 140500 motor_dps_rght[2]
.sym 140501 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140502 motor_dps_left[0]
.sym 140503 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140504 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140505 motor_dps_rght[0]
.sym 140506 servo_1[5]
.sym 140507 servo_1[6]
.sym 140508 servo_1[4]
.sym 140509 servo_1[2]
.sym 140510 $PACKER_GND_NET
.sym 140516 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140517 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140518 $PACKER_GND_NET
.sym 140525 motor_dps_left[1]
.sym 140526 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140527 servo_2[2]
.sym 140528 motor_dps_left[2]
.sym 140529 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140530 $PACKER_GND_NET
.sym 140534 motor_dps_left[14]
.sym 140535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140537 motor_dps_rght[14]
.sym 140538 motor_dps_left[2]
.sym 140539 motor_dps_left[1]
.sym 140540 motor_dps_left[0]
.sym 140541 motor_dps_left[5]
.sym 140544 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140545 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140546 $PACKER_GND_NET
.sym 140552 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 140553 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 140557 motor_dps_left[2]
.sym 140558 $PACKER_VCC_NET
.sym 140565 motor_dps_left[14]
.sym 140566 $PACKER_VCC_NET
.sym 140570 $PACKER_GND_NET
.sym 140575 servo_1[3]
.sym 140576 $PACKER_VCC_NET
.sym 140577 servo_1[2]
.sym 140581 motor_dps_left[0]
.sym 140583 servo_1[2]
.sym 140587 servo_1[3]
.sym 140588 $PACKER_VCC_NET
.sym 140591 servo_1[4]
.sym 140592 $PACKER_VCC_NET
.sym 140593 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[2]
.sym 140595 servo_1[5]
.sym 140597 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[3]
.sym 140599 servo_1[6]
.sym 140600 $PACKER_VCC_NET
.sym 140601 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[4]
.sym 140603 servo_1[7]
.sym 140604 $PACKER_VCC_NET
.sym 140605 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[5]
.sym 140607 servo_1[8]
.sym 140608 $PACKER_VCC_NET
.sym 140609 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[6]
.sym 140611 servo_1[9]
.sym 140613 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[7]
.sym 140615 servo_1[9]
.sym 140616 $PACKER_VCC_NET
.sym 140617 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[8]
.sym 140619 servo_1[9]
.sym 140621 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[9]
.sym 140623 servo_1[9]
.sym 140625 i_top_spi_ctrl_wrp.servo_pulse_1_SB_LUT4_O_I3[10]
.sym 140626 motor_dps_left[7]
.sym 140627 motor_dps_left[6]
.sym 140628 motor_dps_left[4]
.sym 140629 motor_dps_left[3]
.sym 140630 $PACKER_GND_NET
.sym 140637 motor_dps_left[4]
.sym 140638 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 140639 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140640 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140641 motor_dps_left[8]
.sym 140642 $PACKER_GND_NET
.sym 140646 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 140647 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140648 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 140649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140652 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140653 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140654 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140655 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140656 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 140657 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140658 motor_dps_rght[3]
.sym 140662 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140663 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140664 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 140665 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140666 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140667 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 140668 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140669 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140670 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 140671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140673 motor_dps_rght[3]
.sym 140674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 140679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 140680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 140682 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 140683 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140684 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140685 motor_dps_left[3]
.sym 140686 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 140687 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140688 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140689 motor_dps_rght[8]
.sym 140690 led_blink_left_rgb[10]
.sym 140691 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140692 led_eye_left_rgb[10]
.sym 140693 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140694 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 140700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140701 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140702 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 140703 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 140704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 140705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 140706 motor_dps_rght[12]
.sym 140711 servo_2[5]
.sym 140714 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 140715 servo_2[6]
.sym 140716 $PACKER_VCC_NET
.sym 140717 servo_2[5]
.sym 140719 servo_2[7]
.sym 140720 $PACKER_VCC_NET
.sym 140723 servo_2[8]
.sym 140724 $PACKER_VCC_NET
.sym 140727 $PACKER_VCC_NET
.sym 140729 $nextpnr_ICESTORM_LC_22$I3
.sym 140731 servo_2[9]
.sym 140733 $nextpnr_ICESTORM_LC_22$COUT
.sym 140737 $nextpnr_ICESTORM_LC_23$I3
.sym 140740 servo_2[5]
.sym 140741 servo_2_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 140743 servo_2[3]
.sym 140744 $PACKER_VCC_NET
.sym 140745 servo_2[2]
.sym 140746 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 140750 servo_1[1]
.sym 140751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140752 motor_dps_left[1]
.sym 140753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140754 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 140755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140757 motor_dps_left[11]
.sym 140758 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 140759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140761 motor_dps_rght[11]
.sym 140762 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 140763 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140765 motor_dps_left[4]
.sym 140766 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 140767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140769 i_top_spi_ctrl_wrp.servo_pulse_1[9]
.sym 140772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140774 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 140775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140776 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 140777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140778 motor_dps_left[12]
.sym 140779 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140781 motor_dps_rght[12]
.sym 140782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[12]
.sym 140783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 140785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140786 motor_dps_left[1]
.sym 140790 motor_dps_left[11]
.sym 140794 motor_dps_left[4]
.sym 140800 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140801 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 140802 motor_dps_left[12]
.sym 140806 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140807 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140808 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 140809 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 140810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 140811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140814 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 140815 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 140816 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 140817 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3
.sym 140818 i_top_spi_ctrl_wrp.servo_pulse_1[12]
.sym 140824 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[12]
.sym 140825 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140826 i_top_spi_ctrl_wrp.servo_pulse_1[11]
.sym 140830 led_blink_left_rgb[12]
.sym 140831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140833 led_eye_rght_rgb[12]
.sym 140839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 140840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[1]
.sym 140842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 140843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 140844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 140845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140846 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 140847 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 140848 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140849 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 140850 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 140854 servo_1[1]
.sym 140858 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[12]
.sym 140859 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140860 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 140863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 140864 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 140865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 140866 i_top_spi_ctrl_wrp.servo_pulse_1[4]
.sym 140867 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140868 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140869 motor_dps_rght[4]
.sym 140870 i_top_spi_ctrl_wrp.servo_pulse_2[4]
.sym 140874 i_top_spi_ctrl_wrp.servo_pulse_2[12]
.sym 140878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[4]
.sym 140879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 140882 servo_2[1]
.sym 140886 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140904 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140905 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 140908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 140909 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 140910 servo_2[1]
.sym 140911 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140912 motor_dps_rght[1]
.sym 140913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140914 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 140915 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 140916 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140917 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 140922 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140923 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 140924 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 140925 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140929 led_blink_rght_rgb[11]
.sym 140931 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140933 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140934 $PACKER_GND_NET
.sym 140938 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1
.sym 140940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140941 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I3
.sym 140942 $PACKER_GND_NET
.sym 140946 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 140947 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 140948 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 140949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 140953 led_blink_rght_rgb[4]
.sym 140956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 140957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 140958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 140960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 140961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 140962 $PACKER_GND_NET
.sym 140966 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140967 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140968 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 140972 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140973 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140974 $PACKER_GND_NET
.sym 140978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 140980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 140981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140983 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 140984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140985 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 140986 led_blink_rght_rgb[1]
.sym 140987 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140988 led_blink_left_rgb[1]
.sym 140989 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140991 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140992 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 140993 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140996 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 140997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 141021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 141025 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 141042 $PACKER_GND_NET
.sym 141325 motor_dps_rght[7]
.sym 141329 motor_dps_rght[6]
.sym 141337 motor_dps_rght[2]
.sym 141338 led_blink_rght_rgb[15]
.sym 141345 motor_dps_rght[5]
.sym 141346 led_blink_rght_rgb[14]
.sym 141351 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 141356 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141359 $PACKER_VCC_NET
.sym 141360 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141364 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141368 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141372 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141376 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141379 $PACKER_VCC_NET
.sym 141380 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141383 $PACKER_VCC_NET
.sym 141384 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 141387 $PACKER_VCC_NET
.sym 141388 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141392 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 141396 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 141400 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 141404 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 141408 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 141412 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 141417 $nextpnr_ICESTORM_LC_31$I3
.sym 141421 motor_dps_rght[13]
.sym 141422 $PACKER_GND_NET
.sym 141429 motor_dps_rght[10]
.sym 141433 motor_dps_rght[9]
.sym 141434 $PACKER_GND_NET
.sym 141441 motor_dps_rght[14]
.sym 141445 motor_dps_rght[8]
.sym 141446 motor_dps_rght[7]
.sym 141447 motor_dps_rght[9]
.sym 141448 motor_dps_rght[8]
.sym 141449 motor_dps_rght[10]
.sym 141450 motor_dps_rght[2]
.sym 141451 motor_dps_rght[1]
.sym 141452 motor_dps_rght[0]
.sym 141453 motor_dps_rght[4]
.sym 141456 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141457 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141458 motor_dps_rght[0]
.sym 141462 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141463 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141464 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141465 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141468 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 141469 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141470 motor_dps_rght[6]
.sym 141471 motor_dps_rght[5]
.sym 141472 motor_dps_rght[15]
.sym 141473 motor_dps_rght[14]
.sym 141474 motor_dps_rght[2]
.sym 141479 motor_dps_rght[4]
.sym 141484 motor_dps_rght[5]
.sym 141486 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141488 motor_dps_rght[6]
.sym 141489 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 141490 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141491 $PACKER_VCC_NET
.sym 141492 motor_dps_rght[7]
.sym 141493 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 141494 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141495 $PACKER_VCC_NET
.sym 141496 motor_dps_rght[8]
.sym 141497 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 141498 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141500 motor_dps_rght[9]
.sym 141501 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 141502 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141504 motor_dps_rght[10]
.sym 141505 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 141506 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141508 motor_dps_rght[11]
.sym 141509 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 141510 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141512 motor_dps_rght[12]
.sym 141513 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 141514 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141516 motor_dps_rght[13]
.sym 141517 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 141518 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141520 motor_dps_rght[14]
.sym 141521 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 141523 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141524 motor_dps_rght[15]
.sym 141525 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[11]
.sym 141526 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141528 motor_dps_rght[5]
.sym 141529 motor_dps_rght[4]
.sym 141534 motor_dps_left[15]
.sym 141535 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141536 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141537 motor_dps_rght[15]
.sym 141540 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 141541 motor_dps_rght[4]
.sym 141545 motor_dps_left[13]
.sym 141547 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141548 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 141549 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 141553 motor_dps_left[6]
.sym 141557 motor_dps_left[5]
.sym 141561 motor_dps_left[15]
.sym 141562 motor_dps_left[15]
.sym 141563 motor_dps_left[14]
.sym 141564 motor_dps_left[13]
.sym 141565 motor_dps_left[12]
.sym 141567 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141568 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 141569 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 141571 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141572 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 141573 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 141575 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 141580 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141583 $PACKER_VCC_NET
.sym 141584 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141588 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141592 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141596 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141600 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141603 $PACKER_VCC_NET
.sym 141604 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141607 $PACKER_VCC_NET
.sym 141608 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 141611 $PACKER_VCC_NET
.sym 141612 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141616 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 141620 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 141624 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 141628 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 141632 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 141636 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 141641 $nextpnr_ICESTORM_LC_29$I3
.sym 141642 motor_dps_left[9]
.sym 141643 motor_dps_left[8]
.sym 141644 motor_dps_left[11]
.sym 141645 motor_dps_left[10]
.sym 141646 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141647 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141648 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141649 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141652 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141653 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141657 motor_dps_left[9]
.sym 141661 motor_dps_left[3]
.sym 141665 motor_dps_left[11]
.sym 141669 motor_dps_left[12]
.sym 141670 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[8]
.sym 141671 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141672 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141673 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 141674 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 141675 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141676 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141677 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 141678 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141679 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141680 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 141681 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 141682 i_top_spi_ctrl_wrp.servo_pulse_1[3]
.sym 141686 i_top_spi_ctrl_wrp.servo_pulse_1[8]
.sym 141690 i_top_spi_ctrl_wrp.servo_pulse_1[10]
.sym 141694 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 141695 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 141696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 141698 motor_dps_left[10]
.sym 141699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141701 motor_dps_rght[10]
.sym 141702 motor_dps_rght[8]
.sym 141706 motor_dps_rght[10]
.sym 141710 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 141711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 141712 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2
.sym 141713 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I3
.sym 141714 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 141715 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 141716 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141717 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[8]
.sym 141718 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[10]
.sym 141719 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141720 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141721 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 141722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 141723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 141724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141725 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141726 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 141727 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141728 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 141729 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141732 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 141733 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 141736 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I2
.sym 141737 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3
.sym 141740 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 141741 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[10]
.sym 141743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 141747 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141748 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 141749 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 141750 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 141751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 141753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 141754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 141756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 141758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[8]
.sym 141759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 141764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 141765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 141766 i_top_spi_ctrl_wrp.servo_pulse_2[8]
.sym 141772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 141776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 141777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 141778 motor_dps_left[9]
.sym 141779 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141781 motor_dps_rght[9]
.sym 141782 i_top_spi_ctrl_wrp.servo_pulse_2[3]
.sym 141786 i_top_spi_ctrl_wrp.servo_pulse_2[10]
.sym 141790 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[9]
.sym 141791 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141792 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141793 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 141794 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 141795 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 141796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[9]
.sym 141797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141802 i_top_spi_ctrl_wrp.servo_pulse_2[9]
.sym 141806 i_top_spi_ctrl_wrp.servo_pulse_2[11]
.sym 141810 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141811 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141812 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141813 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 141818 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[9]
.sym 141819 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141820 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141821 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 141831 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141832 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141833 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_2_rg[11]
.sym 141834 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 141835 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 141836 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 141837 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 141838 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg[11]
.sym 141839 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.servo_spi_1_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141840 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141841 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 141842 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 141843 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141844 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141845 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 141850 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[11]
.sym 141851 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141852 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 141853 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141854 led_blink_left_rgb[11]
.sym 141858 led_blink_left_rgb[9]
.sym 141862 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 141863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141864 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 141865 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 141870 $PACKER_GND_NET
.sym 141874 $PACKER_GND_NET
.sym 141878 $PACKER_GND_NET
.sym 141882 led_blink_left_rgb[19]
.sym 141883 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141884 led_eye_left_rgb[19]
.sym 141885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141886 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 141887 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141888 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141889 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 141890 $PACKER_GND_NET
.sym 141896 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141897 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141898 led_blink_rght_rgb[19]
.sym 141899 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141900 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141901 led_eye_rght_rgb[19]
.sym 141902 led_blink_rght_rgb[12]
.sym 141906 led_blink_rght_rgb[11]
.sym 141907 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141908 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141909 led_eye_rght_rgb[11]
.sym 141912 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141913 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141914 led_blink_rght_rgb[11]
.sym 141918 led_blink_left_rgb[11]
.sym 141919 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141920 led_eye_left_rgb[11]
.sym 141921 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141926 led_blink_rght_rgb[4]
.sym 141930 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 141931 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141932 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141933 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 141934 led_blink_rght_rgb[19]
.sym 141938 led_blink_rght_rgb[18]
.sym 141939 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141940 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141941 led_eye_left_rgb[18]
.sym 141942 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 141943 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 141944 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 141945 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141948 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141949 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141950 led_blink_rght_rgb[18]
.sym 141955 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 141956 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 141957 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 141958 $PACKER_GND_NET
.sym 141962 led_blink_left_rgb[18]
.sym 141963 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141964 led_eye_rght_rgb[18]
.sym 141965 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141968 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 141969 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 141970 $PACKER_GND_NET
.sym 141974 $PACKER_GND_NET
.sym 141978 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 141979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 141980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 141981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 141982 led_eye_rght_rgb[20]
.sym 141983 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141984 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141985 led_eye_left_rgb[20]
.sym 142000 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142001 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142002 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 142003 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142004 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142005 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 142006 led_eye_rght_rgb[18]
.sym 142012 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 142013 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 142018 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 142019 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 142022 led_blink_rght_rgb[20]
.sym 142023 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142024 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142025 led_blink_left_rgb[20]
.sym 142034 led_blink_rght_rgb[20]
.sym 142050 led_blink_rght_rgb[1]
.sym 142070 $PACKER_GND_NET
.sym 142114 led_blink_left_rgb[18]
.sym 142410 motor_dps_left[15]
.sym 142430 motor_dps_left[14]
.sym 142439 led_eye_rght_rgb[13]
.sym 142444 led_eye_rght_rgb[14]
.sym 142447 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 142448 led_eye_rght_rgb[15]
.sym 142449 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 142458 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 142460 led_eye_rght_rgb[14]
.sym 142461 led_eye_rght_rgb[13]
.sym 142464 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 142465 led_eye_rght_rgb[13]
.sym 142481 led_eye_rght_rgb[15]
.sym 142482 $PACKER_GND_NET
.sym 142489 led_eye_rght_rgb[8]
.sym 142493 led_eye_rght_rgb[13]
.sym 142497 led_eye_rght_rgb[14]
.sym 142502 led_eye_rght_rgb[14]
.sym 142503 led_eye_rght_rgb[15]
.sym 142504 led_eye_rght_rgb[12]
.sym 142505 led_eye_rght_rgb[11]
.sym 142512 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 142513 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 142521 motor_dps_rght[11]
.sym 142522 $PACKER_VCC_NET
.sym 142527 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142528 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142529 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142530 led_eye_rght_rgb[10]
.sym 142531 led_eye_rght_rgb[9]
.sym 142532 led_eye_rght_rgb[8]
.sym 142533 led_eye_rght_rgb[13]
.sym 142540 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142541 motor_dps_left[5]
.sym 142545 puls_btn2_SB_LUT4_I2_1_O_SB_LUT4_I0_O
.sym 142562 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142564 motor_dps_left[6]
.sym 142565 motor_dps_left[5]
.sym 142567 motor_dps_left[5]
.sym 142572 motor_dps_left[6]
.sym 142574 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142576 motor_dps_left[7]
.sym 142577 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142578 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142580 motor_dps_left[8]
.sym 142581 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142582 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142584 motor_dps_left[9]
.sym 142585 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142586 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142588 motor_dps_left[10]
.sym 142589 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142590 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142592 motor_dps_left[11]
.sym 142593 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142594 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142596 motor_dps_left[12]
.sym 142597 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142598 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142600 motor_dps_left[13]
.sym 142601 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142602 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142604 motor_dps_left[14]
.sym 142605 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142607 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 142608 motor_dps_left[15]
.sym 142609 motor_dps_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142617 motor_dps_left[7]
.sym 142648 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142649 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142650 motor_dps_left[10]
.sym 142661 motor_dps_left[10]
.sym 142666 led_eye_rght_rgb[8]
.sym 142682 led_eye_rght_rgb[10]
.sym 142696 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142697 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142698 led_blink_rght_rgb[10]
.sym 142699 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142700 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142701 led_eye_rght_rgb[10]
.sym 142704 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 142705 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142706 $PACKER_GND_NET
.sym 142711 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 142712 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142713 led_eye_rght_rgb[8]
.sym 142714 $PACKER_GND_NET
.sym 142722 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142723 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142724 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142725 led_blink_rght_rgb[8]
.sym 142726 $PACKER_GND_NET
.sym 142730 $PACKER_VCC_NET
.sym 142742 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 142743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 142744 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 142745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 142751 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142752 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 142753 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142754 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 142755 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 142756 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg[10]
.sym 142757 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142758 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[0]
.sym 142759 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 142760 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 142761 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[2]
.sym 142764 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 142765 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142767 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142768 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 142769 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 142770 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142771 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 142772 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[1]
.sym 142773 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 142775 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142776 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 142777 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.cnt_chk_rgs[3]
.sym 142780 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142781 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142782 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142783 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I1
.sym 142784 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_left_rg_SB_LUT4_I0_I3
.sym 142785 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.get_motor_ticks_rght_rg_SB_LUT4_I0_I3
.sym 142786 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142787 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142788 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 142789 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 142795 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142796 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142797 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 142826 $PACKER_GND_NET
.sym 142854 $PACKER_GND_NET
.sym 142858 led_blink_rght_rgb[9]
.sym 142859 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142860 led_eye_left_rgb[9]
.sym 142861 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142862 led_blink_left_rgb[9]
.sym 142863 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142864 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142865 led_eye_rght_rgb[9]
.sym 142870 $PACKER_GND_NET
.sym 142878 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 142879 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 142880 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142881 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 142884 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142885 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142886 led_eye_left_rgb[19]
.sym 142914 led_eye_left_rgb[9]
.sym 142934 led_eye_rght_rgb[19]
.sym 142958 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 142959 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142960 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142961 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 142974 $PACKER_GND_NET
.sym 142978 $PACKER_GND_NET
.sym 142990 $PACKER_GND_NET
.sym 142994 led_blink_left_rgb[16]
.sym 142995 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142996 led_eye_rght_rgb[16]
.sym 142997 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143002 $PACKER_GND_NET
.sym 143010 $PACKER_GND_NET
.sym 143014 led_eye_left_rgb[16]
.sym 143020 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143021 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143026 led_eye_left_rgb[20]
.sym 143031 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 143032 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 143033 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 143034 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 143035 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143036 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143037 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 143038 led_blink_rght_rgb[16]
.sym 143039 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 143040 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143041 led_eye_left_rgb[16]
.sym 143042 led_eye_left_rgb[18]
.sym 143046 $PACKER_GND_NET
.sym 143050 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 143051 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 143052 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 143053 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 143054 $PACKER_GND_NET
.sym 143058 $PACKER_GND_NET
.sym 143078 led_blink_left_rgb[16]
.sym 143495 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 143500 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 143504 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 143508 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 143512 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 143516 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 143519 $PACKER_VCC_NET
.sym 143520 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 143524 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 143529 $nextpnr_ICESTORM_LC_27$I3
.sym 143533 led_eye_rght_rgb[9]
.sym 143545 led_eye_rght_rgb[10]
.sym 143553 led_eye_rght_rgb[11]
.sym 143557 led_eye_rght_rgb[12]
.sym 143570 $PACKER_GND_NET
.sym 143582 $PACKER_GND_NET
.sym 143714 $PACKER_GND_NET
.sym 143734 led_eye_left_rgb[8]
.sym 143742 led_blink_left_rgb[8]
.sym 143743 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 143744 led_eye_left_rgb[8]
.sym 143745 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143750 led_blink_rght_rgb[10]
.sym 143770 led_blink_rght_rgb[8]
.sym 143786 led_blink_left_rgb[10]
.sym 143794 led_blink_left_rgb[8]
.sym 143842 motor_dps_rght[9]
.sym 143846 motor_dps_rght[11]
.sym 143878 led_eye_rght_rgb[11]
.sym 143882 led_eye_rght_rgb[12]
.sym 143894 led_eye_rght_rgb[9]
.sym 143934 $PACKER_GND_NET
.sym 143954 $PACKER_GND_NET
.sym 143979 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 143980 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 143981 i_top_spi_ctrl_wrp.i_top_spi_controller.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 144006 led_eye_rght_rgb[20]
.sym 144030 led_eye_rght_rgb[16]
.sym 144050 $PACKER_GND_NET
.sym 144054 $PACKER_GND_NET
.sym 144082 led_blink_rght_rgb[16]
.sym 144754 $PACKER_GND_NET
.sym 144782 $PACKER_GND_NET
.sym 144814 $PACKER_GND_NET
.sym 144930 led_blink_rght_rgb[9]
.sym 144946 $PACKER_GND_NET
.sym 145006 led_blink_left_rgb[19]
.sym 145070 $PACKER_GND_NET
