# //  ModelSim SE-64 6.6g May 23 2012 Linux 3.10.0-1062.1.2.el7.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# 
#  
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(63): near "'": syntax error
# /nfs/sw_cmc/x86_64.EL7/tools/mentor.2011/modelsim_6.6g/modeltech/linux_x86_64/vcom failed.
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
# ** Error: invalid command name "run5"
# Error in macro ././alu_tester.do line 18
# invalid command name "run5"
#     while executing
# "run5"
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(83): near "=": syntax error
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(87): near "else": expecting "END"
# /nfs/sw_cmc/x86_64.EL7/tools/mentor.2011/modelsim_6.6g/modeltech/linux_x86_64/vcom failed.
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(83): near "=": syntax error
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(87): near "else": expecting "END"
# /nfs/sw_cmc/x86_64.EL7/tools/mentor.2011/modelsim_6.6g/modeltech/linux_x86_64/vcom failed.
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Warning: [9] /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(78): (vcom-1013) Initial value of "var_arithmatic_out" depends on value of signal "arithmatic_out".
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Warning: [9] /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(78): (vcom-1013) Initial value of "var_arithmatic_out" depends on value of signal "arithmatic_out".
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Warning: [9] /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(78): (vcom-1013) Initial value of "var_arithmatic_out" depends on value of signal "arithmatic_out".
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(35): near "<=": expecting ';'
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(87): Illegal target for signal assignment.
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(87): (vcom-1136) Unknown identifier "ifhit".
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(94): Illegal target for signal assignment.
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(94): (vcom-1136) Unknown identifier "ifhit".
# ** Warning: [9] /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(79): (vcom-1013) Initial value of "var_arithmatic_out" depends on value of signal "arithmatic_out".
# ** Error: /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(116): VHDL Compiler exiting
# /nfs/sw_cmc/x86_64.EL7/tools/mentor.2011/modelsim_6.6g/modeltech/linux_x86_64/vcom failed.
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Warning: [9] /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(79): (vcom-1013) Initial value of "var_arithmatic_out" depends on value of signal "arithmatic_out".
vcom /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd
# Model Technology ModelSim SE-64 vcom 6.6g Compiler 2012.05 May 23 2012
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity alu
# -- Compiling architecture alu_architecture of alu
# ** Warning: [9] /nfs/home/s/sal_rahm/316/32-bit-CPU/alu.vhd(79): (vcom-1013) Initial value of "var_arithmatic_out" depends on value of signal "arithmatic_out".
vsim -novopt -do ./alu_tester.do alu
# vsim -do ./alu_tester.do -novopt alu 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /nfs/home/s/sal_rahm/316/32-bit-CPU/work.alu(alu_architecture)
# Loading work.alu(alu_architecture)
# do ./alu_tester.do 
