# Half Adder

This VHDL code is two add 2 bits a and b which gives two output sum and carry.

IN and OUT terminals

a,b is INPUT terminal of STD_LOGIC type

sout,cout is OUTPUT terminal of STD_LOGIC type

This code has entity name half_adder and architecture name as halfadder_arch
