Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Mon Nov 30 00:49:07 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/vivadoCode/tea/reportes/timing_report_16_32.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

iK0[0]
iK0[10]
iK0[11]
iK0[12]
iK0[13]
iK0[14]
iK0[15]
iK0[1]
iK0[2]
iK0[3]
iK0[4]
iK0[5]
iK0[6]
iK0[7]
iK0[8]
iK0[9]
iK1[0]
iK1[10]
iK1[11]
iK1[12]
iK1[13]
iK1[14]
iK1[15]
iK1[1]
iK1[2]
iK1[3]
iK1[4]
iK1[5]
iK1[6]
iK1[7]
iK1[8]
iK1[9]
iK2[0]
iK2[10]
iK2[11]
iK2[12]
iK2[13]
iK2[14]
iK2[15]
iK2[1]
iK2[2]
iK2[3]
iK2[4]
iK2[5]
iK2[6]
iK2[7]
iK2[8]
iK2[9]
iK3[0]
iK3[10]
iK3[11]
iK3[12]
iK3[13]
iK3[14]
iK3[15]
iK3[1]
iK3[2]
iK3[3]
iK3[4]
iK3[5]
iK3[6]
iK3[7]
iK3[8]
iK3[9]
iStartCipher
iStartDecipher
iV0[0]
iV0[10]
iV0[11]
iV0[12]
iV0[13]
iV0[14]
iV0[15]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV0[8]
iV0[9]
iV1[0]
iV1[10]
iV1[11]
iV1[12]
iV1[13]
iV1[14]
iV1[15]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
iV1[8]
iV1[9]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

oC0[0]
oC0[10]
oC0[11]
oC0[12]
oC0[13]
oC0[14]
oC0[15]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC0[8]
oC0[9]
oC1[0]
oC1[10]
oC1[11]
oC1[12]
oC1[13]
oC1[14]
oC1[15]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oC1[8]
oC1[9]
oDoneCipher
oDoneDecipher
oV0[0]
oV0[10]
oV0[11]
oV0[12]
oV0[13]
oV0[14]
oV0[15]
oV0[1]
oV0[2]
oV0[3]
oV0[4]
oV0[5]
oV0[6]
oV0[7]
oV0[8]
oV0[9]
oV1[0]
oV1[10]
oV1[11]
oV1[12]
oV1[13]
oV1[14]
oV1[15]
oV1[1]
oV1[2]
oV1[3]
oV1[4]
oV1[5]
oV1[6]
oV1[7]
oV1[8]
oV1[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.490        0.000                      0                  414        0.139        0.000                      0                  414        1.250        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.600}        3.200           312.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.490        0.000                      0                  414        0.139        0.000                      0                  414        1.250        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.169ns (43.593%)  route 1.513ns (56.407%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 7.144 - 3.200 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.447     4.223    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.492 f  cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=87, routed)          0.735     5.226    cifrar/state[3]
    SLICE_X0Y76                                                       f  cifrar/rAux3[3]_i_7/I4
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.053     5.279 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.397     5.677    cifrar/p_1_in[0]
    SLICE_X3Y75                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.053     5.730 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.730    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.043 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.043    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.101 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.101    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.159 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.159    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X3Y78                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.372 r  cifrar/rAux3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.381     6.753    cifrar/p_2_out[13]
    SLICE_X5Y78                                                       r  cifrar/rAux3[13]_i_1/I2
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     6.905 r  cifrar/rAux3[13]_i_1/O
                         net (fo=1, routed)           0.000     6.905    cifrar/rAux3_nxt[13]
    SLICE_X5Y78          FDRE                                         r  cifrar/rAux3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.337     7.144    cifrar/CLK
    SLICE_X5Y78          FDRE                                         r  cifrar/rAux3_reg[13]/C
                         clock pessimism              0.251     7.395    
                         clock uncertainty           -0.035     7.360    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.035     7.395    cifrar/rAux3_reg[13]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.098ns (42.584%)  route 1.480ns (57.416%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 7.142 - 3.200 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.447     4.223    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.492 f  cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=87, routed)          0.735     5.226    cifrar/state[3]
    SLICE_X0Y76                                                       f  cifrar/rAux3[3]_i_7/I4
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.053     5.279 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.397     5.677    cifrar/p_1_in[0]
    SLICE_X3Y75                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.053     5.730 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.730    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.043 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.043    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.101 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.101    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.159 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.159    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X3Y78                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.298 r  cifrar/rAux3_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.349     6.646    cifrar/p_2_out[12]
    SLICE_X5Y76                                                       r  cifrar/rAux3[12]_i_1/I2
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.155     6.801 r  cifrar/rAux3[12]_i_1/O
                         net (fo=1, routed)           0.000     6.801    cifrar/rAux3_nxt[12]
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     7.142    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[12]/C
                         clock pessimism              0.251     7.393    
                         clock uncertainty           -0.035     7.358    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.035     7.393    cifrar/rAux3_reg[12]
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rAux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.025ns (39.910%)  route 1.543ns (60.090%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 7.156 - 3.200 ) 
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.459     4.235    descifrar/CLK
    SLICE_X5Y96          FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.269     4.504 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=74, routed)          0.784     5.288    descifrar/state[1]
    SLICE_X6Y93                                                       r  descifrar/rAux3[7]_i_7/I0
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.053     5.341 r  descifrar/rAux3[7]_i_7/O
                         net (fo=1, routed)           0.344     5.685    descifrar/p_1_in_0[4]
    SLICE_X4Y94                                                       r  descifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     6.009 r  descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.009    descifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y95                                                       r  descifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.067 r  descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.067    descifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X4Y96                                                       r  descifrar/rAux3_reg[15]_i_4/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.246 r  descifrar/rAux3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.415     6.661    descifrar/p_2_out[15]
    SLICE_X3Y96                                                       r  descifrar/rAux3[15]_i_2/I1
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.142     6.803 r  descifrar/rAux3[15]_i_2/O
                         net (fo=1, routed)           0.000     6.803    descifrar/rAux3_nxt[15]
    SLICE_X3Y96          FDRE                                         r  descifrar/rAux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.349     7.156    descifrar/CLK
    SLICE_X3Y96          FDRE                                         r  descifrar/rAux3_reg[15]/C
                         clock pessimism              0.251     7.407    
                         clock uncertainty           -0.035     7.372    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.035     7.407    descifrar/rAux3_reg[15]
  -------------------------------------------------------------------
                         required time                          7.407    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.975ns (37.780%)  route 1.606ns (62.220%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 7.141 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X1Y77          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.269     4.489 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          1.598     6.087    cifrar/state[2]
    SLICE_X0Y72                                                       r  cifrar/rAux2[3]_i_4/I1
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.053     6.140 r  cifrar/rAux2[3]_i_4/O
                         net (fo=1, routed)           0.000     6.140    cifrar/rAux2[3]_i_4_n_0
    SLICE_X0Y72                                                       r  cifrar/rAux2_reg[3]_i_1/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.464 r  cifrar/rAux2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    cifrar/rAux2_reg[3]_i_1_n_0
    SLICE_X0Y73                                                       r  cifrar/rAux2_reg[7]_i_1/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.522 r  cifrar/rAux2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    cifrar/rAux2_reg[7]_i_1_n_0
    SLICE_X0Y74                                                       r  cifrar/rAux2_reg[11]_i_1/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.580 r  cifrar/rAux2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.588    cifrar/rAux2_reg[11]_i_1_n_0
    SLICE_X0Y75                                                       r  cifrar/rAux2_reg[15]_i_2/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.801 r  cifrar/rAux2_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.801    cifrar/rAux2_nxt1_in[13]
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     7.141    cifrar/CLK
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[13]/C
                         clock pessimism              0.258     7.399    
                         clock uncertainty           -0.035     7.364    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.051     7.415    cifrar/rAux2_reg[13]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.067ns (41.898%)  route 1.480ns (58.102%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 7.142 - 3.200 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.447     4.223    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.492 f  cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=87, routed)          0.735     5.226    cifrar/state[3]
    SLICE_X0Y76                                                       f  cifrar/rAux3[3]_i_7/I4
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.053     5.279 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.397     5.677    cifrar/p_1_in[0]
    SLICE_X3Y75                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.053     5.730 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.730    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.043 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.043    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.101 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.101    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.280 r  cifrar/rAux3_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.348     6.628    cifrar/p_2_out[11]
    SLICE_X7Y76                                                       r  cifrar/rAux3[11]_i_1/I2
    SLICE_X7Y76          LUT5 (Prop_lut5_I2_O)        0.142     6.770 r  cifrar/rAux3[11]_i_1/O
                         net (fo=1, routed)           0.000     6.770    cifrar/rAux3_nxt[11]
    SLICE_X7Y76          FDRE                                         r  cifrar/rAux3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     7.142    cifrar/CLK
    SLICE_X7Y76          FDRE                                         r  cifrar/rAux3_reg[11]/C
                         clock pessimism              0.251     7.393    
                         clock uncertainty           -0.035     7.358    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.034     7.392    cifrar/rAux3_reg[11]
  -------------------------------------------------------------------
                         required time                          7.392    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.053ns (40.812%)  route 1.527ns (59.188%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 7.142 - 3.200 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.447     4.223    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.492 f  cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=87, routed)          0.735     5.226    cifrar/state[3]
    SLICE_X0Y76                                                       f  cifrar/rAux3[3]_i_7/I4
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.053     5.279 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.397     5.677    cifrar/p_1_in[0]
    SLICE_X3Y75                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.053     5.730 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.730    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.043 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.043    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.256 r  cifrar/rAux3_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.395     6.651    cifrar/p_2_out[5]
    SLICE_X6Y76                                                       r  cifrar/rAux3[5]_i_1/I2
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.152     6.803 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.803    cifrar/rAux3_nxt[5]
    SLICE_X6Y76          FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     7.142    cifrar/CLK
    SLICE_X6Y76          FDRE                                         r  cifrar/rAux3_reg[5]/C
                         clock pessimism              0.251     7.393    
                         clock uncertainty           -0.035     7.358    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)        0.071     7.429    cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.941ns (36.949%)  route 1.606ns (63.051%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 7.141 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X1Y77          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.269     4.489 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          1.598     6.087    cifrar/state[2]
    SLICE_X0Y72                                                       r  cifrar/rAux2[3]_i_4/I1
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.053     6.140 r  cifrar/rAux2[3]_i_4/O
                         net (fo=1, routed)           0.000     6.140    cifrar/rAux2[3]_i_4_n_0
    SLICE_X0Y72                                                       r  cifrar/rAux2_reg[3]_i_1/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.464 r  cifrar/rAux2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    cifrar/rAux2_reg[3]_i_1_n_0
    SLICE_X0Y73                                                       r  cifrar/rAux2_reg[7]_i_1/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.522 r  cifrar/rAux2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    cifrar/rAux2_reg[7]_i_1_n_0
    SLICE_X0Y74                                                       r  cifrar/rAux2_reg[11]_i_1/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.580 r  cifrar/rAux2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.588    cifrar/rAux2_reg[11]_i_1_n_0
    SLICE_X0Y75                                                       r  cifrar/rAux2_reg[15]_i_2/CI
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.767 r  cifrar/rAux2_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.767    cifrar/rAux2_nxt1_in[15]
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     7.141    cifrar/CLK
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[15]/C
                         clock pessimism              0.258     7.399    
                         clock uncertainty           -0.035     7.364    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.051     7.415    cifrar/rAux2_reg[15]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 1.040ns (41.447%)  route 1.469ns (58.553%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 7.142 - 3.200 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.447     4.223    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.492 f  cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=87, routed)          0.735     5.226    cifrar/state[3]
    SLICE_X0Y76                                                       f  cifrar/rAux3[3]_i_7/I4
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.053     5.279 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.397     5.677    cifrar/p_1_in[0]
    SLICE_X3Y75                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.053     5.730 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.730    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.043 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.043    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.101 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.101    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.240 r  cifrar/rAux3_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.337     6.577    cifrar/p_2_out[8]
    SLICE_X5Y76                                                       r  cifrar/rAux3[8]_i_1/I2
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.155     6.732 r  cifrar/rAux3[8]_i_1/O
                         net (fo=1, routed)           0.000     6.732    cifrar/rAux3_nxt[8]
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     7.142    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[8]/C
                         clock pessimism              0.251     7.393    
                         clock uncertainty           -0.035     7.358    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.035     7.393    cifrar/rAux3_reg[8]
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 1.034ns (41.330%)  route 1.468ns (58.670%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 7.142 - 3.200 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.447     4.223    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.492 f  cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=87, routed)          0.735     5.226    cifrar/state[3]
    SLICE_X0Y76                                                       f  cifrar/rAux3[3]_i_7/I4
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.053     5.279 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.397     5.677    cifrar/p_1_in[0]
    SLICE_X3Y75                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.053     5.730 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.730    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.043 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.043    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.101 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.101    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.237 r  cifrar/rAux3_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.336     6.573    cifrar/p_2_out[10]
    SLICE_X7Y76                                                       r  cifrar/rAux3[10]_i_1/I2
    SLICE_X7Y76          LUT5 (Prop_lut5_I2_O)        0.152     6.725 r  cifrar/rAux3[10]_i_1/O
                         net (fo=1, routed)           0.000     6.725    cifrar/rAux3_nxt[10]
    SLICE_X7Y76          FDRE                                         r  cifrar/rAux3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     7.142    cifrar/CLK
    SLICE_X7Y76          FDRE                                         r  cifrar/rAux3_reg[10]/C
                         clock pessimism              0.251     7.393    
                         clock uncertainty           -0.035     7.358    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.035     7.393    cifrar/rAux3_reg[10]
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.917ns (36.463%)  route 1.598ns (63.537%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 7.141 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X1Y77          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.269     4.489 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          1.598     6.087    cifrar/state[2]
    SLICE_X0Y72                                                       r  cifrar/rAux2[3]_i_4/I1
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.053     6.140 r  cifrar/rAux2[3]_i_4/O
                         net (fo=1, routed)           0.000     6.140    cifrar/rAux2[3]_i_4_n_0
    SLICE_X0Y72                                                       r  cifrar/rAux2_reg[3]_i_1/S[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.464 r  cifrar/rAux2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    cifrar/rAux2_reg[3]_i_1_n_0
    SLICE_X0Y73                                                       r  cifrar/rAux2_reg[7]_i_1/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.522 r  cifrar/rAux2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    cifrar/rAux2_reg[7]_i_1_n_0
    SLICE_X0Y74                                                       r  cifrar/rAux2_reg[11]_i_1/CI
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.735 r  cifrar/rAux2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.735    cifrar/rAux2_nxt1_in[9]
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     7.141    cifrar/CLK
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[9]/C
                         clock pessimism              0.251     7.392    
                         clock uncertainty           -0.035     7.357    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.051     7.408    cifrar/rAux2_reg[9]
  -------------------------------------------------------------------
                         required time                          7.408    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.559%)  route 0.083ns (39.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.579     1.436    descifrar/CLK
    SLICE_X4Y92          FDRE                                         r  descifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  descifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.083     1.620    descifrar/rCount_reg__0[2]
    SLICE_X5Y92                                                       r  descifrar/rCount[4]_i_1__0/I0
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.028     1.648 r  descifrar/rCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.648    descifrar/p_0_in__0[4]
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.781     1.954    descifrar/CLK
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[4]/C
                         clock pessimism             -0.507     1.447    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.061     1.508    descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cifrar/rAux3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.175ns (64.987%)  route 0.094ns (35.013%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.568     1.425    cifrar/CLK
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.100     1.525 r  cifrar/rAux3_reg[1]/Q
                         net (fo=5, routed)           0.094     1.620    cifrar/rAux3[1]
    SLICE_X2Y74                                                       r  cifrar/oC1[0]_i_9/I0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.028     1.648 r  cifrar/oC1[0]_i_9/O
                         net (fo=1, routed)           0.000     1.648    cifrar/oC1[0]_i_9_n_0
    SLICE_X2Y74                                                       r  cifrar/oC1_reg[0]_i_2/S[1]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.695 r  cifrar/oC1_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.695    cifrar/oC1_reg[0]_i_2_n_6
    SLICE_X2Y74          FDRE                                         r  cifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.767     1.940    cifrar/CLK
    SLICE_X2Y74          FDRE                                         r  cifrar/oC1_reg[1]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.092     1.528    cifrar/oC1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cifrar/rAux3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/oC1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.174ns (59.398%)  route 0.119ns (40.602%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.570     1.427    cifrar/CLK
    SLICE_X5Y78          FDRE                                         r  cifrar/rAux3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.100     1.527 r  cifrar/rAux3_reg[15]/Q
                         net (fo=3, routed)           0.119     1.646    cifrar/rAux3[15]
    SLICE_X2Y77                                                       r  cifrar/oC1[12]_i_5/I0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.028     1.674 r  cifrar/oC1[12]_i_5/O
                         net (fo=1, routed)           0.000     1.674    cifrar/oC1[12]_i_5_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/S[3]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.720 r  cifrar/oC1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.720    cifrar/oC1_reg[12]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/C
                         clock pessimism             -0.484     1.459    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.092     1.551    cifrar/oC1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.918%)  route 0.119ns (48.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.579     1.436    descifrar/CLK
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  descifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.119     1.655    descifrar/rCount_reg__0[1]
    SLICE_X4Y92                                                       r  descifrar/rCount[2]_i_1__0/I1
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.028     1.683 r  descifrar/rCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.683    descifrar/rCount[2]_i_1__0_n_0
    SLICE_X4Y92          FDRE                                         r  descifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.781     1.954    descifrar/CLK
    SLICE_X4Y92          FDRE                                         r  descifrar/rCount_reg[2]/C
                         clock pessimism             -0.507     1.447    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.060     1.507    descifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.442%)  route 0.131ns (50.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.579     1.436    descifrar/CLK
    SLICE_X4Y92          FDRE                                         r  descifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  descifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.131     1.667    descifrar/rCount_reg__0[0]
    SLICE_X5Y92                                                       r  descifrar/rCount[1]_i_1__0/I0
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.028     1.695 r  descifrar/rCount[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.695    descifrar/p_0_in__0[1]
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.781     1.954    descifrar/CLK
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[1]/C
                         clock pessimism             -0.507     1.447    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.060     1.507    descifrar/rCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.252%)  route 0.132ns (50.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.579     1.436    descifrar/CLK
    SLICE_X4Y92          FDRE                                         r  descifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  descifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.132     1.668    descifrar/rCount_reg__0[0]
    SLICE_X5Y92                                                       r  descifrar/rCount[3]_i_1__0/I1
    SLICE_X5Y92          LUT4 (Prop_lut4_I1_O)        0.028     1.696 r  descifrar/rCount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.696    descifrar/p_0_in__0[3]
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.781     1.954    descifrar/CLK
    SLICE_X5Y92          FDRE                                         r  descifrar/rCount_reg[3]/C
                         clock pessimism             -0.507     1.447    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.060     1.507    descifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rAux2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.193ns (61.004%)  route 0.123ns (38.996%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X6Y97          FDSE                                         r  descifrar/sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDSE (Prop_fdse_C_Q)         0.118     1.556 r  descifrar/sum_reg[13]/Q
                         net (fo=3, routed)           0.123     1.680    descifrar/sum_reg[13]
    SLICE_X2Y97                                                       r  descifrar/rAux2[15]_i_5/I0
    SLICE_X2Y97          LUT5 (Prop_lut5_I0_O)        0.028     1.708 r  descifrar/rAux2[15]_i_5/O
                         net (fo=1, routed)           0.000     1.708    descifrar/rAux2[15]_i_5_n_0
    SLICE_X2Y97                                                       r  descifrar/rAux2_reg[15]_i_2/S[1]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.755 r  descifrar/rAux2_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.755    descifrar/rAux2_reg[15]_i_2_n_6
    SLICE_X2Y97          FDRE                                         r  descifrar/rAux2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.784     1.957    descifrar/CLK
    SLICE_X2Y97          FDRE                                         r  descifrar/rAux2_reg[13]/C
                         clock pessimism             -0.484     1.473    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.092     1.565    descifrar/rAux2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rAux2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.193ns (61.004%)  route 0.123ns (38.996%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X6Y95          FDSE                                         r  descifrar/sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDSE (Prop_fdse_C_Q)         0.118     1.555 r  descifrar/sum_reg[5]/Q
                         net (fo=3, routed)           0.123     1.679    descifrar/sum_reg[5]
    SLICE_X2Y95                                                       r  descifrar/rAux2[7]_i_4/I0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.028     1.707 r  descifrar/rAux2[7]_i_4/O
                         net (fo=1, routed)           0.000     1.707    descifrar/rAux2[7]_i_4_n_0
    SLICE_X2Y95                                                       r  descifrar/rAux2_reg[7]_i_1/S[1]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.754 r  descifrar/rAux2_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.754    descifrar/rAux2_reg[7]_i_1_n_6
    SLICE_X2Y95          FDRE                                         r  descifrar/rAux2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y95          FDRE                                         r  descifrar/rAux2_reg[5]/C
                         clock pessimism             -0.484     1.472    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.092     1.564    descifrar/rAux2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rAux2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.193ns (60.897%)  route 0.124ns (39.103%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X6Y96          FDSE                                         r  descifrar/sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDSE (Prop_fdse_C_Q)         0.118     1.555 r  descifrar/sum_reg[9]/Q
                         net (fo=3, routed)           0.124     1.679    descifrar/sum_reg[9]
    SLICE_X2Y96                                                       r  descifrar/rAux2[11]_i_4/I0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.028     1.707 r  descifrar/rAux2[11]_i_4/O
                         net (fo=1, routed)           0.000     1.707    descifrar/rAux2[11]_i_4_n_0
    SLICE_X2Y96                                                       r  descifrar/rAux2_reg[11]_i_1/S[1]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.754 r  descifrar/rAux2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.754    descifrar/rAux2_reg[11]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  descifrar/rAux2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y96          FDRE                                         r  descifrar/rAux2_reg[9]/C
                         clock pessimism             -0.484     1.472    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.092     1.564    descifrar/rAux2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.177ns (64.846%)  route 0.096ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.568     1.425    cifrar/CLK
    SLICE_X1Y75          FDRE                                         r  cifrar/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.100     1.525 r  cifrar/sum_reg[15]/Q
                         net (fo=2, routed)           0.096     1.621    cifrar/sum_reg[15]
    SLICE_X0Y75                                                       r  cifrar/rAux2[15]_i_3/I0
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.028     1.649 r  cifrar/rAux2[15]_i_3/O
                         net (fo=1, routed)           0.000     1.649    cifrar/rAux2[15]_i_3_n_0
    SLICE_X0Y75                                                       r  cifrar/rAux2_reg[15]_i_2/S[3]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.698 r  cifrar/rAux2_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.698    cifrar/rAux2_nxt1_in[15]
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.767     1.940    cifrar/CLK
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[15]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.071     1.507    cifrar/rAux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         3.200       1.600      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X0Y70    cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X0Y76    cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X1Y77    cifrar/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X0Y70    cifrar/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X4Y73    cifrar/oC0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X4Y73    cifrar/oC0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X4Y73    cifrar/oC0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X4Y74    cifrar/oC0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X4Y74    cifrar/oC0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X0Y76    cifrar/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X1Y77    cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC0_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y77    cifrar/oC1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y77    cifrar/oC1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y77    cifrar/oC1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y74    cifrar/oC1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y74    cifrar/oC1_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y87    descifrar/rAux1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X0Y70    cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X0Y76    cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X0Y70    cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC0_reg[6]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cifrar/oC1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 2.764ns (49.930%)  route 2.772ns (50.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.443     4.219    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308     4.527 r  cifrar/oC1_reg[11]/Q
                         net (fo=5, routed)           2.772     7.299    oC1_OBUF[11]
    F18                                                               r  oC1_OBUF[11]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         2.456     9.755 r  oC1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.755    oC1[11]
    F18                                                               r  oC1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.532ns  (logic 2.793ns (50.481%)  route 2.740ns (49.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/oC1_reg[13]/Q
                         net (fo=4, routed)           2.740     7.267    oC1_OBUF[13]
    E16                                                               r  oC1_OBUF[13]_inst/I
    E16                  OBUF (Prop_obuf_I_O)         2.485     9.752 r  oC1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.752    oC1[13]
    E16                                                               r  oC1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.531ns  (logic 2.794ns (50.513%)  route 2.737ns (49.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/oC1_reg[14]/Q
                         net (fo=4, routed)           2.737     7.265    oC1_OBUF[14]
    E15                                                               r  oC1_OBUF[14]_inst/I
    E15                  OBUF (Prop_obuf_I_O)         2.486     9.751 r  oC1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.751    oC1[14]
    E15                                                               r  oC1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 2.786ns (50.504%)  route 2.731ns (49.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.443     4.219    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308     4.527 r  cifrar/oC1_reg[10]/Q
                         net (fo=5, routed)           2.731     7.258    oC1_OBUF[10]
    F17                                                               r  oC1_OBUF[10]_inst/I
    F17                  OBUF (Prop_obuf_I_O)         2.478     9.736 r  oC1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.736    oC1[10]
    F17                                                               r  oC1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.389ns  (logic 2.760ns (51.218%)  route 2.629ns (48.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/oC1_reg[15]/Q
                         net (fo=4, routed)           2.629     7.157    oC1_OBUF[15]
    J16                                                               r  oC1_OBUF[15]_inst/I
    J16                  OBUF (Prop_obuf_I_O)         2.452     9.609 r  oC1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.609    oC1[15]
    J16                                                               r  oC1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.386ns  (logic 2.796ns (51.911%)  route 2.590ns (48.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.441     4.217    cifrar/CLK
    SLICE_X2Y74          FDRE                                         r  cifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.308     4.525 r  cifrar/oC1_reg[3]/Q
                         net (fo=4, routed)           2.590     7.115    oC1_OBUF[3]
    D20                                                               r  oC1_OBUF[3]_inst/I
    D20                  OBUF (Prop_obuf_I_O)         2.488     9.602 r  oC1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.602    oC1[3]
    D20                                                               r  oC1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 2.790ns (52.182%)  route 2.557ns (47.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.443     4.219    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308     4.527 r  cifrar/oC1_reg[9]/Q
                         net (fo=5, routed)           2.557     7.084    oC1_OBUF[9]
    E17                                                               r  oC1_OBUF[9]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         2.482     9.566 r  oC1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.566    oC1[9]
    E17                                                               r  oC1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.340ns  (logic 2.763ns (51.741%)  route 2.577ns (48.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.441     4.217    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.308     4.525 r  cifrar/oC1_reg[5]/Q
                         net (fo=5, routed)           2.577     7.102    oC1_OBUF[5]
    H18                                                               r  oC1_OBUF[5]_inst/I
    H18                  OBUF (Prop_obuf_I_O)         2.455     9.557 r  oC1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.557    oC1[5]
    H18                                                               r  oC1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 2.771ns (52.212%)  route 2.536ns (47.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.461     4.237    descifrar/CLK
    SLICE_X1Y99          FDRE                                         r  descifrar/oC0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.269     4.506 r  descifrar/oC0_reg[13]/Q
                         net (fo=5, routed)           2.536     7.042    oV0_OBUF[13]
    A19                                                               r  oV0_OBUF[13]_inst/I
    A19                  OBUF (Prop_obuf_I_O)         2.502     9.544 r  oV0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.544    oV0[13]
    A19                                                               r  oV0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.323ns  (logic 2.763ns (51.903%)  route 2.560ns (48.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.441     4.217    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.308     4.525 r  cifrar/oC1_reg[6]/Q
                         net (fo=5, routed)           2.560     7.085    oC1_OBUF[6]
    H17                                                               r  oC1_OBUF[6]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         2.455     9.540 r  oC1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.540    oC1[6]
    H17                                                               r  oC1[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.445ns (82.230%)  route 0.312ns (17.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[13]/Q
                         net (fo=5, routed)           0.312     1.851    oV1_OBUF[13]
    B22                                                               r  oV1_OBUF[13]_inst/I
    B22                  OBUF (Prop_obuf_I_O)         1.345     3.196 r  oV1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.196    oV1[13]
    B22                                                               r  oV1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.464ns (82.198%)  route 0.317ns (17.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y92          FDRE                                         r  descifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[9]/Q
                         net (fo=6, routed)           0.317     1.854    oV1_OBUF[9]
    A23                                                               r  oV1_OBUF[9]_inst/I
    A23                  OBUF (Prop_obuf_I_O)         1.364     3.218 r  oV1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    oV1[9]
    A23                                                               r  oV1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.468ns (81.485%)  route 0.334ns (18.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[6]/Q
                         net (fo=6, routed)           0.334     1.871    oV1_OBUF[6]
    C26                                                               r  oV1_OBUF[6]_inst/I
    C26                  OBUF (Prop_obuf_I_O)         1.368     3.239 r  oV1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.239    oV1[6]
    C26                                                               r  oV1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.470ns (81.365%)  route 0.337ns (18.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X0Y91          FDRE                                         r  descifrar/oC1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[10]/Q
                         net (fo=6, routed)           0.337     1.874    oV1_OBUF[10]
    B26                                                               r  oV1_OBUF[10]_inst/I
    B26                  OBUF (Prop_obuf_I_O)         1.370     3.244 r  oV1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.244    oV1[10]
    B26                                                               r  oV1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.467ns (81.002%)  route 0.344ns (18.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[7]/Q
                         net (fo=6, routed)           0.344     1.881    oV1_OBUF[7]
    D26                                                               r  oV1_OBUF[7]_inst/I
    D26                  OBUF (Prop_obuf_I_O)         1.367     3.249 r  oV1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.249    oV1[7]
    D26                                                               r  oV1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.470ns (81.134%)  route 0.342ns (18.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[14]/Q
                         net (fo=5, routed)           0.342     1.880    oV1_OBUF[14]
    A25                                                               r  oV1_OBUF[14]_inst/I
    A25                  OBUF (Prop_obuf_I_O)         1.370     3.250 r  oV1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.250    oV1[14]
    A25                                                               r  oV1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.476ns (81.250%)  route 0.340ns (18.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/oC1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[8]/Q
                         net (fo=6, routed)           0.340     1.878    oV1_OBUF[8]
    A24                                                               r  oV1_OBUF[8]_inst/I
    A24                  OBUF (Prop_obuf_I_O)         1.376     3.253 r  oV1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.253    oV1[8]
    A24                                                               r  oV1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.456ns (79.313%)  route 0.380ns (20.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[15]/Q
                         net (fo=4, routed)           0.380     1.918    oV1_OBUF[15]
    B24                                                               r  oV1_OBUF[15]_inst/I
    B24                  OBUF (Prop_obuf_I_O)         1.356     3.273 r  oV1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.273    oV1[15]
    B24                                                               r  oV1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.442ns (77.192%)  route 0.426ns (22.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X1Y93          FDRE                                         r  descifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[5]/Q
                         net (fo=6, routed)           0.426     1.964    oV1_OBUF[5]
    C23                                                               r  oV1_OBUF[5]_inst/I
    C23                  OBUF (Prop_obuf_I_O)         1.342     3.306 r  oV1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.306    oV1[5]
    C23                                                               r  oV1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.455ns (77.121%)  route 0.432ns (22.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X3Y94          FDRE                                         r  descifrar/oC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[12]/Q
                         net (fo=5, routed)           0.432     1.970    oV1_OBUF[12]
    A22                                                               r  oV1_OBUF[12]_inst/I
    A22                  OBUF (Prop_obuf_I_O)         1.355     3.325 r  oV1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.325    oV1[12]
    A22                                                               r  oV1[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 0.866ns (12.521%)  route 6.049ns (87.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.685     6.915    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 0.866ns (12.521%)  route 6.049ns (87.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.685     6.915    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 0.866ns (12.521%)  route 6.049ns (87.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.685     6.915    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 0.866ns (12.521%)  route 6.049ns (87.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.685     6.915    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.866ns (12.711%)  route 5.946ns (87.289%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.582     6.811    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.336     3.943    cifrar/CLK
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.866ns (12.711%)  route 5.946ns (87.289%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.582     6.811    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.336     3.943    cifrar/CLK
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.866ns (12.711%)  route 5.946ns (87.289%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.582     6.811    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.336     3.943    cifrar/CLK
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.866ns (12.711%)  route 5.946ns (87.289%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.582     6.811    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  cifrar/rAux3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.336     3.943    cifrar/CLK
    SLICE_X3Y73          FDRE                                         r  cifrar/rAux3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.701ns  (logic 0.866ns (12.920%)  route 5.835ns (87.080%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.471     6.701    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  cifrar/rCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.339     3.946    cifrar/CLK
    SLICE_X2Y70          FDRE                                         r  cifrar/rCount_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.701ns  (logic 0.866ns (12.920%)  route 5.835ns (87.080%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.364     5.177    cifrar/rst_IBUF
    SLICE_X6Y76                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.053     5.230 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.471     6.701    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  cifrar/rCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.339     3.946    cifrar/CLK
    SLICE_X2Y70          FDRE                                         r  cifrar/rCount_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.774%)  route 0.351ns (60.226%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.351     0.509    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.537 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.537    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.583 r  cifrar/oC1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.583    cifrar/oC1_reg[8]_i_1_n_4
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[11]/C

Slack:                    inf
  Source:                 iV1[10]
                            (input port)
  Destination:            cifrar/oC1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.212ns (34.887%)  route 0.395ns (65.113%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  iV1[10] (IN)
                         net (fo=0)                   0.000     0.000    iV1[10]
    F22                                                               r  iV1_IBUF[10]_inst/I
    F22                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  iV1_IBUF[10]_inst/O
                         net (fo=2, routed)           0.395     0.531    cifrar/iV1_IBUF[10]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_7/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.559 r  cifrar/oC1[8]_i_7/O
                         net (fo=1, routed)           0.000     0.559    cifrar/oC1[8]_i_7_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.606 r  cifrar/oC1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.606    cifrar/oC1_reg[8]_i_1_n_5
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[10]/C

Slack:                    inf
  Source:                 iV1[8]
                            (input port)
  Destination:            cifrar/oC1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.211ns (33.983%)  route 0.409ns (66.017%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  iV1[8] (IN)
                         net (fo=0)                   0.000     0.000    iV1[8]
    G22                                                               r  iV1_IBUF[8]_inst/I
    G22                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  iV1_IBUF[8]_inst/O
                         net (fo=2, routed)           0.409     0.542    cifrar/iV1_IBUF[8]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_9/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.570 r  cifrar/oC1[8]_i_9/O
                         net (fo=1, routed)           0.000     0.570    cifrar/oC1[8]_i_9_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.620 r  cifrar/oC1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.620    cifrar/oC1_reg[8]_i_1_n_7
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[8]/C

Slack:                    inf
  Source:                 iV1[9]
                            (input port)
  Destination:            cifrar/oC1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.216ns (34.380%)  route 0.412ns (65.620%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iV1[9] (IN)
                         net (fo=0)                   0.000     0.000    iV1[9]
    E23                                                               r  iV1_IBUF[9]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  iV1_IBUF[9]_inst/O
                         net (fo=2, routed)           0.412     0.553    cifrar/iV1_IBUF[9]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_8/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.581 r  cifrar/oC1[8]_i_8/O
                         net (fo=1, routed)           0.000     0.581    cifrar/oC1[8]_i_8_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.628 r  cifrar/oC1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.628    cifrar/oC1_reg[8]_i_1_n_6
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[9]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.304ns (46.395%)  route 0.351ns (53.605%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.351     0.509    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.537 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.537    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.614 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.614    cifrar/oC1_reg[8]_i_1_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.655 r  cifrar/oC1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.655    cifrar/oC1_reg[12]_i_1_n_7
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[12]/C

Slack:                    inf
  Source:                 iV1[13]
                            (input port)
  Destination:            cifrar/oC1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.224ns (33.679%)  route 0.441ns (66.321%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  iV1[13] (IN)
                         net (fo=0)                   0.000     0.000    iV1[13]
    C21                                                               r  iV1_IBUF[13]_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  iV1_IBUF[13]_inst/O
                         net (fo=2, routed)           0.441     0.590    cifrar/iV1_IBUF[13]
    SLICE_X2Y77                                                       r  cifrar/oC1[12]_i_7/I4
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.028     0.618 r  cifrar/oC1[12]_i_7/O
                         net (fo=1, routed)           0.000     0.618    cifrar/oC1[12]_i_7_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/S[1]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.665 r  cifrar/oC1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.665    cifrar/oC1_reg[12]_i_1_n_6
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[13]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.316ns (47.359%)  route 0.351ns (52.641%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.351     0.509    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.537 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.537    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.614 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.614    cifrar/oC1_reg[8]_i_1_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.667 r  cifrar/oC1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.667    cifrar/oC1_reg[12]_i_1_n_5
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[14]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.330ns (48.442%)  route 0.351ns (51.558%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.351     0.509    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.537 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.537    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.614 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.614    cifrar/oC1_reg[8]_i_1_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     0.681 r  cifrar/oC1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.681    cifrar/oC1_reg[12]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/C

Slack:                    inf
  Source:                 iV1[5]
                            (input port)
  Destination:            cifrar/oC1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.214ns (30.738%)  route 0.483ns (69.262%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F24                                               0.000     0.000 r  iV1[5] (IN)
                         net (fo=0)                   0.000     0.000    iV1[5]
    F24                                                               r  iV1_IBUF[5]_inst/I
    F24                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iV1_IBUF[5]_inst/O
                         net (fo=2, routed)           0.483     0.623    cifrar/iV1_IBUF[5]
    SLICE_X2Y75                                                       r  cifrar/oC1[4]_i_8/I4
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.651 r  cifrar/oC1[4]_i_8/O
                         net (fo=1, routed)           0.000     0.651    cifrar/oC1[4]_i_8_n_0
    SLICE_X2Y75                                                       r  cifrar/oC1_reg[4]_i_1/S[1]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.698 r  cifrar/oC1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.698    cifrar/oC1_reg[4]_i_1_n_6
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.767     1.940    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[5]/C

Slack:                    inf
  Source:                 iV1[4]
                            (input port)
  Destination:            cifrar/oC1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.241ns (34.380%)  route 0.460ns (65.620%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E25                                               0.000     0.000 r  iV1[4] (IN)
                         net (fo=0)                   0.000     0.000    iV1[4]
    E25                                                               r  iV1_IBUF[4]_inst/I
    E25                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  iV1_IBUF[4]_inst/O
                         net (fo=2, routed)           0.460     0.624    cifrar/iV1_IBUF[4]
    SLICE_X2Y75                                                       r  cifrar/oC1[4]_i_9/I4
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.652 r  cifrar/oC1[4]_i_9/O
                         net (fo=1, routed)           0.000     0.652    cifrar/oC1[4]_i_9_n_0
    SLICE_X2Y75                                                       r  cifrar/oC1_reg[4]_i_1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.702 r  cifrar/oC1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.702    cifrar/oC1_reg[4]_i_1_n_7
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.767     1.940    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[4]/C





