
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -26.20

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[15]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    23   64.98    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.01    0.01    0.25 ^ wire18/A (BUF_X4)
    28  111.76    0.02    0.03    0.28 ^ wire18/Z (BUF_X4)
                                         net21 (net)
                  0.16    0.12    0.40 ^ qnr.dep[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.dep[15]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    2.65    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X2)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[15]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    23   64.98    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.01    0.01    0.25 ^ wire18/A (BUF_X4)
    28  111.76    0.02    0.03    0.28 ^ wire18/Z (BUF_X4)
                                         net21 (net)
                  0.16    0.12    0.40 ^ qnr.dep[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.40   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[15]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.02    1.22   library recovery time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK (DFFR_X2)
     6   38.31    0.05    0.16    0.16 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[7] (net)
                  0.05    0.00    0.17 ^ _068740_/A (BUF_X16)
    10  119.11    0.01    0.03    0.20 ^ _068740_/Z (BUF_X16)
                                         _004526_ (net)
                  0.03    0.02    0.22 ^ _068741_/A (BUF_X8)
    10  129.58    0.02    0.03    0.25 ^ _068741_/Z (BUF_X8)
                                         _004527_ (net)
                  0.04    0.02    0.27 ^ _068742_/A (BUF_X8)
    10  114.78    0.02    0.04    0.31 ^ _068742_/Z (BUF_X8)
                                         _004528_ (net)
                  0.11    0.09    0.40 ^ _069043_/A (BUF_X8)
    10   77.87    0.02    0.04    0.44 ^ _069043_/Z (BUF_X8)
                                         _004652_ (net)
                  0.04    0.03    0.47 ^ _069044_/A1 (NAND2_X1)
     1    2.02    0.01    0.02    0.49 v _069044_/ZN (NAND2_X1)
                                         _004653_ (net)
                  0.01    0.00    0.49 v _069045_/A (INV_X1)
     1    3.81    0.01    0.02    0.51 ^ _069045_/ZN (INV_X1)
                                         _045039_ (net)
                  0.01    0.00    0.51 ^ _117342_/B (FA_X1)
     1    2.00    0.02    0.09    0.60 v _117342_/S (FA_X1)
                                         _045042_ (net)
                  0.02    0.00    0.60 v _074586_/A (INV_X1)
     1    2.96    0.01    0.02    0.62 ^ _074586_/ZN (INV_X1)
                                         _045048_ (net)
                  0.01    0.00    0.62 ^ _117344_/CI (FA_X1)
     1    3.78    0.02    0.09    0.72 v _117344_/S (FA_X1)
                                         _045050_ (net)
                  0.02    0.00    0.72 v _117346_/CI (FA_X1)
     1    3.46    0.01    0.12    0.83 ^ _117346_/S (FA_X1)
                                         _045055_ (net)
                  0.01    0.00    0.83 ^ _117347_/CI (FA_X1)
     1    2.02    0.02    0.09    0.92 v _117347_/S (FA_X1)
                                         _045058_ (net)
                  0.02    0.00    0.92 v _077273_/A (INV_X1)
     1    3.77    0.01    0.02    0.95 ^ _077273_/ZN (INV_X1)
                                         _062395_ (net)
                  0.01    0.00    0.95 ^ _122803_/B (HA_X1)
     1    2.06    0.02    0.05    0.99 ^ _122803_/S (HA_X1)
                                         _062397_ (net)
                  0.02    0.00    0.99 ^ _107314_/A (BUF_X2)
     5   11.98    0.02    0.04    1.03 ^ _107314_/Z (BUF_X2)
                                         _031978_ (net)
                  0.02    0.00    1.03 ^ _107336_/A1 (NAND2_X1)
     1    1.67    0.01    0.01    1.04 v _107336_/ZN (NAND2_X1)
                                         _031998_ (net)
                  0.01    0.00    1.04 v _107337_/A1 (NOR3_X1)
     2    3.80    0.04    0.05    1.09 ^ _107337_/ZN (NOR3_X1)
                                         _031999_ (net)
                  0.04    0.00    1.09 ^ _107339_/A1 (NAND3_X1)
     1    1.83    0.02    0.03    1.12 v _107339_/ZN (NAND3_X1)
                                         _032001_ (net)
                  0.02    0.00    1.12 v _107340_/A3 (NAND3_X1)
     2    6.25    0.02    0.03    1.16 ^ _107340_/ZN (NAND3_X1)
                                         _032002_ (net)
                  0.02    0.00    1.16 ^ _107355_/A1 (NAND3_X1)
     2    3.49    0.02    0.03    1.18 v _107355_/ZN (NAND3_X1)
                                         _032015_ (net)
                  0.02    0.00    1.18 v _107377_/B1 (OAI21_X1)
     1    4.76    0.03    0.05    1.23 ^ _107377_/ZN (OAI21_X1)
                                         _032035_ (net)
                  0.03    0.00    1.23 ^ _107383_/A (XOR2_X2)
     1   10.02    0.04    0.07    1.30 ^ _107383_/Z (XOR2_X2)
                                         _032041_ (net)
                  0.04    0.00    1.30 ^ _107384_/B1 (AOI21_X1)
     1    1.28    0.01    0.02    1.32 v _107384_/ZN (AOI21_X1)
                                         _002687_ (net)
                  0.01    0.00    1.32 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.32   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[15]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    23   64.98    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.01    0.01    0.25 ^ wire18/A (BUF_X4)
    28  111.76    0.02    0.03    0.28 ^ wire18/Z (BUF_X4)
                                         net21 (net)
                  0.16    0.12    0.40 ^ qnr.dep[15]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.40   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[15]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.02    1.22   library recovery time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK (DFFR_X2)
     6   38.31    0.05    0.16    0.16 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[7] (net)
                  0.05    0.00    0.17 ^ _068740_/A (BUF_X16)
    10  119.11    0.01    0.03    0.20 ^ _068740_/Z (BUF_X16)
                                         _004526_ (net)
                  0.03    0.02    0.22 ^ _068741_/A (BUF_X8)
    10  129.58    0.02    0.03    0.25 ^ _068741_/Z (BUF_X8)
                                         _004527_ (net)
                  0.04    0.02    0.27 ^ _068742_/A (BUF_X8)
    10  114.78    0.02    0.04    0.31 ^ _068742_/Z (BUF_X8)
                                         _004528_ (net)
                  0.11    0.09    0.40 ^ _069043_/A (BUF_X8)
    10   77.87    0.02    0.04    0.44 ^ _069043_/Z (BUF_X8)
                                         _004652_ (net)
                  0.04    0.03    0.47 ^ _069044_/A1 (NAND2_X1)
     1    2.02    0.01    0.02    0.49 v _069044_/ZN (NAND2_X1)
                                         _004653_ (net)
                  0.01    0.00    0.49 v _069045_/A (INV_X1)
     1    3.81    0.01    0.02    0.51 ^ _069045_/ZN (INV_X1)
                                         _045039_ (net)
                  0.01    0.00    0.51 ^ _117342_/B (FA_X1)
     1    2.00    0.02    0.09    0.60 v _117342_/S (FA_X1)
                                         _045042_ (net)
                  0.02    0.00    0.60 v _074586_/A (INV_X1)
     1    2.96    0.01    0.02    0.62 ^ _074586_/ZN (INV_X1)
                                         _045048_ (net)
                  0.01    0.00    0.62 ^ _117344_/CI (FA_X1)
     1    3.78    0.02    0.09    0.72 v _117344_/S (FA_X1)
                                         _045050_ (net)
                  0.02    0.00    0.72 v _117346_/CI (FA_X1)
     1    3.46    0.01    0.12    0.83 ^ _117346_/S (FA_X1)
                                         _045055_ (net)
                  0.01    0.00    0.83 ^ _117347_/CI (FA_X1)
     1    2.02    0.02    0.09    0.92 v _117347_/S (FA_X1)
                                         _045058_ (net)
                  0.02    0.00    0.92 v _077273_/A (INV_X1)
     1    3.77    0.01    0.02    0.95 ^ _077273_/ZN (INV_X1)
                                         _062395_ (net)
                  0.01    0.00    0.95 ^ _122803_/B (HA_X1)
     1    2.06    0.02    0.05    0.99 ^ _122803_/S (HA_X1)
                                         _062397_ (net)
                  0.02    0.00    0.99 ^ _107314_/A (BUF_X2)
     5   11.98    0.02    0.04    1.03 ^ _107314_/Z (BUF_X2)
                                         _031978_ (net)
                  0.02    0.00    1.03 ^ _107336_/A1 (NAND2_X1)
     1    1.67    0.01    0.01    1.04 v _107336_/ZN (NAND2_X1)
                                         _031998_ (net)
                  0.01    0.00    1.04 v _107337_/A1 (NOR3_X1)
     2    3.80    0.04    0.05    1.09 ^ _107337_/ZN (NOR3_X1)
                                         _031999_ (net)
                  0.04    0.00    1.09 ^ _107339_/A1 (NAND3_X1)
     1    1.83    0.02    0.03    1.12 v _107339_/ZN (NAND3_X1)
                                         _032001_ (net)
                  0.02    0.00    1.12 v _107340_/A3 (NAND3_X1)
     2    6.25    0.02    0.03    1.16 ^ _107340_/ZN (NAND3_X1)
                                         _032002_ (net)
                  0.02    0.00    1.16 ^ _107355_/A1 (NAND3_X1)
     2    3.49    0.02    0.03    1.18 v _107355_/ZN (NAND3_X1)
                                         _032015_ (net)
                  0.02    0.00    1.18 v _107377_/B1 (OAI21_X1)
     1    4.76    0.03    0.05    1.23 ^ _107377_/ZN (OAI21_X1)
                                         _032035_ (net)
                  0.03    0.00    1.23 ^ _107383_/A (XOR2_X2)
     1   10.02    0.04    0.07    1.30 ^ _107383_/Z (XOR2_X2)
                                         _032041_ (net)
                  0.04    0.00    1.30 ^ _107384_/B1 (AOI21_X1)
     1    1.28    0.01    0.02    1.32 v _107384_/ZN (AOI21_X1)
                                         _002687_ (net)
                  0.01    0.00    1.32 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.32   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.99e-02   1.37e-02   3.94e-04   6.40e-02  15.0%
Combinational          1.82e-01   1.80e-01   1.85e-03   3.63e-01  85.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.32e-01   1.93e-01   2.24e-03   4.27e-01 100.0%
                          54.2%      45.3%       0.5%
