#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  7 17:42:38 2022
# Process ID: 38320
# Current directory: E:/Class/FPGA_class/Example/SHNU_InClassExample_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32820 E:\Class\FPGA_class\Example\SHNU_InClassExample_3\SHNU_InClassExample_3.xpr
# Log file: E:/Class/FPGA_class/Example/SHNU_InClassExample_3/vivado.log
# Journal file: E:/Class/FPGA_class/Example/SHNU_InClassExample_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_3/SHNU_InClassExample_3.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/20401/FPGAclass/SHNU_InClassExample_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/20401/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project SHNU_InClassExample_4 E:/Class/FPGA_class/Example/SHNU_InClassExample_4 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new
close [ open E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v w ]
add_files E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Nov  7 18:17:30 2022] Launched synth_1...
Run output will be captured here: E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.runs/synth_1/runme.log
file mkdir E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v w ]
add_files -fileset sim_1 E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tester_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2458] undeclared symbol LESR_data, assumed default net type wire [E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tester
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim'
"xelab -wto d6b1b6f9d1fa409cbccfb0402da05f73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tester_behav xil_defaultlib.Tester xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d6b1b6f9d1fa409cbccfb0402da05f73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tester_behav xil_defaultlib.Tester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'SEED_DATA' is not permitted [E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tester_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim'
"xelab -wto d6b1b6f9d1fa409cbccfb0402da05f73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tester_behav xil_defaultlib.Tester xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d6b1b6f9d1fa409cbccfb0402da05f73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tester_behav xil_defaultlib.Tester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'SEED_DATA' is not permitted [E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 18:32:43 2022...
