// Seed: 1702335854
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  initial begin
    id_1 <= id_2;
  end
  reg   id_2;
  logic id_4;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  logic id_5;
  logic id_6;
  assign (supply1, weak0) id_3 = 1;
  assign id_3 = 1;
endmodule
