simLibName = "final_project"
simCellName = "zz_EE140_Fa19_digital"
simViewName = "config"
simSimulator = "verilog"
simNetlistHier = t
