\I\\{\_delay\_us}, 29.
\I\.{ACBG}, 27.
\I\.{ACIE}, 27, 29.
\I\.{ACIS1}, 27.
\I\.{ACME}, 27.
\I\.{ACSR}, 27, 29.
\I\.{ADCSRB}, 27.
\I\.{ADMUX}, 27.
\I\.{AIN0D}, 27.
\I\.{AIN1D}, 27.
\I\\{ANA\_COMP\_vect}, 31.
\I\\{Ancillary}, 1.
\I\.{ARM}, \[5], 22, 32.
\I\.{ARMTHRESHOLD}, \[9], 20.
\I\\{armwait}, \[20], 22.
\I\\{chirp}, \[12], 22, \[25].
\I\.{CHIRPLENGTH}, \[10], 25.
\I\.{CHIRPPERIOD}, \[10], 25.
\I\.{CLEAR}, \[4].
\I\\{count}, \[25].
\I\.{CS10}, 26.
\I\.{CS11}, 26.
\I\.{CS12}, 26.
\I\.{CS13}, 26.
\I\.{DDB0}, 24.
\I\.{DDB1}, 24.
\I\.{DDRB}, 24.
\I\.{DIDR0}, 27.
\I\.{F\_CPU}, \[3].
\I\\{f\_state}, \[13], 22, 30, 31, 32.
\I\.{GIMSK}, 24.
\I\.{ISR}, \[30], \[31], \[32].
\I\\{ledcntl}, \[12], 15, 22, \[25].
\I\\{main}, \[14].
\I\.{MCUCR}, 28.
\I\.{MUX0}, 27.
\I\.{NOWAVES}, \[5], 22, 30.
\I\.{OFF}, \[4], 22, 25.
\I\.{ON}, \[4], 15, 22, 25.
\I\.{PCIE}, 24.
\I\\{PCINT0\_vect}, 32.
\I\.{PCINT3}, 24.
\I\.{PCMSK}, 24.
\I\.{PORTB}, 25, 32.
\I\.{PORTB0}, 25.
\I\.{PORTB1}, 25.
\I\.{PORTB3}, 32.
\I\\{sei}, 18.
\I\\{Service}, 1.
\I\.{SET}, \[4].
\I\\{sirencntl}, \[12], \[25].
\I\\{sleep\_mode}, 20, 21.
\I\.{SM0}, 28.
\I\.{SM1}, 28.
\I\\{state}, \[12], \[25].
\I\.{TCCR1}, 26.
\I\.{TCNT1}, 22.
\I\\{TIMER1\_OVF\_vect}, 30.
\I\.{TIMESTART}, \[7], 22.
\I\.{TIMSK}, 26.
\I\.{TOIE1}, 26.
\I\.{WAVEHOLDOFFTIME}, \[8], 29.
\I\\{waveless}, \[20], 22.
\I\.{WAVES}, \[5], 22, 31.
\I\.{WAVETHRESHOLD}, \[6], 20, 22.

