// Seed: 2054339145
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  tri0  id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_14 = 32'd72,
    parameter id_15 = 32'd78
) (
    input tri1 id_0,
    output supply0 id_1,
    output wor id_2
);
  wire id_4;
  wand id_5;
  module_0(
      id_0, id_0, id_5, id_5
  );
  assign id_1 = id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  defparam id_14.id_15 = 1;
  assign id_15 = id_14;
  wire id_16;
  wire id_17;
endmodule
