;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN @10, @0
	SLT #270, <1
	SUB 12, @10
	ADD 12, @10
	JMP -7, @-20
	CMP -207, <-120
	SLT 20, @12
	ADD @53, 129
	SUB #12, @200
	SPL 0, <12
	SPL <-403, #20
	SUB 0, 12
	ADD 30, 9
	CMP @127, 106
	ADD @53, 129
	MOV -7, <-20
	SUB #3, 710
	SUB @0, @2
	SUB 12, @10
	CMP 210, 0
	MOV -7, <-20
	SUB #12, @200
	SUB @127, 106
	SLT 121, 0
	SUB 5, 12
	JMZ 30, 9
	CMP @127, 106
	ADD @53, 129
	CMP #12, @200
	SUB #12, @200
	SUB #-3, 10
	JMZ 270, 60
	MOV @121, 106
	SUB #12, @200
	SUB #-0, 10
	CMP 210, 0
	MOV -7, <-20
	MOV -7, <-20
	SLT 121, 0
	SUB @127, 106
	SUB @127, 106
	CMP -207, <-120
	CMP -207, <-120
	SUB 12, @10
	MOV -1, <-26
