Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Dropbox\Develop\Projects\UA3REO\FPGA\nios.qsys --block-symbol-file --output-directory=D:\Dropbox\Develop\Projects\UA3REO\FPGA\nios --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading FPGA/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 17.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_freq_phrase [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_freq_phrase
Progress: Adding pio_mode [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_mode
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_0 [altera_avalon_uart 17.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Dropbox\Develop\Projects\UA3REO\FPGA\nios.qsys --synthesis=VERILOG --output-directory=D:\Dropbox\Develop\Projects\UA3REO\FPGA\nios\synthesis --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading FPGA/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 17.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_freq_phrase [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_freq_phrase
Progress: Adding pio_mode [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_mode
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_0 [altera_avalon_uart 17.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: epcs_flash_controller_0: Starting RTL generation for module 'nios_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios_epcs_flash_controller_0 --dir=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0002_epcs_flash_controller_0_gen//nios_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'nios_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "nios" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: nios2_gen2_0: "nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0003_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_freq_phrase: Starting RTL generation for module 'nios_pio_freq_phrase'
Info: pio_freq_phrase:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_freq_phrase --dir=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0004_pio_freq_phrase_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0004_pio_freq_phrase_gen//nios_pio_freq_phrase_component_configuration.pl  --do_build_sim=0  ]
Info: pio_freq_phrase: Done RTL generation for module 'nios_pio_freq_phrase'
Info: pio_freq_phrase: "nios" instantiated altera_avalon_pio "pio_freq_phrase"
Info: pio_mode: Starting RTL generation for module 'nios_pio_mode'
Info: pio_mode:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_mode --dir=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0005_pio_mode_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0005_pio_mode_gen//nios_pio_mode_component_configuration.pl  --do_build_sim=0  ]
Info: pio_mode: Done RTL generation for module 'nios_pio_mode'
Info: pio_mode: "nios" instantiated altera_avalon_pio "pio_mode"
Info: sysid_qsys_0: "nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart_0: Starting RTL generation for module 'nios_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart_0 --dir=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0007_uart_0_gen//nios_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'nios_uart_0'
Info: uart_0: "nios" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/XGudr/AppData/Local/Temp/alt7633_671700775692915948.dir/0010_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.04.12 20:45:34 (*) Starting Nios II generation
Info: cpu: # 2018.04.12 20:45:34 (*)   Checking for plaintext license.
Info: cpu: # 2018.04.12 20:45:36 (*)   Plaintext license not found.
Info: cpu: # 2018.04.12 20:45:36 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.04.12 20:45:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.04.12 20:45:36 (*)   Creating all objects for CPU
Info: cpu: # 2018.04.12 20:45:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.04.12 20:45:37 (*)   Creating plain-text RTL
Info: cpu: # 2018.04.12 20:45:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: domain_0_default_slave: "mm_interconnect_0" instantiated altera_error_response_slave "domain_0_default_slave"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: domain_0_default_slave_axi_error_if_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "domain_0_default_slave_axi_error_if_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: Reusing file D:/Dropbox/Develop/Projects/UA3REO/FPGA/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: Reusing file D:/Dropbox/Develop/Projects/UA3REO/FPGA/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Dropbox/Develop/Projects/UA3REO/FPGA/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 27 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
