{"vcs1":{"timestamp_begin":1740053089.146054253, "rt":3.84, "ut":3.61, "st":0.17}}
{"vcselab":{"timestamp_begin":1740053093.063781511, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740053093.385389615, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740053088.845263862}
{"VCS_COMP_START_TIME": 1740053088.845263862}
{"VCS_COMP_END_TIME": 1740053093.692498848}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288020}}
{"vcselab": {"peak_mem": 150348}}
