name: DMA
description: DMA controller
groupName: DMA
registers:
  - name: DMA_ISR
    displayName: DMA_ISR
    description: DMA interrupt status register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GIF1
        description: global interrupt flag for channel 1
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF1
        description: transfer complete (TC) flag for channel 1
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF1
        description: half transfer (HT) flag for channel 1
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF1
        description: transfer error (TE) flag for channel 1
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
      - name: GIF2
        description: global interrupt flag for channel 2
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF2
        description: transfer complete (TC) flag for channel 2
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF2
        description: half transfer (HT) flag for channel 2
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF2
        description: transfer error (TE) flag for channel 2
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
      - name: GIF3
        description: global interrupt flag for channel 3
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF3
        description: transfer complete (TC) flag for channel 3
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF3
        description: half transfer (HT) flag for channel 3
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF3
        description: transfer error (TE) flag for channel 3
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
      - name: GIF4
        description: global interrupt flag for channel 4
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF4
        description: transfer complete (TC) flag for channel 4
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF4
        description: half transfer (HT) flag for channel 4
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF4
        description: transfer error (TE) flag for channel 4
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
      - name: GIF5
        description: global interrupt flag for channel 5
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF5
        description: transfer complete (TC) flag for channel 5
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF5
        description: half transfer (HT) flag for channel 5
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF5
        description: transfer error (TE) flag for channel 5
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
      - name: GIF6
        description: global interrupt flag for channel 6
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF6
        description: transfer complete (TC) flag for channel 6
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF6
        description: half transfer (HT) flag for channel 6
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF6
        description: transfer error (TE) flag for channel 6
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
      - name: GIF7
        description: global interrupt flag for channel 7
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE, HT or TC event
            value: 0
          - name: B_0x1
            description: a TE, HT or TC event occurred
            value: 1
      - name: TCIF7
        description: transfer complete (TC) flag for channel 7
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TC event
            value: 0
          - name: B_0x1
            description: a TC event occurred
            value: 1
      - name: HTIF7
        description: half transfer (HT) flag for channel 7
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no HT event
            value: 0
          - name: B_0x1
            description: a HT event occurred
            value: 1
      - name: TEIF7
        description: transfer error (TE) flag for channel 7
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no TE event
            value: 0
          - name: B_0x1
            description: a TE event occurred
            value: 1
  - name: DMA_IFCR
    displayName: DMA_IFCR
    description: DMA interrupt flag clear register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CGIF1
        description: global interrupt flag clear for channel 1
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: CTCIF1
        description: transfer complete flag clear for channel 1
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CHTIF1
        description: half transfer flag clear for channel 1
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CTEIF1
        description: transfer error flag clear for channel 1
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CGIF2
        description: global interrupt flag clear for channel 2
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: CTCIF2
        description: transfer complete flag clear for channel 2
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CHTIF2
        description: half transfer flag clear for channel 2
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: CTEIF2
        description: transfer error flag clear for channel 2
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: CGIF3
        description: global interrupt flag clear for channel 3
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CTCIF3
        description: transfer complete flag clear for channel 3
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CHTIF3
        description: half transfer flag clear for channel 3
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: CTEIF3
        description: transfer error flag clear for channel 3
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: CGIF4
        description: global interrupt flag clear for channel 4
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: CTCIF4
        description: transfer complete flag clear for channel 4
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: CHTIF4
        description: half transfer flag clear for channel 4
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: CTEIF4
        description: transfer error flag clear for channel 4
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: CGIF5
        description: global interrupt flag clear for channel 5
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: CTCIF5
        description: transfer complete flag clear for channel 5
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: CHTIF5
        description: half transfer flag clear for channel 5
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CTEIF5
        description: transfer error flag clear for channel 5
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: CGIF6
        description: global interrupt flag clear for channel 6
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: CTCIF6
        description: transfer complete flag clear for channel 6
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: CHTIF6
        description: half transfer flag clear for channel 6
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: CTEIF6
        description: transfer error flag clear for channel 6
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: CGIF7
        description: global interrupt flag clear for channel 7
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: CTCIF7
        description: transfer complete flag clear for channel 7
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: CHTIF7
        description: half transfer flag clear for channel 7
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: CTEIF7
        description: transfer error flag clear for channel 7
        bitOffset: 27
        bitWidth: 1
        access: write-only
  - name: DMA_CCR1
    displayName: DMA_CCR1
    description: DMA channel 1 configuration register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR1
    displayName: DMA_CNDTR1
    description: DMA channel x number of data register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR1
    displayName: DMA_CPAR1
    description: DMA channel x peripheral address register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR1
    displayName: DMA_CMAR1
    description: DMA channel x memory address register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CCR2
    displayName: DMA_CCR2
    description: DMA channel 2 configuration register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR2
    displayName: DMA_CNDTR2
    description: DMA channel x number of data register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR2
    displayName: DMA_CPAR2
    description: DMA channel x peripheral address register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR2
    displayName: DMA_CMAR2
    description: DMA channel x memory address register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CCR3
    displayName: DMA_CCR3
    description: DMA channel 3 configuration register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR3
    displayName: DMA_CNDTR3
    description: DMA channel x configuration register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR3
    displayName: DMA_CPAR3
    description: DMA channel x peripheral address register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR3
    displayName: DMA_CMAR3
    description: DMA channel x memory address register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CCR4
    displayName: DMA_CCR4
    description: DMA channel 4 configuration register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR4
    displayName: DMA_CNDTR4
    description: DMA channel x configuration register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR4
    displayName: DMA_CPAR4
    description: DMA channel x peripheral address register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR4
    displayName: DMA_CMAR4
    description: DMA channel x memory address register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CCR5
    displayName: DMA_CCR5
    description: DMA channel 5 configuration register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR5
    displayName: DMA_CNDTR5
    description: DMA channel x configuration register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR5
    displayName: DMA_CPAR5
    description: DMA channel x peripheral address register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR5
    displayName: DMA_CMAR5
    description: DMA channel x memory address register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CCR6
    displayName: DMA_CCR6
    description: DMA channel 6 configuration register
    addressOffset: 108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR6
    displayName: DMA_CNDTR6
    description: DMA channel x configuration register
    addressOffset: 112
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR6
    displayName: DMA_CPAR6
    description: DMA channel x peripheral address register
    addressOffset: 116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR6
    displayName: DMA_CMAR6
    description: DMA channel x memory address register
    addressOffset: 120
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CCR7
    displayName: DMA_CCR7
    description: DMA channel 7 configuration register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "channel enable\nWhen a channel transfer error occurs, this bit\
          \ is cleared by hardware. It can not be set again by software (channel x\
          \ re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by\
          \ setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set\
          \ and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TCIE
        description: "transfer complete interrupt enable\nNote: this bit is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: HTIE
        description: "half transfer interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: TEIE
        description: "transfer error interrupt enable\nNote: this bit is set and cleared\
          \ by software.\nIt must not be written when the channel is enabled (EN =\
          \ 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: DIR
        description: "data transfer direction\nThis bit must be set only in memory-to-peripheral\
          \ and peripheral-to-memory modes.\nSource attributes are defined by PSIZE\
          \ and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory\
          \ mode.\nDestination attributes are defined by MSIZE and MINC, plus the\
          \ DMA_CMARx register. This is still valid in a peripheral-to-peripheral\
          \ mode.\nDestination attributes are defined by PSIZE and PINC, plus the\
          \ DMA_CPARx register. This is still valid in a memory-to-memory mode.\n\
          Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.\
          \ This is still valid in a peripheral-to-peripheral mode.\nNote: this bit\
          \ is set and cleared by software.\nIt must not be written when the channel\
          \ is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: read from peripheral
            value: 0
          - name: B_0x1
            description: read from memory
            value: 1
      - name: CIRC
        description: "circular mode\nNote: this bit is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is not\
          \ read-only when the channel is enabled (EN=1)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PINC
        description: "peripheral increment mode\nDefines the increment mode for each\
          \ DMA transfer to the identified peripheral.\nn memory-to-memory mode, this\
          \ field identifies the memory destination if DIR=1 and the memory source\
          \ if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the\
          \ peripheral destination if DIR=1 and the peripheral source if DIR=0.\n\
          Note: this bit is set and cleared by software.\nIt must not be written when\
          \ the channel is enabled (EN = 1).\nIt is read-only when the channel is\
          \ enabled (EN=1)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: MINC
        description: "memory increment mode\nDefines the increment mode for each DMA\
          \ transfer to the identified memory.\nIn memory-to-memory mode, this field\
          \ identifies the memory source if DIR=1 and the memory destination if DIR=0.\n\
          In peripheral-to-peripheral mode, this field identifies the peripheral source\
          \ if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PSIZE
        description: "peripheral size\nDefines the data size of each DMA transfer\
          \ to the identified peripheral.\nIn memory-to-memory mode, this field identifies\
          \ the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral destination if DIR=1 and the\
          \ peripheral source if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: MSIZE
        description: "memory size\nDefines the data size of each DMA transfer to the\
          \ identified memory.\nIn memory-to-memory mode, this field identifies the\
          \ memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this field identifies the peripheral source if DIR=1 and the peripheral\
          \ destination if DIR=0.\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: PL
        description: "priority level\nNote: this field is set and cleared by software.\n\
          It must not be written when the channel is enabled (EN = 1).\nIt is read-only\
          \ when the channel is enabled (EN=1)."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low
            value: 0
          - name: B_0x1
            description: medium
            value: 1
          - name: B_0x2
            description: high
            value: 2
          - name: B_0x3
            description: very high
            value: 3
      - name: MEM2MEM
        description: "memory-to-memory mode\nNote: this bit is set and cleared by\
          \ software.\nIt must not be written when the channel is enabled (EN = 1).\n\
          It is read-only when the channel is enabled (EN=1)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
  - name: DMA_CNDTR7
    displayName: DMA_CNDTR7
    description: DMA channel x configuration register
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NDT
        description: "number of data to transfer (0 to 216-1)\nThis field is updated\
          \ by hardware when the channel is enabled:\nIt is decremented after each\
          \ single DMA 'read followed by write' transfer, indicating the remaining\
          \ amount of data items to transfer.\nIt is kept at zero when the programmed\
          \ amount of data to transfer is reached, if the channel is not in circular\
          \ mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically\
          \ by the previously programmed value, when the transfer is complete, if\
          \ the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer\
          \ can be served whatever the channel status (enabled or not).\nNote: this\
          \ field is set and cleared by software.\nIt must not be written when the\
          \ channel is enabled (EN = 1).\nIt is read-only when the channel is enabled\
          \ (EN=1)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: DMA_CPAR7
    displayName: DMA_CPAR7
    description: DMA channel x peripheral address register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA
        description: "peripheral address\nIt contains the base address of the peripheral\
          \ data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01\
          \ (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned\
          \ to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0]\
          \ are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory destination address if DIR=1\
          \ and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode,\
          \ this register identifies the peripheral destination address DIR=1 and\
          \ the peripheral source address if DIR=0.\nNote: this register is set and\
          \ cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMA_CMAR7
    displayName: DMA_CMAR7
    description: DMA channel x memory address register
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MA
        description: "peripheral address\nIt contains the base address of the memory\
          \ from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits),\
          \ bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word\
          \ address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored.\
          \ Access is automatically aligned to a word address.\nIn memory-to-memory\
          \ mode, this register identifies the memory source address if DIR=1 and\
          \ the memory destination address if DIR=0.\nIn peripheral-to-peripheral\
          \ mode, this register identifies the peripheral source address DIR=1 and\
          \ the peripheral destination address if DIR=0.\nNote: this register is set\
          \ and cleared by software.\nIt must not be written when the channel is enabled\
          \ (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
interrupts:
  - name: DMA1_Channel1
    description: DMA channel 1 interrupt
  - name: DMA1_Channel2_3
    description: DMA channel 2 and 3 interrupts
  - name: DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5
    description: DMA channel 2 and 3 interrupts
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
