// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cos_lut_ap_fixed_14_6_5_3_0_s.h"
#include "sin_lut_ap_fixed_14_6_5_3_0_s.h"
#include "myproject_mul_67s_20s_78_2_1.h"
#include "myproject_mul_mul_14s_9s_22_1_1.h"
#include "myproject_mul_mul_14s_8ns_22_1_1.h"
#include "myproject_mac_muladd_14s_11ns_17ns_22_1_1.h"
#include "myproject_mac_muladd_14s_11ns_20ns_24_1_1.h"
#include "myproject_mac_muladd_14s_11ns_15ns_22_1_1.h"
#include "myproject_mac_muladd_14s_9ns_22s_22_1_1.h"
#include "myproject_mac_muladd_24s_14s_30ns_30_1_1.h"
#include "myproject_mac_muladd_14s_12ns_22ns_22_1_1.h"
#include "myproject_mac_mulsub_16s_16s_22ns_22_1_1.h"
#include "myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.h"
#include "myproject_mul_mul_14s_14s_28_1_1.h"
#include "myproject_mul_mul_16s_16s_32_1_1.h"
#include "myproject_mul_mul_11s_11s_22_1_1.h"
#include "myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.h"
#include "myproject_mac_mul_sub_15s_10s_18s_24_1_1.h"
#include "myproject_mac_muladd_14s_10s_22s_24_1_1.h"
#include "myproject_mac_muladd_22s_9s_30s_31_1_1.h"
#include "myproject_mul_mul_15s_7ns_21_1_1.h"
#include "myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<224> > x_V;
    sc_out< sc_lv<14> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<14> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<14> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<14> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<14> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304;
    cos_lut_ap_fixed_14_6_5_3_0_s* grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394;
    sin_lut_ap_fixed_14_6_5_3_0_s* grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403;
    myproject_mul_67s_20s_78_2_1<1,2,67,20,78>* myproject_mul_67s_20s_78_2_1_U17;
    myproject_mul_mul_14s_9s_22_1_1<1,1,14,9,22>* myproject_mul_mul_14s_9s_22_1_1_U18;
    myproject_mul_mul_14s_8ns_22_1_1<1,1,14,8,22>* myproject_mul_mul_14s_8ns_22_1_1_U19;
    myproject_mac_muladd_14s_11ns_17ns_22_1_1<1,1,14,11,17,22>* myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20;
    myproject_mac_muladd_14s_11ns_20ns_24_1_1<1,1,14,11,20,24>* myproject_mac_muladd_14s_11ns_20ns_24_1_1_U21;
    myproject_mac_muladd_14s_11ns_15ns_22_1_1<1,1,14,11,15,22>* myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22;
    myproject_mac_muladd_14s_9ns_22s_22_1_1<1,1,14,9,22,22>* myproject_mac_muladd_14s_9ns_22s_22_1_1_U23;
    myproject_mac_muladd_24s_14s_30ns_30_1_1<1,1,24,14,30,30>* myproject_mac_muladd_24s_14s_30ns_30_1_1_U24;
    myproject_mac_muladd_14s_12ns_22ns_22_1_1<1,1,14,12,22,22>* myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25;
    myproject_mac_mulsub_16s_16s_22ns_22_1_1<1,1,16,16,22,22>* myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26;
    myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1<1,1,14,14,8,16,22>* myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27;
    myproject_mul_mul_14s_14s_28_1_1<1,1,14,14,28>* myproject_mul_mul_14s_14s_28_1_1_U28;
    myproject_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* myproject_mul_mul_16s_16s_32_1_1_U29;
    myproject_mul_mul_14s_9s_22_1_1<1,1,14,9,22>* myproject_mul_mul_14s_9s_22_1_1_U30;
    myproject_mul_mul_11s_11s_22_1_1<1,1,11,11,22>* myproject_mul_mul_11s_11s_22_1_1_U31;
    myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1<1,1,14,10,6,16,19>* myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32;
    myproject_mac_mul_sub_15s_10s_18s_24_1_1<1,1,15,10,18,24>* myproject_mac_mul_sub_15s_10s_18s_24_1_1_U33;
    myproject_mul_mul_14s_14s_28_1_1<1,1,14,14,28>* myproject_mul_mul_14s_14s_28_1_1_U34;
    myproject_mul_mul_14s_14s_28_1_1<1,1,14,14,28>* myproject_mul_mul_14s_14s_28_1_1_U35;
    myproject_mac_muladd_14s_10s_22s_24_1_1<1,1,14,10,22,24>* myproject_mac_muladd_14s_10s_22s_24_1_1_U36;
    myproject_mac_muladd_22s_9s_30s_31_1_1<1,1,22,9,30,31>* myproject_mac_muladd_22s_9s_30s_31_1_1_U37;
    myproject_mul_mul_15s_7ns_21_1_1<1,1,15,7,21>* myproject_mul_mul_15s_7ns_21_1_1_U38;
    myproject_mul_mul_11s_11s_22_1_1<1,1,11,11,22>* myproject_mul_mul_11s_11s_22_1_1_U39;
    myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1<1,1,19,18,10,29,30>* myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<224> > x_V_preg;
    sc_signal< sc_lv<224> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<14> > p_Val2_10_reg_1505;
    sc_signal< sc_lv<14> > p_Val2_10_reg_1505_pp0_iter1_reg;
    sc_signal< sc_lv<14> > p_Val2_10_reg_1505_pp0_iter2_reg;
    sc_signal< sc_lv<14> > p_Val2_1_reg_1516;
    sc_signal< sc_lv<14> > p_Val2_1_reg_1516_pp0_iter1_reg;
    sc_signal< sc_lv<14> > p_Val2_1_reg_1516_pp0_iter2_reg;
    sc_signal< sc_lv<14> > p_Val2_1_reg_1516_pp0_iter3_reg;
    sc_signal< sc_lv<14> > p_Val2_1_reg_1516_pp0_iter4_reg;
    sc_signal< sc_lv<14> > p_Val2_2_reg_1524;
    sc_signal< sc_lv<14> > p_Val2_2_reg_1524_pp0_iter1_reg;
    sc_signal< sc_lv<14> > p_Val2_2_reg_1524_pp0_iter2_reg;
    sc_signal< sc_lv<14> > p_Val2_2_reg_1524_pp0_iter3_reg;
    sc_signal< sc_lv<14> > p_Val2_2_reg_1524_pp0_iter4_reg;
    sc_signal< sc_lv<14> > p_Val2_3_reg_1535;
    sc_signal< sc_lv<14> > p_Val2_3_reg_1535_pp0_iter1_reg;
    sc_signal< sc_lv<14> > p_Val2_3_reg_1535_pp0_iter2_reg;
    sc_signal< sc_lv<14> > p_Val2_3_reg_1535_pp0_iter3_reg;
    sc_signal< sc_lv<14> > p_Val2_3_reg_1535_pp0_iter4_reg;
    sc_signal< sc_lv<14> > p_Val2_7_reg_1546;
    sc_signal< sc_lv<14> > p_Val2_7_reg_1546_pp0_iter1_reg;
    sc_signal< sc_lv<14> > p_Val2_7_reg_1546_pp0_iter2_reg;
    sc_signal< sc_lv<14> > p_Val2_7_reg_1546_pp0_iter3_reg;
    sc_signal< sc_lv<22> > sext_ln1118_2_fu_471_p1;
    sc_signal< sc_lv<22> > sext_ln1118_2_reg_1558;
    sc_signal< sc_lv<22> > sext_ln1118_2_reg_1558_pp0_iter2_reg;
    sc_signal< sc_lv<22> > sext_ln1118_2_reg_1558_pp0_iter3_reg;
    sc_signal< sc_lv<22> > mul_ln1192_1_fu_1325_p2;
    sc_signal< sc_lv<22> > mul_ln1192_1_reg_1563;
    sc_signal< sc_lv<14> > trunc_ln708_2_reg_1568;
    sc_signal< sc_lv<14> > trunc_ln708_6_reg_1573;
    sc_signal< sc_lv<24> > grp_fu_1347_p3;
    sc_signal< sc_lv<24> > ret_V_21_reg_1578;
    sc_signal< sc_lv<14> > trunc_ln708_s_reg_1583;
    sc_signal< sc_lv<14> > trunc_ln_reg_1588;
    sc_signal< sc_lv<14> > trunc_ln708_7_reg_1593;
    sc_signal< sc_lv<14> > trunc_ln708_9_reg_1598;
    sc_signal< sc_lv<15> > lhs_V_2_fu_579_p1;
    sc_signal< sc_lv<15> > lhs_V_2_reg_1603;
    sc_signal< sc_lv<15> > r_V_fu_582_p1;
    sc_signal< sc_lv<15> > r_V_reg_1608;
    sc_signal< sc_lv<15> > r_V_reg_1608_pp0_iter4_reg;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return;
    sc_signal< sc_lv<10> > p_Val2_s_reg_1614;
    sc_signal< sc_lv<10> > p_Val2_s_reg_1614_pp0_iter4_reg;
    sc_signal< sc_lv<14> > trunc_ln708_4_reg_1619;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
    sc_signal< sc_lv<10> > p_Val2_9_reg_1624;
    sc_signal< sc_lv<14> > trunc_ln708_10_reg_1629;
    sc_signal< sc_lv<15> > ret_V_35_fu_647_p2;
    sc_signal< sc_lv<15> > ret_V_35_reg_1634;
    sc_signal< sc_lv<15> > ret_V_35_reg_1634_pp0_iter5_reg;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return;
    sc_signal< sc_lv<10> > p_0_reg_1639;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return;
    sc_signal< sc_lv<10> > p_s_reg_1645;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return;
    sc_signal< sc_lv<10> > p_4_reg_1650;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
    sc_signal< sc_lv<10> > p_Val2_5_reg_1655;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return;
    sc_signal< sc_lv<10> > p_Val2_4_reg_1660;
    sc_signal< sc_lv<10> > p_Val2_4_reg_1660_pp0_iter5_reg;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
    sc_signal< sc_lv<10> > p_3_reg_1666;
    sc_signal< sc_lv<10> > p_3_reg_1666_pp0_iter5_reg;
    sc_signal< sc_lv<10> > p_3_reg_1666_pp0_iter6_reg;
    sc_signal< sc_lv<10> > p_3_reg_1666_pp0_iter7_reg;
    sc_signal< sc_lv<10> > p_3_reg_1666_pp0_iter8_reg;
    sc_signal< sc_lv<28> > r_V_14_fu_1410_p2;
    sc_signal< sc_lv<28> > r_V_14_reg_1672;
    sc_signal< sc_lv<32> > r_V_17_fu_1416_p2;
    sc_signal< sc_lv<32> > r_V_17_reg_1678;
    sc_signal< sc_lv<22> > mul_ln728_fu_1422_p2;
    sc_signal< sc_lv<22> > mul_ln728_reg_1683;
    sc_signal< sc_lv<22> > r_V_20_fu_1427_p2;
    sc_signal< sc_lv<22> > r_V_20_reg_1688;
    sc_signal< sc_lv<19> > grp_fu_1433_p4;
    sc_signal< sc_lv<19> > ret_V_30_reg_1693;
    sc_signal< sc_lv<19> > ret_V_30_reg_1693_pp0_iter6_reg;
    sc_signal< sc_lv<24> > grp_fu_1442_p3;
    sc_signal< sc_lv<24> > ret_V_7_reg_1698;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
    sc_signal< sc_lv<10> > p_Val2_6_reg_1703;
    sc_signal< sc_lv<20> > r_V_34_fu_757_p2;
    sc_signal< sc_lv<20> > r_V_34_reg_1708;
    sc_signal< sc_lv<32> > r_V_11_fu_845_p2;
    sc_signal< sc_lv<32> > r_V_11_reg_1714;
    sc_signal< sc_lv<24> > grp_fu_1466_p3;
    sc_signal< sc_lv<24> > ret_V_10_reg_1719;
    sc_signal< sc_lv<30> > add_ln700_1_fu_865_p2;
    sc_signal< sc_lv<30> > add_ln700_1_reg_1724;
    sc_signal< sc_lv<60> > r_V_18_fu_902_p2;
    sc_signal< sc_lv<60> > r_V_18_reg_1729;
    sc_signal< sc_lv<20> > r_V_19_fu_908_p2;
    sc_signal< sc_lv<20> > r_V_19_reg_1734;
    sc_signal< sc_lv<31> > grp_fu_1474_p3;
    sc_signal< sc_lv<31> > ret_V_39_reg_1739;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
    sc_signal< sc_lv<10> > p_5_reg_1744;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
    sc_signal< sc_lv<10> > p_10_reg_1749;
    sc_signal< sc_lv<10> > p_10_reg_1749_pp0_iter6_reg;
    sc_signal< sc_lv<21> > ret_V_29_fu_1482_p2;
    sc_signal< sc_lv<21> > ret_V_29_reg_1754;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
    sc_signal< sc_lv<10> > p_1_reg_1759;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
    sc_signal< sc_lv<10> > p_2_reg_1764;
    sc_signal< sc_lv<48> > r_V_5_fu_968_p2;
    sc_signal< sc_lv<48> > r_V_5_reg_1769;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return;
    sc_signal< sc_lv<10> > p_8_reg_1774;
    sc_signal< sc_lv<46> > sub_ln700_fu_993_p2;
    sc_signal< sc_lv<46> > sub_ln700_reg_1779;
    sc_signal< sc_lv<62> > mul_ln700_2_fu_1005_p2;
    sc_signal< sc_lv<62> > mul_ln700_2_reg_1784;
    sc_signal< sc_lv<49> > r_V_21_fu_1023_p2;
    sc_signal< sc_lv<49> > r_V_21_reg_1789;
    sc_signal< sc_lv<20> > r_V_22_fu_1032_p2;
    sc_signal< sc_lv<20> > r_V_22_reg_1794;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
    sc_signal< sc_lv<10> > p_6_reg_1799;
    sc_signal< sc_lv<22> > r_V_24_fu_1488_p2;
    sc_signal< sc_lv<22> > r_V_24_reg_1804;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
    sc_signal< sc_lv<10> > p_7_reg_1809;
    sc_signal< sc_lv<14> > trunc_ln708_1_reg_1814;
    sc_signal< sc_lv<14> > trunc_ln708_1_reg_1814_pp0_iter8_reg;
    sc_signal< sc_lv<14> > trunc_ln708_1_reg_1814_pp0_iter9_reg;
    sc_signal< sc_lv<52> > mul_ln1192_2_fu_1110_p2;
    sc_signal< sc_lv<52> > mul_ln1192_2_reg_1819;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
    sc_signal< sc_lv<10> > p_9_reg_1824;
    sc_signal< sc_lv<14> > trunc_ln708_5_reg_1829;
    sc_signal< sc_lv<14> > trunc_ln708_5_reg_1829_pp0_iter8_reg;
    sc_signal< sc_lv<14> > trunc_ln708_5_reg_1829_pp0_iter9_reg;
    sc_signal< sc_lv<67> > mul_ln1192_6_fu_1162_p2;
    sc_signal< sc_lv<67> > mul_ln1192_6_reg_1834;
    sc_signal< sc_lv<20> > r_V_23_fu_1171_p2;
    sc_signal< sc_lv<20> > r_V_23_reg_1839;
    sc_signal< sc_lv<42> > r_V_26_fu_1193_p2;
    sc_signal< sc_lv<42> > r_V_26_reg_1844;
    sc_signal< sc_lv<20> > r_V_27_fu_1202_p2;
    sc_signal< sc_lv<20> > r_V_27_reg_1849;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
    sc_signal< sc_lv<10> > p_11_reg_1854;
    sc_signal< sc_lv<61> > mul_ln1192_3_fu_1214_p2;
    sc_signal< sc_lv<61> > mul_ln1192_3_reg_1859;
    sc_signal< sc_lv<56> > mul_ln1192_9_fu_1238_p2;
    sc_signal< sc_lv<56> > mul_ln1192_9_reg_1874;
    sc_signal< sc_lv<20> > r_V_28_fu_1247_p2;
    sc_signal< sc_lv<20> > r_V_28_reg_1879;
    sc_signal< sc_lv<62> > mul_ln1192_4_fu_1259_p2;
    sc_signal< sc_lv<62> > mul_ln1192_4_reg_1884;
    sc_signal< sc_lv<78> > grp_fu_1226_p2;
    sc_signal< sc_lv<78> > mul_ln1192_7_reg_1889;
    sc_signal< sc_lv<70> > mul_ln1192_11_fu_1271_p2;
    sc_signal< sc_lv<70> > mul_ln1192_11_reg_1894;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce;
    sc_signal< sc_lv<14> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call66;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call66;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call66;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call66;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call66;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call66;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call66;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call66;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call66;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call66;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call66;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp18;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce;
    sc_signal< sc_lv<14> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call33;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call33;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call33;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call33;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call33;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call33;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call33;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call33;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call33;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call33;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call33;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp25;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce;
    sc_signal< sc_lv<14> > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call71;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call71;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call71;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call71;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call71;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call71;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call71;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call71;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call71;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call71;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call71;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp29;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call86;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call86;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call86;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call86;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call86;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call86;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call86;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call86;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call86;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call86;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call86;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp34;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call106;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call106;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call106;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call106;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call106;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call106;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call106;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call106;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call106;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call106;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call106;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp35;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call193;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call193;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call193;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call193;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call193;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call193;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call193;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call193;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call193;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call193;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call193;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp61;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call233;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call233;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call233;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call233;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call233;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call233;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call233;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call233;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call233;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call233;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call233;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp72;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call208;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call208;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call208;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call208;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call208;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call208;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call208;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call208;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call208;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call208;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call208;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp99;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call245;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call245;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call245;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call245;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call245;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call245;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call245;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call245;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call245;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call245;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call245;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp137;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce;
    sc_signal< sc_lv<14> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call176;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call176;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call176;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call176;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call176;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call176;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call176;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call176;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call176;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call176;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call176;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp20;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call26;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call26;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call26;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call26;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call26;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call26;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call26;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call26;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call26;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call26;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call26;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp23;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce;
    sc_signal< sc_lv<14> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call76;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call76;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call76;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call76;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call76;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call76;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call76;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call76;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call76;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call76;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call76;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp31;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call82;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call82;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call82;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call82;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call82;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call82;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call82;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call82;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call82;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call82;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call82;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp57;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call47;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call47;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call47;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call47;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call47;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call47;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call47;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call47;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call47;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call47;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call47;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp77;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce;
    sc_signal< sc_lv<14> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call56;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call56;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call56;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call56;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call56;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call56;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call56;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call56;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call56;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call56;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call56;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp80;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call96;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call96;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call96;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call96;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call96;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call96;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call96;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call96;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call96;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call96;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call96;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp86;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call224;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call224;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call224;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call224;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call224;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call224;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call224;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call224;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call224;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call224;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call224;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp100;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce;
    sc_signal< sc_lv<14> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call102;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call102;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call102;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call102;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call102;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call102;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call102;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call102;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call102;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call102;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call102;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp119;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call169;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call169;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call169;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call169;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call169;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call169;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call169;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call169;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call169;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call169;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call169;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp127;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<22> > r_V_32_fu_1331_p2;
    sc_signal< sc_lv<22> > grp_fu_1338_p3;
    sc_signal< sc_lv<22> > grp_fu_1355_p3;
    sc_signal< sc_lv<22> > grp_fu_1364_p3;
    sc_signal< sc_lv<22> > ret_V_31_fu_526_p2;
    sc_signal< sc_lv<30> > grp_fu_1372_p3;
    sc_signal< sc_lv<22> > grp_fu_1381_p3;
    sc_signal< sc_lv<14> > sub_ln703_fu_585_p2;
    sc_signal< sc_lv<15> > rhs_V_3_fu_596_p1;
    sc_signal< sc_lv<15> > ret_V_36_fu_599_p2;
    sc_signal< sc_lv<16> > lhs_V_4_fu_605_p1;
    sc_signal< sc_lv<16> > ret_V_14_fu_609_p2;
    sc_signal< sc_lv<22> > grp_fu_1390_p3;
    sc_signal< sc_lv<22> > grp_fu_1399_p4;
    sc_signal< sc_lv<15> > rhs_V_2_fu_644_p1;
    sc_signal< sc_lv<16> > lhs_V_3_fu_661_p1;
    sc_signal< sc_lv<16> > ret_V_12_fu_665_p2;
    sc_signal< sc_lv<11> > sext_ln703_4_fu_675_p1;
    sc_signal< sc_lv<11> > ret_V_17_fu_678_p2;
    sc_signal< sc_lv<10> > r_V_29_fu_703_p0;
    sc_signal< sc_lv<16> > r_V_29_fu_703_p2;
    sc_signal< sc_lv<15> > r_V_31_fu_716_p2;
    sc_signal< sc_lv<15> > sext_ln703_1_fu_721_p1;
    sc_signal< sc_lv<15> > ret_V_33_fu_724_p2;
    sc_signal< sc_lv<15> > ret_V_fu_730_p2;
    sc_signal< sc_lv<18> > tmp_2_fu_743_p3;
    sc_signal< sc_lv<10> > r_V_34_fu_757_p0;
    sc_signal< sc_lv<20> > sext_ln1116_1_fu_754_p1;
    sc_signal< sc_lv<10> > r_V_34_fu_757_p1;
    sc_signal< sc_lv<28> > r_V_7_fu_1450_p2;
    sc_signal< sc_lv<26> > trunc_ln1118_fu_763_p1;
    sc_signal< sc_lv<18> > shl_ln1118_2_fu_781_p3;
    sc_signal< sc_lv<16> > shl_ln1118_3_fu_792_p3;
    sc_signal< sc_lv<19> > sext_ln1118_10_fu_788_p1;
    sc_signal< sc_lv<19> > sext_ln1118_11_fu_799_p1;
    sc_signal< sc_lv<19> > r_V_35_fu_803_p2;
    sc_signal< sc_lv<27> > rhs_V_1_fu_809_p3;
    sc_signal< sc_lv<30> > shl_ln1118_1_fu_766_p3;
    sc_signal< sc_lv<30> > tmp_10_fu_773_p3;
    sc_signal< sc_lv<28> > r_V_10_fu_1458_p2;
    sc_signal< sc_lv<30> > shl_ln1118_5_fu_834_p3;
    sc_signal< sc_lv<32> > shl_ln1118_4_fu_827_p3;
    sc_signal< sc_lv<32> > sext_ln1118_12_fu_841_p1;
    sc_signal< sc_lv<22> > lhs_V_1_fu_854_p3;
    sc_signal< sc_lv<30> > sext_ln1192_9_fu_817_p1;
    sc_signal< sc_lv<30> > sub_ln1192_fu_821_p2;
    sc_signal< sc_lv<30> > shl_ln1118_7_fu_878_p3;
    sc_signal< sc_lv<32> > shl_ln1118_6_fu_871_p3;
    sc_signal< sc_lv<32> > sext_ln1118_14_fu_885_p1;
    sc_signal< sc_lv<32> > r_V_15_fu_889_p2;
    sc_signal< sc_lv<32> > r_V_18_fu_902_p0;
    sc_signal< sc_lv<32> > r_V_18_fu_902_p1;
    sc_signal< sc_lv<10> > r_V_19_fu_908_p0;
    sc_signal< sc_lv<20> > sext_ln1118_4_fu_694_p1;
    sc_signal< sc_lv<10> > r_V_19_fu_908_p1;
    sc_signal< sc_lv<30> > lhs_V_6_fu_917_p3;
    sc_signal< sc_lv<11> > sext_ln1253_fu_931_p1;
    sc_signal< sc_lv<11> > r_V_33_fu_934_p2;
    sc_signal< sc_lv<19> > tmp_fu_943_p3;
    sc_signal< sc_lv<21> > sext_ln700_11_fu_951_p1;
    sc_signal< sc_lv<21> > sext_ln1118_7_fu_940_p1;
    sc_signal< sc_lv<21> > ret_V_8_fu_955_p2;
    sc_signal< sc_lv<24> > r_V_5_fu_968_p0;
    sc_signal< sc_lv<21> > r_V_5_fu_968_p1;
    sc_signal< sc_lv<32> > mul_ln700_1_fu_980_p0;
    sc_signal< sc_lv<24> > mul_ln700_1_fu_980_p1;
    sc_signal< sc_lv<46> > shl_ln1_fu_986_p3;
    sc_signal< sc_lv<46> > mul_ln700_1_fu_980_p2;
    sc_signal< sc_lv<60> > mul_ln700_2_fu_1005_p0;
    sc_signal< sc_lv<20> > mul_ln700_2_fu_1005_p1;
    sc_signal< sc_lv<31> > ret_V_19_fu_1011_p2;
    sc_signal< sc_lv<31> > r_V_21_fu_1023_p0;
    sc_signal< sc_lv<20> > r_V_21_fu_1023_p1;
    sc_signal< sc_lv<10> > r_V_22_fu_1032_p0;
    sc_signal< sc_lv<20> > sext_ln1116_8_fu_1029_p1;
    sc_signal< sc_lv<10> > r_V_22_fu_1032_p1;
    sc_signal< sc_lv<11> > sext_ln703_5_fu_1038_p1;
    sc_signal< sc_lv<11> > ret_V_24_fu_1041_p2;
    sc_signal< sc_lv<29> > lhs_V_fu_1057_p3;
    sc_signal< sc_lv<10> > r_V_30_fu_1071_p0;
    sc_signal< sc_lv<20> > sext_ln1116_fu_1068_p1;
    sc_signal< sc_lv<10> > r_V_30_fu_1071_p1;
    sc_signal< sc_lv<20> > r_V_30_fu_1071_p2;
    sc_signal< sc_lv<28> > tmp_1_fu_1077_p3;
    sc_signal< sc_lv<30> > rhs_V_fu_1085_p1;
    sc_signal< sc_lv<30> > grp_fu_1494_p4;
    sc_signal< sc_lv<30> > ret_V_32_fu_1089_p2;
    sc_signal< sc_lv<45> > mul_ln1192_2_fu_1110_p0;
    sc_signal< sc_lv<10> > mul_ln1192_2_fu_1110_p1;
    sc_signal< sc_lv<62> > shl_ln700_1_fu_1116_p3;
    sc_signal< sc_lv<58> > tmp_9_fu_1128_p3;
    sc_signal< sc_lv<62> > rhs_V_4_fu_1136_p1;
    sc_signal< sc_lv<62> > sub_ln700_1_fu_1123_p2;
    sc_signal< sc_lv<62> > ret_V_38_fu_1140_p2;
    sc_signal< sc_lv<49> > mul_ln1192_6_fu_1162_p0;
    sc_signal< sc_lv<20> > mul_ln1192_6_fu_1162_p1;
    sc_signal< sc_lv<10> > r_V_23_fu_1171_p0;
    sc_signal< sc_lv<20> > sext_ln1116_9_fu_1168_p1;
    sc_signal< sc_lv<10> > r_V_23_fu_1171_p1;
    sc_signal< sc_lv<10> > r_V_25_fu_1180_p0;
    sc_signal< sc_lv<20> > sext_ln1116_11_fu_1177_p1;
    sc_signal< sc_lv<10> > r_V_25_fu_1180_p1;
    sc_signal< sc_lv<20> > r_V_25_fu_1180_p2;
    sc_signal< sc_lv<22> > r_V_26_fu_1193_p0;
    sc_signal< sc_lv<20> > r_V_26_fu_1193_p1;
    sc_signal< sc_lv<10> > r_V_27_fu_1202_p0;
    sc_signal< sc_lv<20> > sext_ln1116_12_fu_1199_p1;
    sc_signal< sc_lv<10> > r_V_27_fu_1202_p1;
    sc_signal< sc_lv<52> > mul_ln1192_3_fu_1214_p0;
    sc_signal< sc_lv<10> > mul_ln1192_3_fu_1214_p1;
    sc_signal< sc_lv<42> > mul_ln1192_9_fu_1238_p0;
    sc_signal< sc_lv<20> > mul_ln1192_9_fu_1238_p1;
    sc_signal< sc_lv<10> > r_V_28_fu_1247_p0;
    sc_signal< sc_lv<20> > sext_ln1116_13_fu_1244_p1;
    sc_signal< sc_lv<10> > r_V_28_fu_1247_p1;
    sc_signal< sc_lv<61> > mul_ln1192_4_fu_1259_p0;
    sc_signal< sc_lv<10> > mul_ln1192_4_fu_1259_p1;
    sc_signal< sc_lv<56> > mul_ln1192_11_fu_1271_p0;
    sc_signal< sc_lv<20> > mul_ln1192_11_fu_1271_p1;
    sc_signal< sc_lv<62> > ret_V_34_fu_1277_p2;
    sc_signal< sc_lv<78> > ret_V_42_fu_1293_p2;
    sc_signal< sc_lv<70> > ret_V_46_fu_1309_p2;
    sc_signal< sc_lv<14> > mul_ln1192_1_fu_1325_p0;
    sc_signal< sc_lv<9> > mul_ln1192_1_fu_1325_p1;
    sc_signal< sc_lv<14> > r_V_32_fu_1331_p0;
    sc_signal< sc_lv<8> > r_V_32_fu_1331_p1;
    sc_signal< sc_lv<14> > grp_fu_1338_p0;
    sc_signal< sc_lv<22> > sext_ln1116_3_fu_499_p1;
    sc_signal< sc_lv<11> > grp_fu_1338_p1;
    sc_signal< sc_lv<17> > grp_fu_1338_p2;
    sc_signal< sc_lv<11> > grp_fu_1347_p1;
    sc_signal< sc_lv<20> > grp_fu_1347_p2;
    sc_signal< sc_lv<14> > grp_fu_1355_p0;
    sc_signal< sc_lv<11> > grp_fu_1355_p1;
    sc_signal< sc_lv<15> > grp_fu_1355_p2;
    sc_signal< sc_lv<9> > grp_fu_1364_p1;
    sc_signal< sc_lv<30> > grp_fu_1372_p2;
    sc_signal< sc_lv<12> > grp_fu_1381_p1;
    sc_signal< sc_lv<22> > grp_fu_1381_p2;
    sc_signal< sc_lv<16> > grp_fu_1390_p0;
    sc_signal< sc_lv<22> > sext_ln1118_16_fu_615_p1;
    sc_signal< sc_lv<16> > grp_fu_1390_p1;
    sc_signal< sc_lv<22> > grp_fu_1390_p2;
    sc_signal< sc_lv<14> > grp_fu_1399_p1;
    sc_signal< sc_lv<8> > grp_fu_1399_p2;
    sc_signal< sc_lv<16> > grp_fu_1399_p3;
    sc_signal< sc_lv<14> > r_V_14_fu_1410_p0;
    sc_signal< sc_lv<28> > r_V_13_fu_658_p1;
    sc_signal< sc_lv<14> > r_V_14_fu_1410_p1;
    sc_signal< sc_lv<16> > r_V_17_fu_1416_p0;
    sc_signal< sc_lv<32> > r_V_16_fu_671_p1;
    sc_signal< sc_lv<16> > r_V_17_fu_1416_p1;
    sc_signal< sc_lv<14> > mul_ln728_fu_1422_p0;
    sc_signal< sc_lv<9> > mul_ln728_fu_1422_p1;
    sc_signal< sc_lv<11> > r_V_20_fu_1427_p0;
    sc_signal< sc_lv<22> > sext_ln1116_7_fu_684_p1;
    sc_signal< sc_lv<11> > r_V_20_fu_1427_p1;
    sc_signal< sc_lv<14> > grp_fu_1433_p0;
    sc_signal< sc_lv<6> > grp_fu_1433_p2;
    sc_signal< sc_lv<14> > r_V_7_fu_1450_p0;
    sc_signal< sc_lv<28> > r_V_6_fu_691_p1;
    sc_signal< sc_lv<14> > r_V_7_fu_1450_p1;
    sc_signal< sc_lv<14> > r_V_10_fu_1458_p0;
    sc_signal< sc_lv<28> > r_V_9_fu_713_p1;
    sc_signal< sc_lv<14> > r_V_10_fu_1458_p1;
    sc_signal< sc_lv<9> > grp_fu_1474_p1;
    sc_signal< sc_lv<7> > ret_V_29_fu_1482_p1;
    sc_signal< sc_lv<11> > r_V_24_fu_1488_p0;
    sc_signal< sc_lv<22> > sext_ln1116_10_fu_1047_p1;
    sc_signal< sc_lv<11> > r_V_24_fu_1488_p1;
    sc_signal< sc_lv<18> > grp_fu_1494_p1;
    sc_signal< sc_logic > grp_fu_1226_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to9;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<224> ap_const_lv224_lc_1;
    static const sc_lv<32> ap_const_lv32_C4;
    static const sc_lv<32> ap_const_lv32_D1;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_D2;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<14> ap_const_lv14_3F9D;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<22> ap_const_lv22_C800;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<14> ap_const_lv14_4A;
    static const sc_lv<16> ap_const_lv16_B2;
    static const sc_lv<14> ap_const_lv14_3FF2;
    static const sc_lv<16> ap_const_lv16_8C;
    static const sc_lv<11> ap_const_lv11_6D;
    static const sc_lv<16> ap_const_lv16_16;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<15> ap_const_lv15_33E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<31> ap_const_lv31_1AC0000;
    static const sc_lv<11> ap_const_lv11_79;
    static const sc_lv<48> ap_const_lv48_0;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<62> ap_const_lv62_3F20000000000000;
    static const sc_lv<78> ap_const_lv78_3F0B0000000000000000;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<70> ap_const_lv70_3F0600000000000000;
    static const sc_lv<22> ap_const_lv22_3FFF4B;
    static const sc_lv<22> ap_const_lv22_62;
    static const sc_lv<22> ap_const_lv22_25C;
    static const sc_lv<22> ap_const_lv22_DA00;
    static const sc_lv<24> ap_const_lv24_25C;
    static const sc_lv<24> ap_const_lv24_46B00;
    static const sc_lv<22> ap_const_lv22_2DD;
    static const sc_lv<22> ap_const_lv22_2C00;
    static const sc_lv<22> ap_const_lv22_B5;
    static const sc_lv<22> ap_const_lv22_4E3;
    static const sc_lv<22> ap_const_lv22_71;
    static const sc_lv<22> ap_const_lv22_6200;
    static const sc_lv<22> ap_const_lv22_3FFF52;
    static const sc_lv<19> ap_const_lv19_16;
    static const sc_lv<31> ap_const_lv31_7FFFFF52;
    static const sc_lv<21> ap_const_lv21_2E;
    static const sc_lv<20> ap_const_lv20_EC800;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln700_1_fu_865_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp100();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp119();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp127();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp137();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp18();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp20();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp23();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp25();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp29();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp31();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp34();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp35();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp57();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp61();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp72();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp77();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp80();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp86();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp99();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call102();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call106();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call169();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call176();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call193();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call208();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call224();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call233();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call245();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call26();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call33();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call47();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call56();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call66();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call71();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call76();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call82();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call86();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call96();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call102();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call106();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call169();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call176();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call193();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call208();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call224();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call233();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call245();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call26();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call33();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call47();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call56();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call66();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call71();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call76();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call82();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call86();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call96();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call102();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call106();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call169();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call176();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call193();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call208();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call224();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call233();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call245();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call26();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call33();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call47();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call56();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call66();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call71();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call76();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call82();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call86();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call96();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call102();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call106();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call169();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call176();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call193();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call208();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call224();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call233();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call245();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call26();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call33();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call47();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call56();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call66();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call71();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call76();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call82();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call86();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call96();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call102();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call106();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call169();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call176();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call193();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call208();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call224();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call233();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call245();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call26();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call33();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call47();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call56();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call66();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call71();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call76();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call82();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call86();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call96();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call102();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call106();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call169();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call176();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call193();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call208();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call224();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call233();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call245();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call26();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call33();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call47();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call56();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call66();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call71();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call76();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call82();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call86();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call96();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call102();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call106();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call169();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call176();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call193();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call208();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call224();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call233();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call245();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call26();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call33();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call47();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call56();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call66();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call71();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call76();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call82();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call86();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call96();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call102();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call106();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call169();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call176();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call193();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call208();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call224();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call233();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call245();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call26();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call33();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call47();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call56();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call66();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call71();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call76();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call82();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call86();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call96();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call102();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call106();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call169();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call176();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call193();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call208();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call224();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call233();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call245();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call26();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call33();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call47();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call56();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call66();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call71();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call76();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call82();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call86();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call96();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call102();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call106();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call169();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call176();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call193();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call208();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call224();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call233();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call245();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call26();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call33();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call47();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call56();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call66();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call71();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call76();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call82();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call86();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call96();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call102();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call106();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call169();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call176();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call193();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call208();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call224();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call233();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call245();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call26();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call33();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call47();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call56();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call66();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call71();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call76();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call82();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call86();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call96();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to9();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce();
    void thread_grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start();
    void thread_grp_fu_1226_ce();
    void thread_grp_fu_1338_p0();
    void thread_grp_fu_1338_p1();
    void thread_grp_fu_1338_p2();
    void thread_grp_fu_1347_p1();
    void thread_grp_fu_1347_p2();
    void thread_grp_fu_1355_p0();
    void thread_grp_fu_1355_p1();
    void thread_grp_fu_1355_p2();
    void thread_grp_fu_1364_p1();
    void thread_grp_fu_1372_p2();
    void thread_grp_fu_1381_p1();
    void thread_grp_fu_1381_p2();
    void thread_grp_fu_1390_p0();
    void thread_grp_fu_1390_p1();
    void thread_grp_fu_1390_p2();
    void thread_grp_fu_1399_p1();
    void thread_grp_fu_1399_p2();
    void thread_grp_fu_1399_p3();
    void thread_grp_fu_1433_p0();
    void thread_grp_fu_1433_p2();
    void thread_grp_fu_1474_p1();
    void thread_grp_fu_1494_p1();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce();
    void thread_grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start();
    void thread_lhs_V_1_fu_854_p3();
    void thread_lhs_V_2_fu_579_p1();
    void thread_lhs_V_3_fu_661_p1();
    void thread_lhs_V_4_fu_605_p1();
    void thread_lhs_V_6_fu_917_p3();
    void thread_lhs_V_fu_1057_p3();
    void thread_mul_ln1192_11_fu_1271_p0();
    void thread_mul_ln1192_11_fu_1271_p1();
    void thread_mul_ln1192_11_fu_1271_p2();
    void thread_mul_ln1192_1_fu_1325_p0();
    void thread_mul_ln1192_1_fu_1325_p1();
    void thread_mul_ln1192_2_fu_1110_p0();
    void thread_mul_ln1192_2_fu_1110_p1();
    void thread_mul_ln1192_2_fu_1110_p2();
    void thread_mul_ln1192_3_fu_1214_p0();
    void thread_mul_ln1192_3_fu_1214_p1();
    void thread_mul_ln1192_3_fu_1214_p2();
    void thread_mul_ln1192_4_fu_1259_p0();
    void thread_mul_ln1192_4_fu_1259_p1();
    void thread_mul_ln1192_4_fu_1259_p2();
    void thread_mul_ln1192_6_fu_1162_p0();
    void thread_mul_ln1192_6_fu_1162_p1();
    void thread_mul_ln1192_6_fu_1162_p2();
    void thread_mul_ln1192_9_fu_1238_p0();
    void thread_mul_ln1192_9_fu_1238_p1();
    void thread_mul_ln1192_9_fu_1238_p2();
    void thread_mul_ln700_1_fu_980_p0();
    void thread_mul_ln700_1_fu_980_p1();
    void thread_mul_ln700_1_fu_980_p2();
    void thread_mul_ln700_2_fu_1005_p0();
    void thread_mul_ln700_2_fu_1005_p1();
    void thread_mul_ln700_2_fu_1005_p2();
    void thread_mul_ln728_fu_1422_p0();
    void thread_mul_ln728_fu_1422_p1();
    void thread_r_V_10_fu_1458_p0();
    void thread_r_V_10_fu_1458_p1();
    void thread_r_V_11_fu_845_p2();
    void thread_r_V_13_fu_658_p1();
    void thread_r_V_14_fu_1410_p0();
    void thread_r_V_14_fu_1410_p1();
    void thread_r_V_15_fu_889_p2();
    void thread_r_V_16_fu_671_p1();
    void thread_r_V_17_fu_1416_p0();
    void thread_r_V_17_fu_1416_p1();
    void thread_r_V_18_fu_902_p0();
    void thread_r_V_18_fu_902_p1();
    void thread_r_V_18_fu_902_p2();
    void thread_r_V_19_fu_908_p0();
    void thread_r_V_19_fu_908_p1();
    void thread_r_V_19_fu_908_p2();
    void thread_r_V_20_fu_1427_p0();
    void thread_r_V_20_fu_1427_p1();
    void thread_r_V_21_fu_1023_p0();
    void thread_r_V_21_fu_1023_p1();
    void thread_r_V_21_fu_1023_p2();
    void thread_r_V_22_fu_1032_p0();
    void thread_r_V_22_fu_1032_p1();
    void thread_r_V_22_fu_1032_p2();
    void thread_r_V_23_fu_1171_p0();
    void thread_r_V_23_fu_1171_p1();
    void thread_r_V_23_fu_1171_p2();
    void thread_r_V_24_fu_1488_p0();
    void thread_r_V_24_fu_1488_p1();
    void thread_r_V_25_fu_1180_p0();
    void thread_r_V_25_fu_1180_p1();
    void thread_r_V_25_fu_1180_p2();
    void thread_r_V_26_fu_1193_p0();
    void thread_r_V_26_fu_1193_p1();
    void thread_r_V_26_fu_1193_p2();
    void thread_r_V_27_fu_1202_p0();
    void thread_r_V_27_fu_1202_p1();
    void thread_r_V_27_fu_1202_p2();
    void thread_r_V_28_fu_1247_p0();
    void thread_r_V_28_fu_1247_p1();
    void thread_r_V_28_fu_1247_p2();
    void thread_r_V_29_fu_703_p0();
    void thread_r_V_29_fu_703_p2();
    void thread_r_V_30_fu_1071_p0();
    void thread_r_V_30_fu_1071_p1();
    void thread_r_V_30_fu_1071_p2();
    void thread_r_V_31_fu_716_p2();
    void thread_r_V_32_fu_1331_p0();
    void thread_r_V_32_fu_1331_p1();
    void thread_r_V_33_fu_934_p2();
    void thread_r_V_34_fu_757_p0();
    void thread_r_V_34_fu_757_p1();
    void thread_r_V_34_fu_757_p2();
    void thread_r_V_35_fu_803_p2();
    void thread_r_V_5_fu_968_p0();
    void thread_r_V_5_fu_968_p1();
    void thread_r_V_5_fu_968_p2();
    void thread_r_V_6_fu_691_p1();
    void thread_r_V_7_fu_1450_p0();
    void thread_r_V_7_fu_1450_p1();
    void thread_r_V_9_fu_713_p1();
    void thread_r_V_fu_582_p1();
    void thread_ret_V_12_fu_665_p2();
    void thread_ret_V_14_fu_609_p2();
    void thread_ret_V_17_fu_678_p2();
    void thread_ret_V_19_fu_1011_p2();
    void thread_ret_V_24_fu_1041_p2();
    void thread_ret_V_29_fu_1482_p1();
    void thread_ret_V_31_fu_526_p2();
    void thread_ret_V_32_fu_1089_p2();
    void thread_ret_V_33_fu_724_p2();
    void thread_ret_V_34_fu_1277_p2();
    void thread_ret_V_35_fu_647_p2();
    void thread_ret_V_36_fu_599_p2();
    void thread_ret_V_38_fu_1140_p2();
    void thread_ret_V_42_fu_1293_p2();
    void thread_ret_V_46_fu_1309_p2();
    void thread_ret_V_8_fu_955_p2();
    void thread_ret_V_fu_730_p2();
    void thread_rhs_V_1_fu_809_p3();
    void thread_rhs_V_2_fu_644_p1();
    void thread_rhs_V_3_fu_596_p1();
    void thread_rhs_V_4_fu_1136_p1();
    void thread_rhs_V_fu_1085_p1();
    void thread_sext_ln1116_10_fu_1047_p1();
    void thread_sext_ln1116_11_fu_1177_p1();
    void thread_sext_ln1116_12_fu_1199_p1();
    void thread_sext_ln1116_13_fu_1244_p1();
    void thread_sext_ln1116_1_fu_754_p1();
    void thread_sext_ln1116_3_fu_499_p1();
    void thread_sext_ln1116_7_fu_684_p1();
    void thread_sext_ln1116_8_fu_1029_p1();
    void thread_sext_ln1116_9_fu_1168_p1();
    void thread_sext_ln1116_fu_1068_p1();
    void thread_sext_ln1118_10_fu_788_p1();
    void thread_sext_ln1118_11_fu_799_p1();
    void thread_sext_ln1118_12_fu_841_p1();
    void thread_sext_ln1118_14_fu_885_p1();
    void thread_sext_ln1118_16_fu_615_p1();
    void thread_sext_ln1118_2_fu_471_p1();
    void thread_sext_ln1118_4_fu_694_p1();
    void thread_sext_ln1118_7_fu_940_p1();
    void thread_sext_ln1192_9_fu_817_p1();
    void thread_sext_ln1253_fu_931_p1();
    void thread_sext_ln700_11_fu_951_p1();
    void thread_sext_ln703_1_fu_721_p1();
    void thread_sext_ln703_4_fu_675_p1();
    void thread_sext_ln703_5_fu_1038_p1();
    void thread_shl_ln1118_1_fu_766_p3();
    void thread_shl_ln1118_2_fu_781_p3();
    void thread_shl_ln1118_3_fu_792_p3();
    void thread_shl_ln1118_4_fu_827_p3();
    void thread_shl_ln1118_5_fu_834_p3();
    void thread_shl_ln1118_6_fu_871_p3();
    void thread_shl_ln1118_7_fu_878_p3();
    void thread_shl_ln1_fu_986_p3();
    void thread_shl_ln700_1_fu_1116_p3();
    void thread_sub_ln1192_fu_821_p2();
    void thread_sub_ln700_1_fu_1123_p2();
    void thread_sub_ln700_fu_993_p2();
    void thread_sub_ln703_fu_585_p2();
    void thread_tmp_10_fu_773_p3();
    void thread_tmp_1_fu_1077_p3();
    void thread_tmp_2_fu_743_p3();
    void thread_tmp_9_fu_1128_p3();
    void thread_tmp_fu_943_p3();
    void thread_trunc_ln1118_fu_763_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
