$comment
	File created using the following command:
		vcd file lab4_task1.msim.vcd -direction
$end
$date
	Tue Oct 17 15:53:21 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module compare_signed_2bit_vhd_vec_tst $end
$var wire 1 ! A [1] $end
$var wire 1 " A [0] $end
$var wire 1 # B [1] $end
$var wire 1 $ B [0] $end
$var wire 1 % E $end
$var wire 1 & G $end
$var wire 1 ' L $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_A [1] $end
$var wire 1 2 ww_A [0] $end
$var wire 1 3 ww_B [1] $end
$var wire 1 4 ww_B [0] $end
$var wire 1 5 ww_L $end
$var wire 1 6 ww_E $end
$var wire 1 7 ww_G $end
$var wire 1 8 \L~output_o\ $end
$var wire 1 9 \E~output_o\ $end
$var wire 1 : \G~output_o\ $end
$var wire 1 ; \A[1]~input_o\ $end
$var wire 1 < \B[0]~input_o\ $end
$var wire 1 = \A[0]~input_o\ $end
$var wire 1 > \B[1]~input_o\ $end
$var wire 1 ? \L~0_combout\ $end
$var wire 1 @ \EG[1]~0_combout\ $end
$var wire 1 A \EG[0]~1_combout\ $end
$var wire 1 B \ALT_INV_EG[1]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0&
1'
0(
1)
x*
1+
1,
1-
1.
1/
10
15
06
07
18
09
0:
1;
0<
1=
0>
1?
1@
0A
0B
1!
1"
0#
0$
11
12
03
04
$end
#125000
1$
14
1<
#250000
0$
1#
04
13
1>
0<
0?
1A
1:
08
17
05
1&
0'
#375000
1$
14
1<
0@
0A
1B
0:
19
07
16
0&
1%
#500000
0$
0#
0"
04
03
02
0=
0>
0<
1?
1@
0B
18
09
15
06
1'
0%
#625000
1$
14
1<
#750000
0$
1#
04
13
1>
0<
0?
0@
1B
08
19
05
16
0'
1%
#875000
1$
14
1<
1?
1@
0B
18
09
15
06
1'
0%
#999000
0$
0#
0!
04
03
01
0;
0>
0<
0?
0@
1B
08
19
05
16
0'
1%
#2000000
