{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659354572970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659354572977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 19:49:32 2022 " "Processing started: Mon Aug 01 19:49:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659354572977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354572977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c aht10_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c aht10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354572977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659354574693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659354574694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/data_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/data_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_drive " "Found entity 1: data_drive" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354587945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354587950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354587966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/i2c_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/i2c_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_intf " "Found entity 1: i2c_intf" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354587979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/aht10_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/aht10_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aht10_top " "Found entity 1: aht10_top" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354587984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/ip/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/ip/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ip/fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354587986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354587986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "usedw_sig data_drive.v(50) " "Verilog HDL Implicit Net warning at data_drive.v(50): created implicit net for \"usedw_sig\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354587987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done aht10_top.v(30) " "Verilog HDL Implicit Net warning at aht10_top.v(30): created implicit net for \"done\"" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354587987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_vld aht10_top.v(51) " "Verilog HDL Implicit Net warning at aht10_top.v(51): created implicit net for \"din_vld\"" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354587987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aht10_top " "Elaborating entity \"aht10_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659354588096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_intf i2c_intf:u_i2c_intf " "Elaborating entity \"i2c_intf\" for hierarchy \"i2c_intf:u_i2c_intf\"" {  } { { "../src/aht10_top.v" "u_i2c_intf" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_intf.v(156) " "Verilog HDL assignment warning at i2c_intf.v(156): truncated value with size 32 to match size of target (9)" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588109 "|aht10_top|i2c_intf:u_i2c_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_intf.v(170) " "Verilog HDL assignment warning at i2c_intf.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588110 "|aht10_top|i2c_intf:u_i2c_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:u_i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:u_i2c_master\"" {  } { { "../src/aht10_top.v" "u_i2c_master" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(139) " "Verilog HDL assignment warning at i2c_master.v(139): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588127 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(142) " "Verilog HDL assignment warning at i2c_master.v(142): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588127 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(145) " "Verilog HDL assignment warning at i2c_master.v(145): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588127 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(148) " "Verilog HDL assignment warning at i2c_master.v(148): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588127 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 i2c_master.v(161) " "Verilog HDL assignment warning at i2c_master.v(161): truncated value with size 32 to match size of target (28)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588127 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master.v(180) " "Verilog HDL assignment warning at i2c_master.v(180): truncated value with size 32 to match size of target (3)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588127 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master.v(190) " "Verilog HDL Case Statement information at i2c_master.v(190): all case item expressions in this case statement are onehot" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1659354588129 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_cmd i2c_master.v(190) " "Verilog HDL Always Construct warning at i2c_master.v(190): inferring latch(es) for variable \"tx_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659354588129 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data i2c_master.v(190) " "Verilog HDL Always Construct warning at i2c_master.v(190): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659354588129 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] i2c_master.v(190) " "Inferred latch for \"tx_data\[0\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] i2c_master.v(190) " "Inferred latch for \"tx_data\[1\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] i2c_master.v(190) " "Inferred latch for \"tx_data\[2\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] i2c_master.v(190) " "Inferred latch for \"tx_data\[3\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] i2c_master.v(190) " "Inferred latch for \"tx_data\[4\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] i2c_master.v(190) " "Inferred latch for \"tx_data\[5\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] i2c_master.v(190) " "Inferred latch for \"tx_data\[6\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588133 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] i2c_master.v(190) " "Inferred latch for \"tx_data\[7\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588134 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[0\] i2c_master.v(190) " "Inferred latch for \"tx_cmd\[0\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588134 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[1\] i2c_master.v(190) " "Inferred latch for \"tx_cmd\[1\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588134 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[2\] i2c_master.v(190) " "Inferred latch for \"tx_cmd\[2\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588134 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[3\] i2c_master.v(190) " "Inferred latch for \"tx_cmd\[3\]\" at i2c_master.v(190)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588134 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_drive data_drive:u_data_drive " "Elaborating entity \"data_drive\" for hierarchy \"data_drive:u_data_drive\"" {  } { { "../src/aht10_top.v" "u_data_drive" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 data_drive.v(62) " "Verilog HDL assignment warning at data_drive.v(62): truncated value with size 32 to match size of target (20)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588154 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 data_drive.v(63) " "Verilog HDL assignment warning at data_drive.v(63): truncated value with size 32 to match size of target (20)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588154 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_drive.v(94) " "Verilog HDL assignment warning at data_drive.v(94): truncated value with size 32 to match size of target (6)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588155 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(108) " "Verilog HDL assignment warning at data_drive.v(108): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588156 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(109) " "Verilog HDL assignment warning at data_drive.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588156 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(111) " "Verilog HDL assignment warning at data_drive.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588156 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(120) " "Verilog HDL assignment warning at data_drive.v(120): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588156 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(121) " "Verilog HDL assignment warning at data_drive.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588156 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(123) " "Verilog HDL assignment warning at data_drive.v(123): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588157 "|aht10_top|data_drive:u_data_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx data_drive:u_data_drive\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"data_drive:u_data_drive\|uart_tx:u_uart_tx\"" {  } { { "../src/data_drive.v" "u_uart_tx" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(43) " "Verilog HDL assignment warning at uart_tx.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588169 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588170 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588170 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659354588170 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo data_drive:u_data_drive\|fifo:tx_fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\"" {  } { { "../src/data_drive.v" "tx_fifo_inst" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "scfifo_component" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354588502 ""}  } { { "../ip/fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354588502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mv31 " "Found entity 1: scfifo_mv31" {  } { { "db/scfifo_mv31.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354588575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mv31 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated " "Elaborating entity \"scfifo_mv31\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t541 " "Found entity 1: a_dpfifo_t541" {  } { { "db/a_dpfifo_t541.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354588621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t541 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo " "Elaborating entity \"a_dpfifo_t541\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\"" {  } { { "db/scfifo_mv31.tdf" "dpfifo" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmb1 " "Found entity 1: altsyncram_tmb1" {  } { { "db/altsyncram_tmb1.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_tmb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354588702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmb1 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|altsyncram_tmb1:FIFOram " "Elaborating entity \"altsyncram_tmb1\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|altsyncram_tmb1:FIFOram\"" {  } { { "db/a_dpfifo_t541.tdf" "FIFOram" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354588777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t541.tdf" "almost_full_comparer" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_t541.tdf" "three_comparison" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354588882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_t541.tdf" "rd_ptr_msb" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354588960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354588960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_t541.tdf" "usedw_counter" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354588961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354589038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354589038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_t541.tdf" "wr_ptr" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354589039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_pao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_pao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_pao " "Found entity 1: sld_ela_trigger_pao" {  } { { "db/sld_ela_trigger_pao.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_ela_trigger_pao.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354590834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354590834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_aht10_auto_signaltap_0_1_6675.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_aht10_auto_signaltap_0_1_6675.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_AHT10_auto_signaltap_0_1_6675 " "Found entity 1: sld_reserved_AHT10_auto_signaltap_0_1_6675" {  } { { "db/sld_reserved_aht10_auto_signaltap_0_1_6675.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_reserved_aht10_auto_signaltap_0_1_6675.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354591021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354591021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb24 " "Found entity 1: altsyncram_bb24" {  } { { "db/altsyncram_bb24.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_bb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354594238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354594238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354594646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354594646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354594845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354594845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354595794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354595794 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354596603 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1659354596730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.08.01.19:50:02 Progress: Loading sldeb4ac2bb/alt_sld_fab_wrapper_hw.tcl " "2022.08.01.19:50:02 Progress: Loading sldeb4ac2bb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354602670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354607920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354608064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8 " "Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354617895 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1659354618520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeb4ac2bb/alt_sld_fab.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354618768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354618768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354618853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354618853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354618858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354618858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354618928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354618928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354619016 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354619016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354619016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354619101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354619101 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "data_drive:u_data_drive\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_drive:u_data_drive\|Mult1\"" {  } { { "../src/data_drive.v" "Mult1" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_drive:u_data_drive\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_drive:u_data_drive\|Mult0\"" {  } { { "../src/data_drive.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div3\"" {  } { { "../src/data_drive.v" "Div3" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod4\"" {  } { { "../src/data_drive.v" "Mod4" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod2\"" {  } { { "../src/data_drive.v" "Mod2" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div2\"" {  } { { "../src/data_drive.v" "Div2" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod3\"" {  } { { "../src/data_drive.v" "Mod3" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod5\"" {  } { { "../src/data_drive.v" "Mod5" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div0\"" {  } { { "../src/data_drive.v" "Div0" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod0\"" {  } { { "../src/data_drive.v" "Mod0" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div1\"" {  } { { "../src/data_drive.v" "Div1" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod1\"" {  } { { "../src/data_drive.v" "Mod1" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354620980 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1659354620980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_mult:Mult1\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354621189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_mult:Mult1 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621189 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354621189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dgt " "Found entity 1: mult_dgt" {  } { { "db/mult_dgt.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_dgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_mult:Mult0\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354621316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_mult:Mult0 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621316 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354621316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_fgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div3\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354621549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div3 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621549 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354621549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354621960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354621960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Mod4\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354621996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Mod4 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354621997 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354621997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354622082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354622082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div2\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354622198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div2 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622198 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354622198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354622305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354622305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354622369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354622369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659354622436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354622436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Mod5\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354622554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Mod5 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622554 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354622554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div0\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354622612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div0 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622612 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354622612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div1\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354622685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div1 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354622685 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659354622685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659354623492 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "59 " "Ignored 59 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "59 " "Ignored 59 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1659354623662 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1659354623662 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "i2c_master:u_i2c_master\|tx_data\[2\] i2c_master:u_i2c_master\|tx_data\[7\] " "Duplicate LATCH primitive \"i2c_master:u_i2c_master\|tx_data\[2\]\" merged with LATCH primitive \"i2c_master:u_i2c_master\|tx_data\[7\]\"" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354623672 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "i2c_master:u_i2c_master\|tx_data\[3\] i2c_master:u_i2c_master\|tx_data\[7\] " "Duplicate LATCH primitive \"i2c_master:u_i2c_master\|tx_data\[3\]\" merged with LATCH primitive \"i2c_master:u_i2c_master\|tx_data\[7\]\"" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1659354623672 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1659354623672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[0\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623673 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[1\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623674 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[2\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623674 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[3\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[2\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 175 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623674 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[5\] " "Latch i2c_master:u_i2c_master\|tx_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623674 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[6\] " "Latch i2c_master:u_i2c_master\|tx_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.WAIT " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.WAIT" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623674 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[7\] " "Latch i2c_master:u_i2c_master\|tx_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[1\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 175 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623674 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[4\] " "Latch i2c_master:u_i2c_master\|tx_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.WAIT " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.WAIT" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623675 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[1\] " "Latch i2c_master:u_i2c_master\|tx_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[1\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 175 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623675 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[0\] " "Latch i2c_master:u_i2c_master\|tx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659354623675 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659354623675 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 209 -1 0 } } { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 141 -1 0 } } { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 225 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659354623684 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659354623684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354624586 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659354626067 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[1\]~14" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354626084 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1659354626084 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 115 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1659354627782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659354627840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659354627840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd " "No output dependent on input pin \"uart_rxd\"" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659354628333 "|aht10_top|uart_rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659354628333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3841 " "Implemented 3841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659354628334 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659354628334 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659354628334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3773 " "Implemented 3773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659354628334 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659354628334 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1659354628334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659354628334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659354628370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 19:50:28 2022 " "Processing ended: Mon Aug 01 19:50:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659354628370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659354628370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659354628370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659354628370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1659354630267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659354630275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 19:50:29 2022 " "Processing started: Mon Aug 01 19:50:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659354630275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659354630275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AHT10 -c aht10_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AHT10 -c aht10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659354630275 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659354630721 ""}
{ "Info" "0" "" "Project  = AHT10" {  } {  } 0 0 "Project  = AHT10" 0 0 "Fitter" 0 0 1659354630722 ""}
{ "Info" "0" "" "Revision = aht10_top" {  } {  } 0 0 "Revision = aht10_top" 0 0 "Fitter" 0 0 1659354630722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1659354630855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659354630855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aht10_top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"aht10_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659354630923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659354630983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659354630983 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659354631169 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659354632303 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659354632303 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659354632303 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659354632303 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 9495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659354632319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 9497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659354632319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 9499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659354632319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 9501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659354632319 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659354632319 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659354632326 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1659354632389 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1659354633406 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1659354633409 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1659354633409 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1659354633409 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1659354633409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aht10_top.sdc " "Synopsys Design Constraints File file not found: 'aht10_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659354633425 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_drive:u_data_drive\|hum_data_r\[10\] clk " "Register data_drive:u_data_drive\|hum_data_r\[10\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354633433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659354633433 "|aht10_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_master:u_i2c_master\|cnt_byte\[0\] " "Node: i2c_master:u_i2c_master\|cnt_byte\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c_master:u_i2c_master\|tx_cmd\[1\] i2c_master:u_i2c_master\|cnt_byte\[0\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[1\] is being clocked by i2c_master:u_i2c_master\|cnt_byte\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354633433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659354633433 "|aht10_top|i2c_master:u_i2c_master|cnt_byte[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354633449 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354633449 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1659354633449 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1659354633449 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659354633449 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659354633449 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659354633449 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1659354633449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659354633675 ""}  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 9483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659354633675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659354633675 ""}  } { { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 5778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659354633675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:u_i2c_master\|Selector22~0  " "Automatically promoted node i2c_master:u_i2c_master\|Selector22~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659354633675 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 2631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659354633675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659354633675 ""}  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 9484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659354633675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659354633675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 7966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659354633675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 8165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659354633675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 6382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659354633675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659354633675 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 0 { 0 ""} 0 6968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659354633675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659354634136 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659354634141 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659354634142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659354634147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659354634154 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659354634163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659354634273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1659354634276 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Embedded multiplier block " "Packed 40 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1659354634276 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1659354634276 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659354634276 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1659354634399 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1659354634399 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1659354634399 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1659354634399 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1659354634399 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659354634399 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1659354634408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659354635031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659354636014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659354636050 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659354636769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659354636770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659354637406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1659354638640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659354638640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1659354638904 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1659354638904 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659354638904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659354638906 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1659354639072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659354639110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659354639644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659354639645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659354640523 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659354641314 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1659354641663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/output_files/aht10_top.fit.smsg " "Generated suppressed messages file G:/FPGAProject/EP4CE6F17C8/AHT10/prj/output_files/aht10_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659354641902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5548 " "Peak virtual memory: 5548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659354642892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 19:50:42 2022 " "Processing ended: Mon Aug 01 19:50:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659354642892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659354642892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659354642892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659354642892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659354644164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659354644170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 19:50:43 2022 " "Processing started: Mon Aug 01 19:50:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659354644170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659354644170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AHT10 -c aht10_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AHT10 -c aht10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659354644170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1659354644863 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659354646007 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659354646031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659354646422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 19:50:46 2022 " "Processing ended: Mon Aug 01 19:50:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659354646422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659354646422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659354646422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659354646422 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659354647036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659354648299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659354648305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 19:50:47 2022 " "Processing started: Mon Aug 01 19:50:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659354648305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1659354648305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AHT10 -c aht10_top " "Command: quartus_sta AHT10 -c aht10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1659354648306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1659354648702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1659354649842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1659354649842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354649909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354649909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1659354650182 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1659354650274 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1659354650274 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1659354650274 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1659354650274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aht10_top.sdc " "Synopsys Design Constraints File file not found: 'aht10_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1659354650293 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_drive:u_data_drive\|hum_data_r\[10\] clk " "Register data_drive:u_data_drive\|hum_data_r\[10\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354650302 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1659354650302 "|aht10_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_master:u_i2c_master\|cnt_byte\[0\] " "Node: i2c_master:u_i2c_master\|cnt_byte\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] i2c_master:u_i2c_master\|cnt_byte\[0\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] is being clocked by i2c_master:u_i2c_master\|cnt_byte\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354650302 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1659354650302 "|aht10_top|i2c_master:u_i2c_master|cnt_byte[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354650310 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354650310 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1659354650310 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1659354650311 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1659354650320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.118 " "Worst-case setup slack is 42.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.118               0.000 altera_reserved_tck  " "   42.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354650348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.438 " "Worst-case hold slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 altera_reserved_tck  " "    0.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354650353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.693 " "Worst-case recovery slack is 95.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.693               0.000 altera_reserved_tck  " "   95.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354650357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.135 " "Worst-case removal slack is 1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 altera_reserved_tck  " "    1.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354650361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.446 " "Worst-case minimum pulse width slack is 49.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.446               0.000 altera_reserved_tck  " "   49.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354650363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354650363 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354650414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354650414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354650414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354650414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.830 ns " "Worst Case Available Settling Time: 340.830 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354650414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354650414 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659354650414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659354650418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1659354650445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1659354651210 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_drive:u_data_drive\|hum_data_r\[10\] clk " "Register data_drive:u_data_drive\|hum_data_r\[10\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354651449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1659354651449 "|aht10_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_master:u_i2c_master\|cnt_byte\[0\] " "Node: i2c_master:u_i2c_master\|cnt_byte\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] i2c_master:u_i2c_master\|cnt_byte\[0\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] is being clocked by i2c_master:u_i2c_master\|cnt_byte\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354651449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1659354651449 "|aht10_top|i2c_master:u_i2c_master|cnt_byte[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354651453 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354651453 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1659354651453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.604 " "Worst-case setup slack is 42.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.604               0.000 altera_reserved_tck  " "   42.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.012 " "Worst-case recovery slack is 96.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.012               0.000 altera_reserved_tck  " "   96.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 altera_reserved_tck  " "    1.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.299 " "Worst-case minimum pulse width slack is 49.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.299               0.000 altera_reserved_tck  " "   49.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651490 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.509 ns " "Worst Case Available Settling Time: 341.509 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651540 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659354651540 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659354651544 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_drive:u_data_drive\|hum_data_r\[10\] clk " "Register data_drive:u_data_drive\|hum_data_r\[10\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354651711 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1659354651711 "|aht10_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_master:u_i2c_master\|cnt_byte\[0\] " "Node: i2c_master:u_i2c_master\|cnt_byte\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] i2c_master:u_i2c_master\|cnt_byte\[0\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] is being clocked by i2c_master:u_i2c_master\|cnt_byte\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659354651711 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1659354651711 "|aht10_top|i2c_master:u_i2c_master|cnt_byte[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354651714 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1659354651714 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1659354651714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.794 " "Worst-case setup slack is 46.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.794               0.000 altera_reserved_tck  " "   46.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 altera_reserved_tck  " "    0.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.013 " "Worst-case recovery slack is 98.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.013               0.000 altera_reserved_tck  " "   98.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449               0.000 altera_reserved_tck  " "   49.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659354651738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659354651738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.230 ns " "Worst Case Available Settling Time: 346.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659354651786 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659354651786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659354652111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659354652112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659354652194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 19:50:52 2022 " "Processing ended: Mon Aug 01 19:50:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659354652194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659354652194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659354652194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1659354652194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1659354653526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659354653532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 19:50:53 2022 " "Processing started: Mon Aug 01 19:50:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659354653532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1659354653532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AHT10 -c aht10_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AHT10 -c aht10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1659354653532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1659354655312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_8_1200mv_85c_slow.vo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_8_1200mv_85c_slow.vo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354656874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_8_1200mv_0c_slow.vo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_8_1200mv_0c_slow.vo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354657417 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_min_1200mv_0c_fast.vo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_min_1200mv_0c_fast.vo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354657900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top.vo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top.vo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354658431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_8_1200mv_85c_v_slow.sdo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354658751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_8_1200mv_0c_v_slow.sdo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354659058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_min_1200mv_0c_v_fast.sdo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354659409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aht10_top_v.sdo G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/ simulation " "Generated file aht10_top_v.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1659354659743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659354661358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 19:51:01 2022 " "Processing ended: Mon Aug 01 19:51:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659354661358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659354661358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659354661358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1659354661358 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1659354662011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659357835618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659357835666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 20:43:55 2022 " "Processing started: Mon Aug 01 20:43:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659357835666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659357835666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AHT10 -c aht10_top --netlist_type=sgate " "Command: quartus_npp AHT10 -c aht10_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659357835666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1659357836251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659357836328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 20:43:56 2022 " "Processing ended: Mon Aug 01 20:43:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659357836328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659357836328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659357836328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659357836328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659357837987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659357837992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 20:43:57 2022 " "Processing started: Mon Aug 01 20:43:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659357837992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659357837992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AHT10 -c aht10_top --netlist_type=sm_process " "Command: quartus_npp AHT10 -c aht10_top --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659357837992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1659357838460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659357838489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 20:43:58 2022 " "Processing ended: Mon Aug 01 20:43:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659357838489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659357838489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659357838489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659357838489 ""}
