(* HartRegNode.v -- SINGLE-NODE register rules: the escape hatch for every
   register the batch frame cannot own (main-cycle-port.md §5, the settled
   note).  A silent stretch batches only registers in the caller's footprint
   [D]; the cells held by invariants -- [MinstretInv]'s minstret /
   minstret_increment and clock_inv's mcycle / mtime / mip -- and the
   cross-thread [sig_seip] wire ([WireInv]) can never be in a frame, so the
   nodes touching them step ONE AT A TIME through the two fupd rules here,
   with the invariant opened inside the caller's fupd window around exactly
   that node.

   THE READ RULE hands the continuation the value the machine read --
   [register_lookup r σ.(sregs)] -- and the caller learns anything it needs
   about that value by [reg_valid]-ing the opened invariant's cell against
   [mstate_interp]'s register bridge inside the window (that is how the
   existing [WpIntrCore]/[WpIntrInv] layer reads mip/sig_seip off σ, and
   those proofs are the intended consumers).

   THE WRITE RULE's successor is [set_reg σ r v] with [v] the node's own
   value (exposed by the projection), and the caller re-establishes
   [mstate_interp] by [reg_update]-ing the invariant-held cell in its fupd.

   Projections + inversions first, in the finding-F8 mold (HartLift.v §3):
   no call site ever writes a continuation down.  The register index is
   dependent ([type_of_register r]), so the projections transport along a
   decided [r' = r], exactly as [hread_req_at] transports the width. *)
From Stdlib Require Import Eqdep_dec.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import gen_heap ghost_map.
From iris.program_logic Require Import language weakestpre.
Require Import SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import RiscvModelBytes.
Require Import RiscvLang RiscvPtsto RiscvExec HartSwp.
Require Import CtxIdDefs.
Local Open Scope Z_scope.

(* ====================================================================== *)
(* 1. Projections, resumes, inversions.                                     *)
(* ====================================================================== *)

(* is this node a RegRead of exactly [r]? *)
Definition hregread_at {X : Type} (r : register) (m : M X) : bool :=
  match m with
  | Interface.Next oc _ =>
      match oc with
      | Interface.RegRead r' _ => bool_decide (r' = r)
      | _ => false
      end
  | _ => false
  end.

(* answer a RegRead-of-[r] node with [v] *)
Definition hregread_resume {X : Type} (r : register) (v : type_of_register r)
    (m : M X) : M X :=
  match m with
  | Interface.Next oc k =>
      (match oc in Interface.outcome _ T return (T -> M X) -> M X with
       | Interface.RegRead r' _ => fun k =>
           match decide (r' = r) with
           | left Heq => k (eq_rect r type_of_register v r' (eq_sym Heq))
           | right _ => m
           end
       | _ => fun _ => m
       end) k
  | _ => m
  end.

(* is this node a RegWrite of exactly [r]?  If so, ITS VALUE. *)
Definition hregwrite_val_at {X : Type} (r : register) (m : M X)
    : option (type_of_register r) :=
  match m with
  | Interface.Next oc _ =>
      match oc with
      | Interface.RegWrite r' _ v =>
          match decide (r' = r) with
          | left Heq => Some (eq_rect r' type_of_register v r Heq)
          | right _ => None
          end
      | _ => None
      end
  | _ => None
  end.

(* skip a RegWrite node (its effect lives in the successor state) *)
Definition hregwrite_resume {X : Type} (m : M X) : M X :=
  match m with
  | Interface.Next oc k =>
      (match oc in Interface.outcome _ T return (T -> M X) -> M X with
       | Interface.RegWrite _ _ _ => fun k => k tt
       | _ => fun _ => m
       end) k
  | _ => m
  end.

(* [Defs.write_reg]'s own node projection.  The [decide (r' = r)] does not
   reduce on its own; collapse its proof by [proof_irrel] -- the
   [hregread_resume_red] recipe (see UserTrap.v's shelved side condition). *)
Lemma hregwrite_val_at_write_reg (r : register) (v : type_of_register r) :
  hregwrite_val_at r (Defs.write_reg r v) = Some v.
Proof.
  cbn [hregwrite_val_at Defs.write_reg].
  destruct (decide _) as [Heq|Hne]; [|congruence].
  assert (Heq = eq_refl) as -> by apply proof_irrel. reflexivity.
Qed.


Lemma hregread_at_inv {X : Type} (r : register) (m : M X) :
  hregread_at r m = true ->
  exists ak K, m = Interface.Next (Interface.RegRead r ak) K /\
       forall v : type_of_register r, hregread_resume r v m = K v.
Proof.
  (* Proof plan: destruct; bool_decide_eq_true; the eq_rect collapses at
     eq_refl once r' = r is substituted. *)
  destruct m as [y|T oc k]; simpl; [intros H; discriminate H|].
  destruct oc; intros H; try discriminate H.
  apply bool_decide_eq_true in H. destruct H.
  exists access_kind, k. split; [reflexivity|].
  intros v. simpl.
  destruct (decide (reg = reg)) as [Heq|Hne]; [|congruence].
  rewrite (proof_irrel Heq eq_refl). reflexivity.
Qed.

Lemma hregwrite_val_at_inv {X : Type} (r : register) (m : M X)
    (v : type_of_register r) :
  hregwrite_val_at r m = Some v ->
  exists ak K, m = Interface.Next (Interface.RegWrite r ak v) K /\
       hregwrite_resume m = K tt.
Proof.
  (* as hregread_at_inv *)
  destruct m as [y|T oc k]; simpl; [intros H; discriminate H|].
  destruct oc; try (intros H; discriminate H).
  destruct (decide (reg = r)) as [Heq|Hne]; [|intros H; discriminate H].
  revert v. destruct Heq. simpl. intros v H.
  injection H as ->.
  exists access_kind, k. split; reflexivity.
Qed.

(* THE REDUCTION EQUATIONS for chaining peels: a class-characterization
   proof rewrites with these at each node (the resumes' [decide (r' = r)]
   does not cbn-reduce mid-chain, and the [_at_inv] lemmas hide the
   continuation behind an opaque existential, which would strand the NEXT
   projection).  [K] is instantiated by matching the goal's own concrete
   node, so nothing is ever read back. *)
Lemma hregread_resume_red {X : Type} (r : register) (ak : option unit)
    (K : type_of_register r -> M X) (v : type_of_register r) :
  hregread_resume r v (Interface.Next (Interface.RegRead r ak) K) = K v.
Proof.
  simpl. destruct (decide _) as [Heq|Hne]; [|congruence].
  assert (Heq = eq_refl) as -> by apply proof_irrel.
  reflexivity.
Qed.

Lemma hregwrite_resume_red {X : Type} (r : register) (ak : option unit)
    (v : type_of_register r) (K : unit -> M X) :
  hregwrite_resume (Interface.Next (Interface.RegWrite r ak v) K) = K tt.
Proof. reflexivity. Qed.

(* ====================================================================== *)
(* 2. The two fupd rules.                                                   *)
(* ====================================================================== *)

Section regnode.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* ------------------------------------------------------------------ *)
  (* READ.  The value is the machine's -- ∀-quantified from the caller's  *)
  (* point of view, pinned only by whatever the caller can prove of σ     *)
  (* inside its fupd (typically: open the invariant holding the cell,     *)
  (* [reg_valid] it against [mstate_interp]'s bridge, close).             *)
  (* ------------------------------------------------------------------ *)
  Lemma wp_hart_regread {X : Type} (C : M X -> M unit)
      (r : register) (m : M X) :
    mctx C ->
    hregread_at r m = true ->
    gen_cert -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
       ▷ (|={∅,⊤}=> mstate_interp σ ∗
            mWP (HartE gen_id cpu_id
                  (C (hregread_resume r (register_lookup r σ.(sregs)) m))
                : expr riscv_lang))) -∗
    mWP (HartE gen_id cpu_id (C m) : expr riscv_lang).
  Proof using .
    (* Proof plan: via wp_hart_step; the RegRead arm is deterministic
       (successor = K (register_lookup r σ.(sregs)), state unchanged). *)
    iIntros (HC Hat) "#Hcert H".
    destruct (hregread_at_inv r m Hat) as (ak & K & -> & Hres).
    rewrite (HC _ (Interface.RegRead r ak) K eq_refl).
    iApply (wp_hart_step with "Hcert").
    { intros oth0 h0 img0 σ0 log0 tv0 itv0 hr0 r0 m'0 σ'0 log'0 tv'0 itv'0 hr'0 r'0 Hs.
      cbv beta iota delta [mnode_step] in Hs.
      destruct Hs as (_ & _ & _ & _ & _ & -> & ->). by split. }
    (* a register node touches no memory-model state: the bundle goes back
       exactly as it came ([RiscvExec.tso_interp_of_idle]) *)
    iIntros (σ oth rv img log tv itv hr V) "%Htv %Hitv %Hhr Hσ Hiv Hrv Htso".
    iMod ("H" $! σ with "Hσ") as "H".
    iModIntro.
    iExists (C (K (register_lookup r σ.(sregs)))), σ, log, tv, itv, hr, rv.
    iSplitR.
    { iPureIntro. cbv beta iota delta [mnode_step]. split_and!; reflexivity. }
    iNext. iIntros (m' σ' log' tv' itv' hr' rv') "%Hstep".
    cbv beta iota delta [mnode_step] in Hstep.
    destruct Hstep as (-> & -> & -> & -> & -> & -> & ->).
    rewrite -(Hres (register_lookup r σ.(sregs))).
    iMod "H" as "[Hσ HWP]". iModIntro. iFrame "Hσ Hiv Hrv HWP".
    rewrite -Htv. iApply (tso_interp_of_idle with "Htso").
  Qed.

  (* ------------------------------------------------------------------ *)
  (* WRITE.  The successor is [set_reg σ r v]; the caller re-establishes  *)
  (* [mstate_interp] at it by [reg_update]-ing the (invariant-held) cell  *)
  (* inside its fupd -- note [set_reg]'s sregs IS [register_set r v],     *)
  (* which is exactly what [reg_update] produces.                         *)
  (* ------------------------------------------------------------------ *)
  Lemma wp_hart_regwrite {X : Type} (C : M X -> M unit)
      (r : register) (v : type_of_register r) (m : M X) :
    mctx C ->
    hregwrite_val_at r m = Some v ->
    gen_cert -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
       ▷ (|={∅,⊤}=> mstate_interp (set_reg σ r v) ∗
            mWP (HartE gen_id cpu_id (C (hregwrite_resume m))
                : expr riscv_lang))) -∗
    mWP (HartE gen_id cpu_id (C m) : expr riscv_lang).
  Proof using .
    (* Proof plan: via wp_hart_step; the RegWrite arm is deterministic. *)
    iIntros (HC Hat) "#Hcert H".
    destruct (hregwrite_val_at_inv r m v Hat) as (ak & K & -> & Hres).
    rewrite (HC _ (Interface.RegWrite r ak v) K eq_refl).
    iApply (wp_hart_step with "Hcert").
    { intros oth0 h0 img0 σ0 log0 tv0 itv0 hr0 r0 m'0 σ'0 log'0 tv'0 itv'0 hr'0 r'0 Hs.
      cbv beta iota delta [mnode_step] in Hs.
      destruct Hs as (_ & _ & _ & _ & _ & -> & ->). by split. }
    iIntros (σ oth rv img log tv itv hr V) "%Htv %Hitv %Hhr Hσ Hiv Hrv Htso".
    iMod ("H" $! σ with "Hσ") as "H".
    iModIntro.
    iExists (C (K tt)), (set_reg σ r v), log, tv, itv, hr, rv.
    iSplitR.
    { iPureIntro. cbv beta iota delta [mnode_step]. split_and!; reflexivity. }
    iNext. iIntros (m' σ' log' tv' itv' hr' rv') "%Hstep".
    cbv beta iota delta [mnode_step] in Hstep.
    destruct Hstep as (-> & -> & -> & -> & -> & -> & ->).
    rewrite -Hres.
    iMod "H" as "[Hσ HWP]". iModIntro. iFrame "Hσ Hiv Hrv HWP".
    rewrite -Htv. iApply (tso_interp_of_idle with "Htso").
  Qed.

  (* ------------------------------------------------------------------ *)
  (* THE [swp] FORMS: one node, then continue in [swp].                   *)
  (* ------------------------------------------------------------------ *)

  Lemma swp_hart_regread {X : Type} (r : register) (m : M X)
      (Φ : X -> iProp Σ) :
    hregread_at r m = true ->
    gen_cert -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
       ▷ (|={∅,⊤}=> mstate_interp σ ∗
            swp (hregread_resume r (register_lookup r σ.(sregs)) m) Φ)) -∗
    swp m Φ.
  Proof using .
    iIntros (Hat) "#Hcert H". rewrite /swp. iIntros (C) "%HC Hcont".
    iApply (wp_hart_regread C r m HC Hat with "Hcert [H Hcont]").
    iIntros (σ) "Hσ". iMod ("H" $! σ with "Hσ") as "Hk". iModIntro. iNext.
    iMod "Hk" as "[Hσ Hswp]". iModIntro. iFrame "Hσ".
    iApply (swp_use _ Φ C HC with "Hswp Hcont").
  Qed.

  Lemma swp_hart_regwrite {X : Type} (r : register) (v : type_of_register r)
      (m : M X) (Φ : X -> iProp Σ) :
    hregwrite_val_at r m = Some v ->
    gen_cert -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
       ▷ (|={∅,⊤}=> mstate_interp (set_reg σ r v) ∗
            swp (hregwrite_resume m) Φ)) -∗
    swp m Φ.
  Proof using .
    iIntros (Hat) "#Hcert H". rewrite /swp. iIntros (C) "%HC Hcont".
    iApply (wp_hart_regwrite C r v m HC Hat with "Hcert [H Hcont]").
    iIntros (σ) "Hσ". iMod ("H" $! σ with "Hσ") as "Hk". iModIntro. iNext.
    iMod "Hk" as "[Hσ Hswp]". iModIntro. iFrame "Hσ".
    iApply (swp_use _ Φ C HC with "Hswp Hcont").
  Qed.

  (* ------------------------------------------------------------------ *)
  (* THE HOOKED WRITE (A6.135 §5).  Same node, same successor, and ONE    *)
  (* addition: a [HartBarrier.ghost_step]-shaped callback runs against    *)
  (* the LIVE interp at the node -- the register write itself touches     *)
  (* neither memory nor the log, so the bundle comes back unchanged and   *)
  (* the [tso_interp_of_at_gs] sandwich is exactly the barrier leaf's     *)
  (* (A6.107).  This is the seam the kernel-page-table establishment      *)
  (* rides: the `csrw satp` write node is the one instruction on hart 0's *)
  (* boot path that both holds the machinery and precedes the first       *)
  (* translated fetch.                                                    *)
  (* ------------------------------------------------------------------ *)
  Lemma wp_hart_regwrite_gs {X : Type} (C : M X -> M unit)
      (r : register) (v : type_of_register r) (m : M X) (P Q : iProp Σ) :
    mctx C ->
    hregwrite_val_at r m = Some v ->
    gen_cert -∗
    (∀ g : gstate,
       gen_heap_interp (hG := riscv_memGS) g.(gmem) -∗
       tso_interp_at riscv_eraGS g -∗ P ={⊤}=∗
       gen_heap_interp (hG := riscv_memGS) g.(gmem) ∗
       tso_interp_at riscv_eraGS g ∗ Q) -∗
    P -∗
    (∀ σ, Q -∗ mstate_interp σ ={⊤,∅}=∗
       ▷ (|={∅,⊤}=> mstate_interp (set_reg σ r v) ∗
            mWP (HartE gen_id cpu_id (C (hregwrite_resume m))
                : expr riscv_lang))) -∗
    mWP (HartE gen_id cpu_id (C m) : expr riscv_lang).
  Proof using .
    iIntros (HC Hat) "#Hcert Hhook HP H".
    destruct (hregwrite_val_at_inv r m v Hat) as (ak & K & -> & Hres).
    rewrite (HC _ (Interface.RegWrite r ak v) K eq_refl).
    iApply (wp_hart_step with "Hcert").
    { intros oth0 h0 img0 σ0 log0 tv0 itv0 hr0 r0 m'0 σ'0 log'0 tv'0 itv'0 hr'0 r'0 Hs.
      cbv beta iota delta [mnode_step] in Hs.
      destruct Hs as (_ & _ & _ & _ & _ & -> & ->). by split. }
    iIntros (σ oth rv img log tv itv hr V) "%Htv %Hitv %Hhr Hσ Hiv Hrv Htso".
    iDestruct (tso_interp_of_pin with "Htso") as %Hpin.
    iDestruct "Hσ" as "(Hri & Hmem & Hdev)".
    rewrite (tso_interp_of_at_gs riscv_eraGS img σ.(mem) log V
               σ.(sregs) σ.(mdev) Hpin).
    iMod ("Hhook" $! (gs_of img σ.(mem) log V σ.(sregs) σ.(mdev))
            with "Hmem Htso HP") as "(Hmem & Htso & HQ)".
    rewrite -(tso_interp_of_at_gs riscv_eraGS img σ.(mem) log V
                σ.(sregs) σ.(mdev) Hpin).
    iMod ("H" $! σ with "HQ [Hri Hmem Hdev]") as "H".
    { iFrame "Hri Hmem Hdev". }
    iModIntro.
    iExists (C (K tt)), (set_reg σ r v), log, tv, itv, hr, rv.
    iSplitR.
    { iPureIntro. cbv beta iota delta [mnode_step]. split_and!; reflexivity. }
    iNext. iIntros (m' σ' log' tv' itv' hr' rv') "%Hstep".
    cbv beta iota delta [mnode_step] in Hstep.
    destruct Hstep as (-> & -> & -> & -> & -> & -> & ->).
    rewrite -Hres.
    iMod "H" as "[Hσ HWP]". iModIntro. iFrame "Hσ Hiv Hrv HWP".
    rewrite -Htv. iApply (tso_interp_of_idle with "Htso").
  Qed.

  Lemma swp_hart_regwrite_gs {X : Type} (r : register)
      (v : type_of_register r) (m : M X) (Φ : X -> iProp Σ) (P Q : iProp Σ) :
    hregwrite_val_at r m = Some v ->
    gen_cert -∗
    (∀ g : gstate,
       gen_heap_interp (hG := riscv_memGS) g.(gmem) -∗
       tso_interp_at riscv_eraGS g -∗ P ={⊤}=∗
       gen_heap_interp (hG := riscv_memGS) g.(gmem) ∗
       tso_interp_at riscv_eraGS g ∗ Q) -∗
    P -∗
    (∀ σ, Q -∗ mstate_interp σ ={⊤,∅}=∗
       ▷ (|={∅,⊤}=> mstate_interp (set_reg σ r v) ∗
            swp (hregwrite_resume m) Φ)) -∗
    swp m Φ.
  Proof using .
    iIntros (Hat) "#Hcert Hhook HP H". rewrite /swp. iIntros (C) "%HC Hcont".
    iApply (wp_hart_regwrite_gs C r v m P Q HC Hat
              with "Hcert Hhook HP [H Hcont]").
    iIntros (σ) "HQ Hσ". iMod ("H" $! σ with "HQ Hσ") as "Hk".
    iModIntro. iNext.
    iMod "Hk" as "[Hσ Hswp]". iModIntro. iFrame "Hσ".
    iApply (swp_use _ Φ C HC with "Hswp Hcont").
  Qed.

  (* ------------------------------------------------------------------ *)
  (* THE WRITE THAT CHANGES NOTHING.  A stretch may write a register it     *)
  (* does not own, provided it writes the value already there: the          *)
  (* interpretation absorbs it ([RiscvPtsto.reg_interp_set_same]) and the    *)
  (* pin is enough to know the value.  The SPAN cannot express this -- its   *)
  (* write case is gated on [r ∈ Drw] and [hspan_stops] is a bool on the     *)
  (* TERM, so a node that both steps and is a stopping point would make      *)
  (* [hval] unprovable -- so a walk that meets such a write SPLITS here.     *)
  (* Both clients are the elp reset: MRET's, and the trap handler's.        *)
  (* ------------------------------------------------------------------ *)
  Lemma swp_write_reg_same {X : Type} (r : register) (dq : dfrac)
      (v : type_of_register r) (m : M X) (Φ : X -> iProp Σ) :
    hregwrite_val_at r m = Some v ->
    gen_cert -∗
    reg_pointsto r dq v -∗
    (reg_pointsto r dq v -∗ swp (hregwrite_resume m) Φ) -∗
    swp m Φ.
  Proof using .
    iIntros (Hat) "#Hcert Hpt Hcont".
    iApply (swp_hart_regwrite r v m _ Hat with "Hcert").
    iIntros (σ) "Hsi". rewrite /mstate_interp.
    iDestruct "Hsi" as "(Hreg & Hmem & Hdev)".
    iDestruct (reg_valid_dq with "Hreg Hpt") as %Lv.
    iApply fupd_mask_intro; [apply empty_subseteq|].
    iIntros "Hcl". iNext. iMod "Hcl" as "_". iModIntro.
    iSplitL "Hreg Hmem Hdev".
    { rewrite ?sregs_set_reg ?mem_set_reg ?mdev_set_reg. iFrame "Hmem Hdev".
      iApply (reg_interp_set_same σ.(sregs) r v Lv with "Hreg"). }
    iApply ("Hcont" with "Hpt").
  Qed.

End regnode.
