

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 14 14:41:40 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:            4
LUT:             12
FF:               0
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    NA
CP achieved post-implementation:    NA
No Sequential Path
