strict digraph "compose( ,  )" {
	node [label="\N"];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2acd35ee50>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2acd2a0450>",
		fillcolor=firebrick,
		label="26:NS
next_state <= in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2acd2a0450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:CA" -> "26:NS"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2accfe3890>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'in', 'present_state', 'next_state']"];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2accff1390>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:AL" -> "14:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2accffdd10>",
		fillcolor=turquoise,
		label="20:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2accfe6650>]",
		style=filled,
		typ=Block];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2accfe6550>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2accf96bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2accfe6d10>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2accfe6290>",
		fillcolor=firebrick,
		label="25:NS
next_state <= in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2accfe6290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2accf8ebd0>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 0;
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2accf8e4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2accff1650>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_13:AL"];
	"15:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"14:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"Leaf_13:AL" -> "13:AL";
	"Leaf_13:AL" -> "12:AS";
	"25:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"26:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"24:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
}
