// Seed: 1156222001
module module_0 (
    input id_0,
    output reg id_1
);
  assign id_1 = id_0;
  logic id_2;
  always @(!id_0) id_1 <= id_0;
  assign id_1 = 1;
endmodule
