// Seed: 853307981
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  always @(posedge 1) begin
    if (id_4 == 1) id_4 = 1 | 1;
  end
  assign id_2 = id_2;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8 = 1;
  logic id_9;
  type_14 id_10 (
      .id_0 (""),
      .id_1 (),
      .id_2 (1),
      .id_3 (id_2),
      .id_4 (1),
      .id_5 (id_2),
      .id_6 (1),
      .id_7 (id_1),
      .id_8 (1),
      .id_9 (1'b0),
      .id_10(id_4),
      .id_11(id_4),
      .id_12(id_4),
      .id_13(1),
      .id_14(1'b0),
      .id_15(id_9),
      .id_16(!id_5),
      .id_17(1),
      .id_18(1'b0)
  );
  assign id_5 = 1;
endmodule
