{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 11:43:43 2018 " "Info: Processing started: Wed Nov 07 11:43:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off disp -c disp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off disp -c disp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-adisp " "Info: Found design unit 1: disp-adisp" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Info: Found entity 1: disp" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "disp " "Info: Elaborating entity \"disp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst disp.vhd(82) " "Warning (10492): VHDL Process Statement warning at disp.vhd(82): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(93) " "Warning (10492): VHDL Process Statement warning at disp.vhd(93): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(93) " "Warning (10492): VHDL Process Statement warning at disp.vhd(93): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(94) " "Warning (10492): VHDL Process Statement warning at disp.vhd(94): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(95) " "Warning (10492): VHDL Process Statement warning at disp.vhd(95): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(97) " "Warning (10492): VHDL Process Statement warning at disp.vhd(97): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(102) " "Warning (10492): VHDL Process Statement warning at disp.vhd(102): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(102) " "Warning (10492): VHDL Process Statement warning at disp.vhd(102): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(103) " "Warning (10492): VHDL Process Statement warning at disp.vhd(103): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg1 disp.vhd(104) " "Warning (10492): VHDL Process Statement warning at disp.vhd(104): signal \"colg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col1 disp.vhd(106) " "Warning (10492): VHDL Process Statement warning at disp.vhd(106): signal \"col1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(111) " "Warning (10492): VHDL Process Statement warning at disp.vhd(111): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(111) " "Warning (10492): VHDL Process Statement warning at disp.vhd(111): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col2 disp.vhd(112) " "Warning (10492): VHDL Process Statement warning at disp.vhd(112): signal \"col2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(113) " "Warning (10492): VHDL Process Statement warning at disp.vhd(113): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col2 disp.vhd(115) " "Warning (10492): VHDL Process Statement warning at disp.vhd(115): signal \"col2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(120) " "Warning (10492): VHDL Process Statement warning at disp.vhd(120): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(120) " "Warning (10492): VHDL Process Statement warning at disp.vhd(120): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col3 disp.vhd(121) " "Warning (10492): VHDL Process Statement warning at disp.vhd(121): signal \"col3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(122) " "Warning (10492): VHDL Process Statement warning at disp.vhd(122): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col3 disp.vhd(124) " "Warning (10492): VHDL Process Statement warning at disp.vhd(124): signal \"col3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(129) " "Warning (10492): VHDL Process Statement warning at disp.vhd(129): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(129) " "Warning (10492): VHDL Process Statement warning at disp.vhd(129): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col4 disp.vhd(130) " "Warning (10492): VHDL Process Statement warning at disp.vhd(130): signal \"col4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(131) " "Warning (10492): VHDL Process Statement warning at disp.vhd(131): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col4 disp.vhd(133) " "Warning (10492): VHDL Process Statement warning at disp.vhd(133): signal \"col4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(138) " "Warning (10492): VHDL Process Statement warning at disp.vhd(138): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(138) " "Warning (10492): VHDL Process Statement warning at disp.vhd(138): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col5 disp.vhd(139) " "Warning (10492): VHDL Process Statement warning at disp.vhd(139): signal \"col5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(140) " "Warning (10492): VHDL Process Statement warning at disp.vhd(140): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col5 disp.vhd(142) " "Warning (10492): VHDL Process Statement warning at disp.vhd(142): signal \"col5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(147) " "Warning (10492): VHDL Process Statement warning at disp.vhd(147): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(147) " "Warning (10492): VHDL Process Statement warning at disp.vhd(147): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(148) " "Warning (10492): VHDL Process Statement warning at disp.vhd(148): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg1 disp.vhd(149) " "Warning (10492): VHDL Process Statement warning at disp.vhd(149): signal \"colg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col6 disp.vhd(151) " "Warning (10492): VHDL Process Statement warning at disp.vhd(151): signal \"col6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(156) " "Warning (10492): VHDL Process Statement warning at disp.vhd(156): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(156) " "Warning (10492): VHDL Process Statement warning at disp.vhd(156): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(157) " "Warning (10492): VHDL Process Statement warning at disp.vhd(157): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(158) " "Warning (10492): VHDL Process Statement warning at disp.vhd(158): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col7 disp.vhd(160) " "Warning (10492): VHDL Process Statement warning at disp.vhd(160): signal \"col7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iswin disp.vhd(189) " "Warning (10492): VHDL Process Statement warning at disp.vhd(189): signal \"iswin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfail disp.vhd(189) " "Warning (10492): VHDL Process Statement warning at disp.vhd(189): signal \"isfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst disp.vhd(204) " "Warning (10492): VHDL Process Statement warning at disp.vhd(204): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wintimes disp.vhd(215) " "Warning (10492): VHDL Process Statement warning at disp.vhd(215): signal \"wintimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_digit disp.vhd(224) " "Warning (10492): VHDL Process Statement warning at disp.vhd(224): signal \"high_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "low_digit disp.vhd(239) " "Warning (10492): VHDL Process Statement warning at disp.vhd(239): signal \"low_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_pathnum disp.vhd(265) " "Warning (10492): VHDL Process Statement warning at disp.vhd(265): signal \"int_pathnum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(266) " "Warning (10492): VHDL Process Statement warning at disp.vhd(266): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(267) " "Warning (10492): VHDL Process Statement warning at disp.vhd(267): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(268) " "Warning (10492): VHDL Process Statement warning at disp.vhd(268): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_digit disp.vhd(268) " "Warning (10492): VHDL Process Statement warning at disp.vhd(268): signal \"high_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(271) " "Warning (10492): VHDL Process Statement warning at disp.vhd(271): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "disp.vhd" "Div0" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 267 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 267 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 267 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0fo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0fo " "Info: Found entity 1: lpm_divide_0fo" {  } { { "db/lpm_divide_0fo.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/lpm_divide_0fo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Info: Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/abs_divider_kbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_dle.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_dle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_dle " "Info: Found entity 1: alt_u_div_dle" {  } { { "db/alt_u_div_dle.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/alt_u_div_dle.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9d9 " "Info: Found entity 1: lpm_abs_9d9" {  } { { "db/lpm_abs_9d9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/lpm_abs_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pe9 " "Info: Found entity 1: lpm_abs_pe9" {  } { { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/lpm_abs_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_p0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0f " "Info: Found entity 1: add_sub_p0f" {  } { { "db/add_sub_p0f.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_p0f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Info: Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/db/add_sub_9ve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "cat\[1\] VCC " "Warning (13410): Pin \"cat\[1\]\" is stuck at VCC" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cat\[2\] VCC " "Warning (13410): Pin \"cat\[2\]\" is stuck at VCC" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cat\[3\] VCC " "Warning (13410): Pin \"cat\[3\]\" is stuck at VCC" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cat\[6\] VCC " "Warning (13410): Pin \"cat\[6\]\" is stuck at VCC" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cat\[7\] VCC " "Warning (13410): Pin \"cat\[7\]\" is stuck at VCC" {  } { { "disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "93 " "Info: Implemented 93 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Info: Implemented 303 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 11:43:49 2018 " "Info: Processing ended: Wed Nov 07 11:43:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
