\hypertarget{union_p_o_r_t___p_i_n_c_f_g___type}{}\section{P\+O\+R\+T\+\_\+\+P\+I\+N\+C\+F\+G\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___p_i_n_c_f_g___type}\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}


{\ttfamily \#include $<$port.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a839f842b1cfeac2e9a75c20693a89975}{PMUXEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a53ddd3cf0850893b83c6b2ad3b306cfa}{INEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a436e1cf6b753084817dce9449fcfff64}{PULLEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:3\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a145025a46127ce5b3fc3205548fbad4f}{DRVSTR}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a77f12d2e278bd5c07712648ac0df5e08}{\_\_pad1\_\_}}:1\\
\} \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a977a5fa913f064530080f273108cd493}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_p_o_r_t___p_i_n_c_f_g___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 5 Reserved \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a77f12d2e278bd5c07712648ac0df5e08}\label{union_p_o_r_t___p_i_n_c_f_g___type_a77f12d2e278bd5c07712648ac0df5e08}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 7 Reserved \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a977a5fa913f064530080f273108cd493}\label{union_p_o_r_t___p_i_n_c_f_g___type_a977a5fa913f064530080f273108cd493}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a145025a46127ce5b3fc3205548fbad4f}\label{union_p_o_r_t___p_i_n_c_f_g___type_a145025a46127ce5b3fc3205548fbad4f}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!DRVSTR@{DRVSTR}}
\index{DRVSTR@{DRVSTR}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{DRVSTR}{DRVSTR}}
{\footnotesize\ttfamily uint8\+\_\+t D\+R\+V\+S\+TR}

bit\+: 6 Output Driver Strength Selection \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a53ddd3cf0850893b83c6b2ad3b306cfa}\label{union_p_o_r_t___p_i_n_c_f_g___type_a53ddd3cf0850893b83c6b2ad3b306cfa}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!INEN@{INEN}}
\index{INEN@{INEN}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{INEN}{INEN}}
{\footnotesize\ttfamily uint8\+\_\+t I\+N\+EN}

bit\+: 1 Input Enable \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a839f842b1cfeac2e9a75c20693a89975}\label{union_p_o_r_t___p_i_n_c_f_g___type_a839f842b1cfeac2e9a75c20693a89975}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!PMUXEN@{PMUXEN}}
\index{PMUXEN@{PMUXEN}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{PMUXEN}{PMUXEN}}
{\footnotesize\ttfamily uint8\+\_\+t P\+M\+U\+X\+EN}

bit\+: 0 Peripheral Multiplexer Enable \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a436e1cf6b753084817dce9449fcfff64}\label{union_p_o_r_t___p_i_n_c_f_g___type_a436e1cf6b753084817dce9449fcfff64}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!PULLEN@{PULLEN}}
\index{PULLEN@{PULLEN}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{PULLEN}{PULLEN}}
{\footnotesize\ttfamily uint8\+\_\+t P\+U\+L\+L\+EN}

bit\+: 2 Pull Enable \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_p_o_r_t___p_i_n_c_f_g___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
