Microchip MPLAB XC8 Compiler V2.46

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.46\pic\dat\20240104201356_en.msgs \
  -cn \
  -h+dist/default/production\UART_HC-05_Bluetooth_DC_MOTOR_Controller.X.production.sym \
  --cmf=dist/default/production\UART_HC-05_Bluetooth_DC_MOTOR_Controller.X.production.cmf \
  -z -Q16F877A -oC:\Users\fady0\AppData\Local\Temp\xcAsc18.\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/production/UART_HC-05_Bluetooth_DC_MOTOR_Controller.X.production.map \
  --md=C:\Users\fady0\AppData\Local\Temp\xcAsc18.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,sivt,init,end_init -ppowerup=CODE \
  -pcinit=CODE -pfunctab=ENTRY -k \
  C:\Users\fady0\AppData\Local\Temp\xcAsc18.\driver_tmp_12.o \
  dist/default/production\UART_HC-05_Bluetooth_DC_MOTOR_Controller.X.production.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\fady0\AppData\Local\Temp\xcAsc18.\driver_tmp_12.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        1        0       4
dist/default/production\UART_HC-05_Bluetooth_DC_MOTOR_Controller.X.production.o
                cinit                                11       11        5        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        1        0       4
                text7                                BF       BF       18        8       0
                text6                                16       16       5F        8       0
                text5                                75       75       1A        8       0
                text4                                A7       A7       18        8       0
                text3                                EB       EB        B        8       0
                text2                                F6       F6        7        8       0
                text1                                D7       D7       14        8       0
                maintext                             8F       8F       18        8       0
                cstackBANK0                          20       20        4       20       1
                cstackCOMMON                         70       70        7       70       1
                bssCOMMON                            77       77        1       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11        5         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text7                                BF       BF       18         0
                text6                                16       16       5F         0
                text5                                75       75       1A         0
                text4                                A7       A7       18         0
                text3                                EB       EB        B         0
                text2                                F6       F6        7         0
                text1                                D7       D7       14         0
                maintext                             8F       8F       18         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        7         1
                bssCOMMON                            77       77        1         1

        CLASS   BANK0          
                cstackBANK0                          20       20        4         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   HEAP           

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  0000F9  0000FD         8       0  CODE        2
                cstackBANK0                    000020  000004  000024        20       1  BANK0       1
                cstackCOMMON                   000070  000008  000078        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0024-006F             4C           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         00FD-1FFF            800
        COMMON           0078-007D              6           1
        CONST            0003-0003              1           2
                         00FD-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         00FD-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0024-006F             4C           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STRCODE          0003-0003              1           2
                         00FD-1FFF           1F03
        STRING           0003-0003              1           2
                         00FD-1FFF            100

                                  Symbol Table

PWM_duty_cycle@duty_cycle   cstackBANK0  0020
_BRGH                       (abs)        04C2
_CCP1CON                    (abs)        0017
_CCP1X                      (abs)        00BD
_CCP1Y                      (abs)        00BC
_CCPR1L                     (abs)        0015
_CCP_PWM                    text4        00A7
_CREN                       (abs)        00C4
_GIE                        (abs)        005F
_ISR                        text6        0016
_PEIE                       (abs)        005E
_PORTC                      (abs)        0007
_PORTD                      (abs)        0008
_PR2                        (abs)        0092
_PWM_duty_cycle             text5        0075
_Port_Init                  text3        00EB
_RCIE                       (abs)        0465
_RCIF                       (abs)        0065
_RCREG                      (abs)        001A
_SPBRG                      (abs)        0099
_SPEN                       (abs)        00C7
_SYNC                       (abs)        04C4
_T2CON                      (abs)        0012
_TRISC                      (abs)        0087
_TRISC6                     (abs)        043E
_TRISC7                     (abs)        043F
_TRISD                      (abs)        0088
_Timer2_Init                text2        00F6
_UART_Buffer                bssCOMMON    0077
_UART_RX_Init               text1        00D7
__H__absolute__             __absolute__ 0000
__Habs1                     abs1         0000
__Hbank0                    bank0        0000
__Hbank1                    bank1        0000
__Hbank2                    bank2        0000
__Hbank3                    bank3        0000
__HbssCOMMON                bssCOMMON    0000
__Hcinit                    cinit        0016
__Hclrtext                  clrtext      0000
__Hcode                     code         0000
__Hcommon                   common       0000
__Hconfig                   config       2008
__HcstackBANK0              cstackBANK0  0000
__HcstackCOMMON             cstackCOMMON 0000
__Heeprom_data              eeprom_data  0000
__Hend_init                 end_init     0011
__Hfunctab                  functab      0000
__Hheap                     heap         0000
__Hinit                     init         000E
__Hintentry                 intentry     000E
__Hmaintext                 maintext     0000
__Hpowerup                  powerup      0000
__Hram                      ram          0000
__Hreset_vec                reset_vec    0003
__Hsfr0                     sfr0         0000
__Hsfr1                     sfr1         0000
__Hsfr2                     sfr2         0000
__Hsfr3                     sfr3         0000
__Hsivt                     sivt         000E
__Hspace_0                  (abs)        00FD
__Hspace_1                  (abs)        0078
__Hspace_2                  (abs)        0000
__Hspace_3                  (abs)        0000
__Hspace_4                  (abs)        400F
__Hstack                    stack        0000
__Hstrings                  strings      0000
__Htext                     text         0000
__L__absolute__             __absolute__ 0000
__Labs1                     abs1         0000
__Lbank0                    bank0        0000
__Lbank1                    bank1        0000
__Lbank2                    bank2        0000
__Lbank3                    bank3        0000
__LbssCOMMON                bssCOMMON    0000
__Lcinit                    cinit        0011
__Lclrtext                  clrtext      0000
__Lcode                     code         0000
__Lcommon                   common       0000
__Lconfig                   config       0000
__LcstackBANK0              cstackBANK0  0000
__LcstackCOMMON             cstackCOMMON 0000
__Leeprom_data              eeprom_data  0000
__Lend_init                 end_init     000E
__Lfunctab                  functab      0000
__Lheap                     heap         0000
__Linit                     init         000E
__Lintentry                 intentry     0004
__Lmaintext                 maintext     0000
__Lpowerup                  powerup      0000
__Lram                      ram          0000
__Lreset_vec                reset_vec    0000
__Lsfr0                     sfr0         0000
__Lsfr1                     sfr1         0000
__Lsfr2                     sfr2         0000
__Lsfr3                     sfr3         0000
__Lsivt                     sivt         000E
__Lspace_0                  (abs)        0000
__Lspace_1                  (abs)        0000
__Lspace_2                  (abs)        0000
__Lspace_3                  (abs)        0000
__Lspace_4                  (abs)        0000
__Lstack                    stack        0000
__Lstrings                  strings      0000
__Ltext                     text         0000
__S0                        (abs)        00FD
__S1                        (abs)        0078
__S3                        (abs)        0000
___heap_hi                  (abs)        0000
___heap_lo                  (abs)        0000
___int_sp                   stack        0000
___int_stack_hi             stack        0000
___int_stack_lo             stack        0000
___latbits                  (abs)        0002
___sp                       stack        0000
___stack_hi                 stack        0000
___stack_lo                 stack        0000
___stackhi                  (abs)        0000
___stacklo                  (abs)        0000
__end_of_CCP_PWM            text4        00BF
__end_of_ISR                text6        0075
__end_of_PWM_duty_cycle     text5        008F
__end_of_Port_Init          text3        00F6
__end_of_Timer2_Init        text2        00FD
__end_of_UART_RX_Init       text1        00EB
__end_of__initialization    cinit        0012
__end_of_main               maintext     00A7
__end_ofi1_PWM_duty_cycle   text7        00D7
__initialization            cinit        0011
__pbssCOMMON                bssCOMMON    0077
__pcstackBANK0              cstackBANK0  0020
__pcstackCOMMON             cstackCOMMON 0070
__pintentry                 intentry     0004
__pmaintext                 maintext     008F
__ptext1                    text1        00D7
__ptext2                    text2        00F6
__ptext3                    text3        00EB
__ptext4                    text4        00A7
__ptext5                    text5        0075
__ptext6                    text6        0016
__ptext7                    text7        00BF
_main                       maintext     008F
btemp                       (abs)        007E
end_of_initialization       cinit        0012
i1PWM_duty_cycle@duty_cycle cstackCOMMON 0070
i1_PWM_duty_cycle           text7        00BF
interrupt_function          intentry     0004
intlevel0                   functab      0000
intlevel1                   functab      0000
intlevel2                   functab      0000
intlevel3                   functab      0000
intlevel4                   functab      0000
intlevel5                   functab      0000
reset_vec                   reset_vec    0000
saved_w                     (abs)        007E
start                       init         000E
start_initialization        cinit        0011
wtemp0                      (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		i1_PWM_duty_cycle		CODE           	00BF	0000	24
		__initialization		CODE           	0011	0000	1

shared estimated size: 25

main.c
		_ISR           		CODE           	0016	0000	95
		_UART_RX_Init  		CODE           	00D7	0000	20
		_main          		CODE           	008F	0000	24
		_Port_Init     		CODE           	00EB	0000	11
		_CCP_PWM       		CODE           	00A7	0000	24
		_Timer2_Init   		CODE           	00F6	0000	7
		_PWM_duty_cycle		CODE           	0075	0000	26

main.c estimated size: 207

