#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 12 21:49:54 2016
# Process ID: 4671
# Current directory: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10
# Command line: vivado -log top_network.vdi -applog -messageDb vivado.pb -mode batch -source top_network.tcl -notrace
# Log file: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/top_network.vdi
# Journal file: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/vivado.jou
#-----------------------------------------------------------
source top_network.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc]
Finished Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 768 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 768 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1388.789 ; gain = 471.840 ; free physical = 4174 ; free virtual = 8618
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1462.496 ; gain = 65.703 ; free physical = 4167 ; free virtual = 8612
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1055da7c2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3a22665e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3696 ; free virtual = 8165

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 3394 cells.
Phase 2 Constant Propagation | Checksum: 4ac5387f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3686 ; free virtual = 8158

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_31_570_575_n_33.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_31_570_575_n_34.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_31_570_575_n_35.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_31_570_575_n_36.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_31_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_31_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_X/RAM_matrix_reg_0_1_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_X/RAM_matrix_reg_0_1_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_31_570_575_n_33.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_31_570_575_n_34.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_31_570_575_n_35.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_31_570_575_n_36.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_31_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_31_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_X/RAM_matrix_reg_0_1_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_X/RAM_matrix_reg_0_1_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_31_570_575_n_33.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_31_570_575_n_34.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_31_570_575_n_35.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_31_570_575_n_36.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_31_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_31_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_X/RAM_matrix_reg_0_1_570_575_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_X/RAM_matrix_reg_0_1_570_575_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_31_0_5_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_31_570_575_n_33.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_31_570_575_n_34.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_31_570_575_n_35.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_31_570_575_n_36.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_31_570_575_n_37.
INFO: [Opt 31-12] Eliminated 14701 unconnected nets.
INFO: [Opt 31-11] Eliminated 2422 unconnected cells.
Phase 3 Sweep | Checksum: 18ef46345

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3705 ; free virtual = 8177

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 18ef46345

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3702 ; free virtual = 8173

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 18ef46345

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3696 ; free virtual = 8168

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3696 ; free virtual = 8168
Ending Logic Optimization Task | Checksum: 18ef46345

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3697 ; free virtual = 8168

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18ef46345

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1940.988 ; gain = 0.000 ; free physical = 3697 ; free virtual = 8168
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1940.988 ; gain = 552.199 ; free physical = 3696 ; free virtual = 8168
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.008 ; gain = 62.020 ; free physical = 3677 ; free virtual = 8158
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/top_network_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2044.621 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8148
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2044.621 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8148

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2044.621 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8148

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.629 ; gain = 16.008 ; free physical = 3660 ; free virtual = 8147

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.629 ; gain = 16.008 ; free physical = 3660 ; free virtual = 8147

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.629 ; gain = 16.008 ; free physical = 3660 ; free virtual = 8147
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3146fa55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.629 ; gain = 16.008 ; free physical = 3660 ; free virtual = 8147

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 12f00facc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.996 ; gain = 58.375 ; free physical = 3561 ; free virtual = 8049
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
Phase 1.2.1 Place Init Design | Checksum: 48a3cefb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.016 ; gain = 159.395 ; free physical = 3456 ; free virtual = 7946
Phase 1.2 Build Placer Netlist Model | Checksum: 48a3cefb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.016 ; gain = 159.395 ; free physical = 3456 ; free virtual = 7946

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 48a3cefb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.016 ; gain = 159.395 ; free physical = 3455 ; free virtual = 7947
Phase 1.3 Constrain Clocks/Macros | Checksum: 48a3cefb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.016 ; gain = 159.395 ; free physical = 3455 ; free virtual = 7947
Phase 1 Placer Initialization | Checksum: 48a3cefb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2204.016 ; gain = 159.395 ; free physical = 3455 ; free virtual = 7946

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1648e45ca

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3352 ; free virtual = 7846

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1648e45ca

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3352 ; free virtual = 7846

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2062ca806

Time (s): cpu = 00:02:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3352 ; free virtual = 7847

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 153201b56

Time (s): cpu = 00:02:44 ; elapsed = 00:01:10 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3351 ; free virtual = 7846

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 153201b56

Time (s): cpu = 00:02:45 ; elapsed = 00:01:10 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3351 ; free virtual = 7846

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16d4cd63b

Time (s): cpu = 00:02:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3351 ; free virtual = 7846

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13790664f

Time (s): cpu = 00:02:55 ; elapsed = 00:01:14 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3345 ; free virtual = 7840

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1cd63c8db

Time (s): cpu = 00:03:24 ; elapsed = 00:01:40 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3282 ; free virtual = 7803
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1cd63c8db

Time (s): cpu = 00:03:24 ; elapsed = 00:01:40 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3281 ; free virtual = 7803

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1cd63c8db

Time (s): cpu = 00:03:25 ; elapsed = 00:01:41 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3221 ; free virtual = 7804

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1cd63c8db

Time (s): cpu = 00:03:26 ; elapsed = 00:01:41 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3237 ; free virtual = 7802
Phase 3.7 Small Shape Detail Placement | Checksum: 1cd63c8db

Time (s): cpu = 00:03:26 ; elapsed = 00:01:41 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3234 ; free virtual = 7799

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12b7c89b5

Time (s): cpu = 00:03:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3240 ; free virtual = 7805
Phase 3 Detail Placement | Checksum: 12b7c89b5

Time (s): cpu = 00:03:29 ; elapsed = 00:01:44 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3240 ; free virtual = 7805

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: ed68cee1

Time (s): cpu = 00:03:52 ; elapsed = 00:01:49 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3256 ; free virtual = 7821

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: ed68cee1

Time (s): cpu = 00:03:52 ; elapsed = 00:01:50 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3256 ; free virtual = 7821

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: ed68cee1

Time (s): cpu = 00:03:52 ; elapsed = 00:01:50 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3256 ; free virtual = 7821

Phase 4.1.3.1.2 deleteLutnmShapes
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: ed68cee1

Time (s): cpu = 00:03:53 ; elapsed = 00:01:51 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3256 ; free virtual = 7821
Phase 4.1.3.1 PCOPT Shape updates | Checksum: ed68cee1

Time (s): cpu = 00:03:53 ; elapsed = 00:01:51 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3256 ; free virtual = 7821

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 11c22485d

Time (s): cpu = 00:04:23 ; elapsed = 00:02:20 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3244 ; free virtual = 7812

Phase 4.1.3.2.2 updateTiming after Restore Best Placement
Phase 4.1.3.2.2 updateTiming after Restore Best Placement | Checksum: 11c22485d

Time (s): cpu = 00:04:24 ; elapsed = 00:02:21 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3231 ; free virtual = 7798
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.499. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 11c22485d

Time (s): cpu = 00:04:24 ; elapsed = 00:02:21 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3230 ; free virtual = 7797
Phase 4.1.3 Post Placement Optimization | Checksum: 11c22485d

Time (s): cpu = 00:04:25 ; elapsed = 00:02:22 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3229 ; free virtual = 7797
Phase 4.1 Post Commit Optimization | Checksum: 11c22485d

Time (s): cpu = 00:04:25 ; elapsed = 00:02:22 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3229 ; free virtual = 7797

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 11c22485d

Time (s): cpu = 00:04:26 ; elapsed = 00:02:22 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3225 ; free virtual = 7793

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 11c22485d

Time (s): cpu = 00:04:26 ; elapsed = 00:02:23 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 11c22485d

Time (s): cpu = 00:04:26 ; elapsed = 00:02:23 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791
Phase 4.4 Placer Reporting | Checksum: 11c22485d

Time (s): cpu = 00:04:27 ; elapsed = 00:02:24 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1013b2952

Time (s): cpu = 00:04:27 ; elapsed = 00:02:24 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1013b2952

Time (s): cpu = 00:04:28 ; elapsed = 00:02:24 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791
Ending Placer Task | Checksum: 10105651c

Time (s): cpu = 00:04:28 ; elapsed = 00:02:24 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:33 ; elapsed = 00:02:28 . Memory (MB): peak = 2395.051 ; gain = 350.430 ; free physical = 3223 ; free virtual = 7791
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3152 ; free virtual = 7795
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3194 ; free virtual = 7777
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3189 ; free virtual = 7773
report_utilization: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3181 ; free virtual = 7764
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3185 ; free virtual = 7769
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 2be234785

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3181 ; free virtual = 7765
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3179 ; free virtual = 7765
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-70.570 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/rowMux_reg[0]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/rowMux[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/rowMux[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/rowMux[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/rowMux[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[1]_rep_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/rowMux_reg[0]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/rowMux_reg[1]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/rowMux_reg[1]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/rowMux[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/Q[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[0]_rep_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/rowMux[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/Q[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/Q[1]. Replicated 3 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 19 nets. Created 127 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-33.284 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3223 ; free virtual = 7815
Phase 2 Fanout Optimization | Checksum: 167cbc147

Time (s): cpu = 00:02:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3226 ; free virtual = 7815

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_8_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[507]_i_4_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[507]_i_4
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[447].  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC_reg[447]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC018_out[795].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC5_i_52_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC5_i_52
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_1__3_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_1__3
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_6_n_0.  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_7_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_7
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[549].  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC_reg[549]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC5_i_24_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC5_i_24
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1026]_i_4__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1026]_i_4__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[866]_i_6__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[866]_i_6__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[834]_i_3__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[834]_i_3__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[995].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[995]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[962].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[962]_i_3__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_22__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_22__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[962]_i_1__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[962]_i_1__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_19__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_19__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[517]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[775].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_1__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_6__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[669]_i_8_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[669]_i_8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[469]_i_6_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[469]_i_6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[533]_i_5_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[533]_i_5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC018_out[1045].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1045]_i_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1045]_i_1_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1045]_i_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/p_28_in[1045].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1045]_i_6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[464].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[950]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_12__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_12__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[527]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[527]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[783].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[783]_i_2__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[783]_i_1__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[783]_i_1__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[783]_i_6__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[783]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_8__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_8__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[505]_i_4__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[505]_i_4__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[793].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_3__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_1__5_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_1__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_5__5_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_5__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[793]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[955]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_25__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_25__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[451].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[451]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_48__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_48__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[508]_i_8_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[508]_i_8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[640]_i_6_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[640]_i_6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC018_out[272].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_3_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_5_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_19__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_19__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[924].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[924]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_11__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_11__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1019]_i_4__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1019]_i_4__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_10__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_10__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_2__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_2__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[955].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955]_i_2__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955]_i_1__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955]_i_1__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[522]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_51__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_51__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[511]_i_11__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[511]_i_11__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[511]_i_5__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[511]_i_5__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[415]_i_6__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[415]_i_6__0
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/p_31_out[221].  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[460]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC018_out[927].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[927]_i_4__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC5_i_39__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC5_i_39__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[927]_i_1__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[927]_i_1__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[927]_i_9__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[927]_i_9__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[508]_i_14_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[508]_i_14
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[500]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[500]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_8__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_8__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[276].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_2__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_1__5_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_1__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_3__5_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_3__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_4__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[276]_i_4__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[448].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[448]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[781].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_1__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_6__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[669]_i_8__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[669]_i_8__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[469]_i_6__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[469]_i_6__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC018_out[789].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_2__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_1__4_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_1__4
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_4__2_n_0.  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_4__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_5__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_5__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[891]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_52__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_52__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_12_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_12
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[669]_i_7_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[669]_i_7
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/p_31_out[223].  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[462]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[488].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[488]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC5_i_37__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC5_i_37__0
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 21 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-25.324 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3269 ; free virtual = 7859
Phase 3 Placement Based Optimization | Checksum: 16bb86620

Time (s): cpu = 00:02:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2395.051 ; gain = 0.000 ; free physical = 3269 ; free virtual = 7858

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 158 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[955]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_2__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1152]_i_9__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_n_103 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1152]_i_5__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1128]_i_4__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1152]_i_5__2_n_0 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1179]_i_10__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1179]_i_5__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1179]_i_2__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1179]_i_5__2_n_0 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[668]_i_5__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[668]_i_6__6_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[796]_i_7__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[668]_i_6__6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[523]_i_5__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[587]_i_4__5_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[523]_i_3__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[587]_i_4__5_n_0 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[995]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[995]_i_9__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[533]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[469]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[593]_i_7__3_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[513]_i_4_n_0 to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[785]_i_5__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[513]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[668]_i_5__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[668]_i_6__5_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[796]_i_7__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[668]_i_6__5_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_5__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC018_out[505]. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[633]_i_4__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[897]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[993]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[865]_i_4__6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[668]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[668]_i_6__3_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[796]_i_7__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[668]_i_6__3_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[608]_i_6__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[544]_i_6__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[608]_i_6__2_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[640]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[272]_i_3_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[640]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1125]_i_3__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1029]_i_7__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1125]_i_3__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1029]_i_4__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1029]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC018_out[452]. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[580]_i_2__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1152]_i_8__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_n_101 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[594]_i_6__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_5__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[936]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[936]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[667]_i_6__3_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[667]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[795]_i_6__4_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[667]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[546]_i_5__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[610]_i_6__6_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[778]_i_5__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_6__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[976]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[976]_i_3__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1026]_i_9__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[954]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[890]_i_2__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[595]_i_6__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1043]_i_7__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[595]_i_6__1_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1043]_i_3__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[595]_i_6__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[963]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[835]_i_3__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[592]_i_6__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[608]_i_6__1_n_0 to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[992]_i_7__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[992]_i_10__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1040]_i_7__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[608]_i_6__1_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[992]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC018_out[487]. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[615]_i_4__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[788]_i_7__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[500]_i_4__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[788]_i_6__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[500]_i_4__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[937]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[937]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[926]_i_6__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_19_in[1054]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[926]_i_6__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[927]_i_9__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[415]_i_6__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[962]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[834]_i_3__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[546]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[610]_i_6__3_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1152]_i_9_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC1_n_103 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1152]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1128]_i_4_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1152]_i_5_n_0 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[777]_i_5__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[521]_i_6__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[545]_i_5__5_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[609]_i_7__5_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1028]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1028]_i_5__6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[927]_i_9__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[415]_i_6__0_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[790]_i_6__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[502]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[539]_i_7_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[507]_i_4_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[517]_i_3__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[517]_i_6__2_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[789]_i_5__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[469]_i_6__0_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC018_out[485]. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[613]_i_4__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[779]_i_5__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[523]_i_6__0_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[939]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[939]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1154]_i_12__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC1_n_98 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1154]_i_9__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_7_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[507]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[795]_i_6_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[507]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[927]_i_9__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[415]_i_6__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[776]_i_6__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[520]_i_6__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[392]_i_4__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[264]_i_3_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[392]_i_4__4_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[792]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[504]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[520]_i_4__5_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[392]_i_4__4_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[900]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[900]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[545]_i_5__4_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[609]_i_7__4_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[594]_i_6__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[626]_i_5__5_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[514]_i_5__0_n_0 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[658]_i_5__4_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[594]_i_6__4_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1034]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC018_out[471]. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[599]_i_6__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[788]_i_7__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[500]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[788]_i_6__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[500]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1033]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1033]_i_6__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1032]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[594]_i_6__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[796]_i_6__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[668]_i_5__6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[996]_i_4__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[593]_i_7__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[785]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[593]_i_7__4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[353]_i_4__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[609]_i_7__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[545]_i_5__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[545]_i_3__5_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[545]_i_5__6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[938]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[938]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1152]_i_7__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1047]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/p_16_in[1047] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC018_out[505]. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[633]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[546]_i_3__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[546]_i_5__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1043]_i_7__3_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[595]_i_6__0_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1043]_i_3__3_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[595]_i_6__0_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[538]_i_6__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[506]_i_4__0_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[264]_i_3__0_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[392]_i_4__6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[520]_i_4__6_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[392]_i_4__6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1164]_i_7__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_n_89 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_16_in[1052]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1148]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1052]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[537]_i_5_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[505]_i_4_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[950]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[950]_i_4__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[927]_i_9_n_0. Rewired (signal push) LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[415]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1126]_i_5__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1138]_i_5__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[495]_i_3__5_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[623]_i_5__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1041]_i_7_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[593]_i_7__4_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1041]_i_3__3_n_0. Rewired (signal push) LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[593]_i_7__4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1159]_i_6__1_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC1_n_94 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1055]. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_X/p_16_in[1055] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1175]_i_7__2_n_0. Rewired (signal push) LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_n_80 to 1 loads. Replicated 0 times.
INFO: [Common 17-14] Message 'Physopt 32-242' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC018_out[1032]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1053]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1164]_i_8__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 109 nets. Created 13 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3264 ; free virtual = 7858
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.327 | TNS=-8.980 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3263 ; free virtual = 7857
Phase 4 Rewire | Checksum: 23025446c

Time (s): cpu = 00:03:18 ; elapsed = 00:01:31 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3263 ; free virtual = 7858

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_5__2_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1053]_i_7__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[511]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[551]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[473] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[517]_i_2__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[518]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[261]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1037]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_11__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[590]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[590]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[594]_i_6__5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[514]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_5__5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1160]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1112]_i_3__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[504]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_14__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_3__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[591]_i_10__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[583]_i_5__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1031]_i_10__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 7 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.321 | TNS=-8.658 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3258 ; free virtual = 7852
Phase 5 Critical Cell Optimization | Checksum: 1968f4ab9

Time (s): cpu = 00:03:42 ; elapsed = 00:01:42 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3259 ; free virtual = 7853

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_n_0_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[0]_rep_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/rowMux[1]_repN. Replicated 3 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux[0]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_X/rowMux[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[1]_rep_n_0_repN_3. Replicated 3 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_X/rowMux[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 4 nets. Created 11 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.321 | TNS=-8.658 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3259 ; free virtual = 7855
Phase 6 Fanout Optimization | Checksum: 14b6f738c

Time (s): cpu = 00:03:54 ; elapsed = 00:01:50 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3262 ; free virtual = 7854

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1053]_i_7__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1053]_i_7__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_5__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_5__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[473].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[473]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_26__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_26__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_1__5_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_1__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_3__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_3__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_5__6_n_0.  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_5__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[517]_i_2__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[517]_i_2__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1029]_i_1__5_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1029]_i_1__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_28_in[1029].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1029]_i_5__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0_repN_2.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_replica_2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_11__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_11__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[781].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_50__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_50__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[590]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[590]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[594]_i_6__5_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[594]_i_6__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[514]_i_4__0_n_0.  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[514]_i_4__0
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_5__5_n_0.  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_5__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[530]_i_1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[530]_i_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[530]_i_3__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[530]_i_3__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_14__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_14__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_3__3_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_3__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1034].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1034]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1034]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1034]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[469]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[469]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_7__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_7__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[773].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_4__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_1__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_6__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[584].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[584]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_2__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[658]_i_2__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[995].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[995]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[897].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_4__2_rewire
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_22__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_22__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_1__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_1__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_n_0_repN_2.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1160]_i_4__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1160]_i_4__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1112]_i_3__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1112]_i_3__2_rewire
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[553].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[553]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1144].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1144]_i_3__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_28__2_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_28__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1144]_i_1__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1144]_i_1__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1160]_i_6__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1160]_i_6__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_20__6_n_0.  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_20__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_40__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_40__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[481].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[481]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_55__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_55__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[955]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_25__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_25__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_11__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_11__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_5__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[524]_i_3__3_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[524]_i_3__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[524]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[524]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1036].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1036]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1036]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1036]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[508]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[775].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_1__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_6__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[229].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[468]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_31__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_31__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/p_31_out[283].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[579]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_31__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_31__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_10__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/p_31_out[237].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[495]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_41__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_41__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[541].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1122]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_43__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_43__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[672]_i_5__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[672]_i_5__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[492]_i_4__2_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[492]_i_4__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[264].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[541]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[522].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[522]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[556]_i_4__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[556]_i_4__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_51__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_51__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5_i_32__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5_i_32__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[428]_i_1__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[428]_i_1__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[428]_i_4__2_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[428]_i_4__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/p_31_out[228].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[467]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_32__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_32__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[553].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1134]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_31__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_i_31__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_13__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[506]_i_13__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1015]_i_4__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1015]_i_4__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1047]_i_1__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1047]_i_1__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1023]_i_6__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1023]_i_6__6
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 28 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-5.905 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3261 ; free virtual = 7857
Phase 7 Placement Based Optimization | Checksum: 13be4a47f

Time (s): cpu = 00:04:22 ; elapsed = 00:02:00 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3261 ; free virtual = 7856

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 85 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1034]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[592]_i_7__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[593]_i_8__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[520]_i_3__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[1159]_i_6__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[1159]_i_3__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1179]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1179]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1152]_i_5__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[996]_i_4__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[1179]_i_5__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[798]_i_6__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[929]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[772]_i_7__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1032]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1024]_i_9__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1025]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1056]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1163]_i_5__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1159]_i_6__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 62 nets. Created 5 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3273 ; free virtual = 7864
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-4.478 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3273 ; free virtual = 7864
Phase 8 Rewire | Checksum: 1722a739b

Time (s): cpu = 00:04:48 ; elapsed = 00:02:11 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3273 ; free virtual = 7864

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1053]_i_7__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_5__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[473]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_10__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[507]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[523]_i_3__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[523]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[503]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[519]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[519]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[512]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[517]_i_2__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_8__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[493]_i_4__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.228 | TNS=-4.202 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3287 ; free virtual = 7878
Phase 9 Critical Cell Optimization | Checksum: 266080da3

Time (s): cpu = 00:05:09 ; elapsed = 00:02:20 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3287 ; free virtual = 7878

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[0]_rep_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Fanout Optimization | Checksum: 26f84cc61

Time (s): cpu = 00:05:13 ; elapsed = 00:02:22 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3286 ; free virtual = 7876

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_n_0_repN_2.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[897].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_4__2_rewire
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_34__2_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_34__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_1__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[897]_i_1__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[955]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_25__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_25__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_53__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_53__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1053]_i_7__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1053]_i_7__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_5__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_5__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_26__6_n_0.  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_26__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[473]_repN.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[473]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_1__5_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_1__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_3__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_3__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_5__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[773]_i_5__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0_repN_2.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[503]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[519]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[775].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_50__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_i_50__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[775]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[525]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[781].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[781]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[891]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_52__2_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_52__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[507]_i_5__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[507]_i_5__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[523]_i_3__3_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[523]_i_3__3
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[523]_i_6__1_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[523]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1035].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1035]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1035]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1035]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_8__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_8__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[1]_rep_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[1]_rep
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[493]_i_4__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[493]_i_4__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_10_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_4_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_4
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1037]_i_8_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1037]_i_8
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[450].  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[450]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_i_49__3_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_i_49__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1037]_i_1__4_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1037]_i_1__4
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_28_in[1037].  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1037]_i_4__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[494].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1018]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[524].  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[524]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_36__2_n_0.  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_36__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[446].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[913]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[282].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[578]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_32__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_32__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[475].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[475]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_24__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_i_24__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[469]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[469]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_7__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_7__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517]_i_6__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[445].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[912]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[228].  Re-placed instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[467]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[773].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_4__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_1__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_1__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_6__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[773]_i_6__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_31__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_31__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[252].  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[529]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[453].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[939]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_i_44__3_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_i_44__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_41__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_41__2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[253].  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[530]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_i_43__3_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_i_43__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_10_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_5_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/p_31_out[260].  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC_reg[537]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[527]_i_3_n_0.  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[527]_i_3
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[527]_i_6_n_0.  Re-placed instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[527]_i_6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC018_out[1039].  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1039]_i_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC5_i_36_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC5_i_36
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1039]_i_1_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[1039]_i_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_9_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[589]_i_9
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[451].  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[937]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[517]_i_2__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[517]_i_2__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_43__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_43__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1029]_i_1__5_n_0.  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1029]_i_1__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_28_in[1029].  Did not re-place instance LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1029]_i_5__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1019]_i_4__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1019]_i_4__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_10__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_10__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_2__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_2__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_1__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_1__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[591]_i_10__0_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[591]_i_10__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_11_n_0.  Did not re-place instance LSTM_LAYER/GATE_I/DOTPROD_X/outputMAC[511]_i_11
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[583]_i_5__0_n_0.  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[583]_i_5__0
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[462].  Re-placed instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[948]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1031]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1031]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1031]_i_1__4_n_0.  Did not re-place instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1031]_i_1__4
INFO: [Physopt 32-663] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_28_in[1031].  Re-placed instance LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[1031]_i_5__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_32__2_n_0.  Did not re-place instance LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_32__2
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 24 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-3.559 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3279 ; free virtual = 7871
Phase 11 Placement Based Optimization | Checksum: 20d66244e

Time (s): cpu = 00:05:47 ; elapsed = 00:02:35 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3279 ; free virtual = 7871

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 33 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[594]_i_7__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[530]_i_5__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1170]_i_8__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[996]_i_4__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1125]_i_3__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1159]_i_3__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1047]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1026]_i_9__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[1159]_i_6__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[1159]_i_3__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1174]_i_7__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1162]_i_7__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 20 nets. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3277 ; free virtual = 7869
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-3.498 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3277 ; free virtual = 7869
Phase 12 Rewire | Checksum: 19164f437

Time (s): cpu = 00:06:00 ; elapsed = 00:02:40 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3277 ; free virtual = 7869

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2_n_0. Net driver LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[921]_i_10__2 was replaced.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1002]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[469]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[669]_i_7__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[453] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[451] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[478]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[432]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_9__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1019]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1027]_i_10__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[891]_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1028]_i_6__5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1012]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[1020]_i_7__5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[473]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[594]_i_6__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[514]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[590]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[658]_i_5__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[510]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/p_31_out[216]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[995] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1005]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1023]_i_7__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1007]_i_6__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 7 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-3.162 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7863
Phase 13 Critical Cell Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:18 ; elapsed = 00:02:50 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3271 ; free virtual = 7863

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:19 ; elapsed = 00:02:51 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3271 ; free virtual = 7863

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:19 ; elapsed = 00:02:51 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3266 ; free virtual = 7864

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:20 ; elapsed = 00:02:51 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3265 ; free virtual = 7863

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:20 ; elapsed = 00:02:52 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3271 ; free virtual = 7864

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:21 ; elapsed = 00:02:52 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3267 ; free virtual = 7864

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 163ecfd9e

Time (s): cpu = 00:06:21 ; elapsed = 00:02:53 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3267 ; free virtual = 7864

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0_repN_2.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_82.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[509]_i_10__1_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_n_72.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[833]_i_7__2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[929]_i_7__2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[955].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_73.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_69.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[517]_i_6__1_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1019]_i_4__2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1023]_i_7__2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC5_n_72.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC5_n_72.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[581]_i_6__1_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/p_31_out[226].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[219].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[586]_i_8__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_n_91.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[453].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[225].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[273].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/rowMux[0]_repN.  Swapped 4 critical pin.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_70.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[511]_i_8__1_n_0.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[594]_i_6__3_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC5_n_83.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[590]_i_7_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[658]_i_5__3_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[451].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[444].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC[562].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC5_n_83.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[511]_i_10__0_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[454].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[226].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/rowMux[0]_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC5_n_89.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[588]_i_9__2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_89.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/p_31_out[262].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[223].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/rowMux[0]_repN.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/p_31_out[221].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[476].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1044]_i_4__6_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_88.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[948]_i_4__2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_n_83.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_n_87.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net LSTM_LAYER/GATE_F/DOTPROD_Y/p_31_out[255].  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 44 nets.  Swapped 53 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.169 | TNS=-1.251 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3268 ; free virtual = 7863
Phase 20 Critical Pin Optimization | Checksum: 1fa3952e9

Time (s): cpu = 00:06:23 ; elapsed = 00:02:54 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3270 ; free virtual = 7864

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/f_ready. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/dataoutReady. Replicated 3 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/z_ready. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/reset_sigm. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/reset_tanh was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 4 nets. Created 6 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.169 | TNS=-1.251 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3271 ; free virtual = 7863
Phase 21 Very High Fanout Optimization | Checksum: 15b235751

Time (s): cpu = 00:06:38 ; elapsed = 00:03:00 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3270 ; free virtual = 7863

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 15b235751

Time (s): cpu = 00:06:39 ; elapsed = 00:03:01 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3264 ; free virtual = 7863
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3264 ; free virtual = 7863
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.169 | TNS=-1.251 |
Ending Physical Synthesis Task | Checksum: 16c144b22
----- Checksum: : 1133b6cf9 : 58d8de29 

Time (s): cpu = 00:06:40 ; elapsed = 00:03:02 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3270 ; free virtual = 7863
INFO: [Common 17-83] Releasing license: Implementation
739 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:46 ; elapsed = 00:03:09 . Memory (MB): peak = 2421.945 ; gain = 26.895 ; free physical = 3270 ; free virtual = 7863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3166 ; free virtual = 7838
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3029 ; free virtual = 7657
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4456dfbb ConstDB: 0 ShapeSum: 96e8b088 RouteDB: 58d8de29

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "newSample" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "newSample". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enPerceptron" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enPerceptron". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d317e0eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3097 ; free virtual = 7727

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d317e0eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3096 ; free virtual = 7727

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d317e0eb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3095 ; free virtual = 7727
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: cb8b01c9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2421.945 ; gain = 0.000 ; free physical = 3049 ; free virtual = 7682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 159a19fb9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2444.027 ; gain = 22.082 ; free physical = 2988 ; free virtual = 7622

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fd3232c7

Time (s): cpu = 00:01:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 2948 ; free virtual = 7581

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12650
 Number of Nodes with overlaps = 3296
 Number of Nodes with overlaps = 1217
 Number of Nodes with overlaps = 448
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ded1a211

Time (s): cpu = 00:05:37 ; elapsed = 00:01:24 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3011 ; free virtual = 7659
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.649 | TNS=-14.354| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 212d8b7e4

Time (s): cpu = 00:05:38 ; elapsed = 00:01:25 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3009 ; free virtual = 7657

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 18e065212

Time (s): cpu = 00:05:41 ; elapsed = 00:01:28 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3024 ; free virtual = 7666
Phase 4.1.2 GlobIterForTiming | Checksum: 971ec952

Time (s): cpu = 00:05:43 ; elapsed = 00:01:29 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3026 ; free virtual = 7668
Phase 4.1 Global Iteration 0 | Checksum: 971ec952

Time (s): cpu = 00:05:43 ; elapsed = 00:01:30 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3026 ; free virtual = 7668

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3723
 Number of Nodes with overlaps = 958
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b4b509b4

Time (s): cpu = 00:06:54 ; elapsed = 00:01:51 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3008 ; free virtual = 7656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.311 | TNS=-4.774 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: bb2b6adb

Time (s): cpu = 00:06:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3007 ; free virtual = 7655

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 7cc640f0

Time (s): cpu = 00:06:58 ; elapsed = 00:01:54 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3010 ; free virtual = 7659
Phase 4.2.2 GlobIterForTiming | Checksum: 1cd8794bd

Time (s): cpu = 00:07:00 ; elapsed = 00:01:56 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3011 ; free virtual = 7658
Phase 4.2 Global Iteration 1 | Checksum: 1cd8794bd

Time (s): cpu = 00:07:00 ; elapsed = 00:01:56 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3011 ; free virtual = 7658

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3674
 Number of Nodes with overlaps = 803
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 17496e3e1

Time (s): cpu = 00:08:01 ; elapsed = 00:02:15 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3037 ; free virtual = 7681
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.329 | TNS=-3.677 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 11982c35c

Time (s): cpu = 00:08:02 ; elapsed = 00:02:16 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3037 ; free virtual = 7681
Phase 4 Rip-up And Reroute | Checksum: 11982c35c

Time (s): cpu = 00:08:02 ; elapsed = 00:02:16 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3035 ; free virtual = 7680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: db030002

Time (s): cpu = 00:08:09 ; elapsed = 00:02:17 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3032 ; free virtual = 7678
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.311 | TNS=-4.773 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1dee09417

Time (s): cpu = 00:08:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3022 ; free virtual = 7676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.309 | TNS=-4.278 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.3 Update Timing
Phase 5.1.3 Update Timing | Checksum: 1dba88d82

Time (s): cpu = 00:08:12 ; elapsed = 00:02:19 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3027 ; free virtual = 7673
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.309 | TNS=-4.278 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1dba88d82

Time (s): cpu = 00:08:13 ; elapsed = 00:02:19 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3023 ; free virtual = 7676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dba88d82

Time (s): cpu = 00:08:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3022 ; free virtual = 7676
Phase 5 Delay and Skew Optimization | Checksum: 1dba88d82

Time (s): cpu = 00:08:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3022 ; free virtual = 7676

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d6b23817

Time (s): cpu = 00:08:19 ; elapsed = 00:02:21 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3016 ; free virtual = 7670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.309 | TNS=-4.278 | WHS=0.139  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d6b23817

Time (s): cpu = 00:08:19 ; elapsed = 00:02:22 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3016 ; free virtual = 7670

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 21dcdb55d

Time (s): cpu = 00:08:32 ; elapsed = 00:02:24 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3014 ; free virtual = 7669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.309 | TNS=-4.278 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 21dcdb55d

Time (s): cpu = 00:08:32 ; elapsed = 00:02:24 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3014 ; free virtual = 7669

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 28.5508 %
  Global Horizontal Routing Utilization  = 32.6502 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y108 -> INT_R_X27Y108
   INT_R_X29Y103 -> INT_R_X29Y103
   INT_R_X27Y101 -> INT_R_X27Y101
   INT_L_X28Y74 -> INT_L_X28Y74
   INT_L_X42Y61 -> INT_L_X42Y61
South Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y99 -> INT_R_X29Y99
   INT_R_X25Y95 -> INT_R_X25Y95
   INT_L_X26Y94 -> INT_L_X26Y94
   INT_R_X27Y91 -> INT_R_X27Y91
   INT_R_X29Y90 -> INT_R_X29Y90
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y137 -> INT_L_X38Y137
   INT_L_X40Y137 -> INT_L_X40Y137
   INT_R_X51Y137 -> INT_R_X51Y137
   INT_L_X40Y133 -> INT_L_X40Y133
   INT_R_X41Y127 -> INT_R_X41Y127
West Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y42 -> INT_R_X59Y43
Phase 8 Route finalize | Checksum: 21dcdb55d

Time (s): cpu = 00:08:33 ; elapsed = 00:02:24 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3014 ; free virtual = 7669

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21dcdb55d

Time (s): cpu = 00:08:33 ; elapsed = 00:02:24 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3025 ; free virtual = 7671

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b0a139ad

Time (s): cpu = 00:08:37 ; elapsed = 00:02:28 . Memory (MB): peak = 2475.027 ; gain = 53.082 ; free physical = 3024 ; free virtual = 7671

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.027 ; gain = 0.000 ; free physical = 3025 ; free virtual = 7671
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.067. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: 1b0a139ad

Time (s): cpu = 00:09:50 ; elapsed = 00:03:02 . Memory (MB): peak = 2508.824 ; gain = 86.879 ; free physical = 2955 ; free virtual = 7603

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "newSample" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "newSample". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enPerceptron" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enPerceptron". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 93006984

Time (s): cpu = 00:09:56 ; elapsed = 00:03:08 . Memory (MB): peak = 2508.824 ; gain = 86.879 ; free physical = 2964 ; free virtual = 7613

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 10842e6ea

Time (s): cpu = 00:09:59 ; elapsed = 00:03:11 . Memory (MB): peak = 2508.828 ; gain = 86.883 ; free physical = 2966 ; free virtual = 7613

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 100f3cb73

Time (s): cpu = 00:09:59 ; elapsed = 00:03:11 . Memory (MB): peak = 2508.828 ; gain = 86.883 ; free physical = 2967 ; free virtual = 7612
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 15a62aff2

Time (s): cpu = 00:10:39 ; elapsed = 00:03:19 . Memory (MB): peak = 2508.828 ; gain = 86.883 ; free physical = 2966 ; free virtual = 7613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.065  | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 16493e359

Time (s): cpu = 00:10:55 ; elapsed = 00:03:23 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2931 ; free virtual = 7578

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1a2794636

Time (s): cpu = 00:10:57 ; elapsed = 00:03:24 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2927 ; free virtual = 7577

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 1783
 Number of Nodes with overlaps = 1098
 Number of Nodes with overlaps = 663
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 13d4b5d78

Time (s): cpu = 00:12:21 ; elapsed = 00:03:46 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2868 ; free virtual = 7515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.380 | TNS=-1.136 | WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 1251f8054

Time (s): cpu = 00:12:23 ; elapsed = 00:03:47 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2817 ; free virtual = 7464

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 17eaf0a1d

Time (s): cpu = 00:12:25 ; elapsed = 00:03:50 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2814 ; free virtual = 7461
Phase 15.1.2 GlobIterForTiming | Checksum: 1612f2dbe

Time (s): cpu = 00:12:27 ; elapsed = 00:03:51 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2813 ; free virtual = 7461
Phase 15.1 Global Iteration 0 | Checksum: 1612f2dbe

Time (s): cpu = 00:12:27 ; elapsed = 00:03:52 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2813 ; free virtual = 7461

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 5054
 Number of Nodes with overlaps = 1281
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: 162508884

Time (s): cpu = 00:13:54 ; elapsed = 00:04:14 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2819 ; free virtual = 7475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.188 | TNS=-2.418 | WHS=N/A    | THS=N/A    |


Phase 15.2.2 GlobIterForTiming

Phase 15.2.2.1 Update Timing
Phase 15.2.2.1 Update Timing | Checksum: 16d2d7e0d

Time (s): cpu = 00:13:56 ; elapsed = 00:04:15 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2809 ; free virtual = 7465

Phase 15.2.2.2 Fast Budgeting
Phase 15.2.2.2 Fast Budgeting | Checksum: 1bec8b8b5

Time (s): cpu = 00:13:59 ; elapsed = 00:04:18 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2830 ; free virtual = 7486
Phase 15.2.2 GlobIterForTiming | Checksum: 17ed3016d

Time (s): cpu = 00:14:01 ; elapsed = 00:04:20 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2830 ; free virtual = 7487
Phase 15.2 Global Iteration 1 | Checksum: 17ed3016d

Time (s): cpu = 00:14:01 ; elapsed = 00:04:20 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2822 ; free virtual = 7479

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 3884
 Number of Nodes with overlaps = 1075
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.3.1 Update Timing
Phase 15.3.1 Update Timing | Checksum: 246c1be1c

Time (s): cpu = 00:15:11 ; elapsed = 00:04:39 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2845 ; free virtual = 7502
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.142 | TNS=-0.814 | WHS=N/A    | THS=N/A    |


Phase 15.3.2 GlobIterForTiming

Phase 15.3.2.1 Update Timing
Phase 15.3.2.1 Update Timing | Checksum: 10363971d

Time (s): cpu = 00:15:13 ; elapsed = 00:04:40 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2825 ; free virtual = 7482

Phase 15.3.2.2 Fast Budgeting
Phase 15.3.2.2 Fast Budgeting | Checksum: 94d8f0b0

Time (s): cpu = 00:15:16 ; elapsed = 00:04:43 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2815 ; free virtual = 7472
Phase 15.3.2 GlobIterForTiming | Checksum: 15a239d8a

Time (s): cpu = 00:15:19 ; elapsed = 00:04:46 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2805 ; free virtual = 7463
Phase 15.3 Global Iteration 2 | Checksum: 15a239d8a

Time (s): cpu = 00:15:19 ; elapsed = 00:04:46 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2811 ; free virtual = 7469

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 3783
 Number of Nodes with overlaps = 1289
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.4.1 Update Timing
Phase 15.4.1 Update Timing | Checksum: da87e5b5

Time (s): cpu = 00:17:22 ; elapsed = 00:05:17 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2871 ; free virtual = 7543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.359 | TNS=-1.094 | WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1ba2922d3

Time (s): cpu = 00:17:22 ; elapsed = 00:05:17 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2871 ; free virtual = 7543
Phase 15 Rip-up And Reroute | Checksum: 1ba2922d3

Time (s): cpu = 00:17:22 ; elapsed = 00:05:17 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2871 ; free virtual = 7543

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 16ec4f09d

Time (s): cpu = 00:17:29 ; elapsed = 00:05:19 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2870 ; free virtual = 7542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.142 | TNS=-0.814 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.2 Update Timing
Phase 16.1.2 Update Timing | Checksum: 142a7cd18

Time (s): cpu = 00:17:31 ; elapsed = 00:05:20 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2874 ; free virtual = 7546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.110 | TNS=-0.694 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.3 Update Timing
Phase 16.1.3 Update Timing | Checksum: 1bf4695d2

Time (s): cpu = 00:17:32 ; elapsed = 00:05:20 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2875 ; free virtual = 7547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.110 | TNS=-0.694 | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 1bf4695d2

Time (s): cpu = 00:17:33 ; elapsed = 00:05:21 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2875 ; free virtual = 7547

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1bf4695d2

Time (s): cpu = 00:17:33 ; elapsed = 00:05:21 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2875 ; free virtual = 7547
Phase 16 Delay and Skew Optimization | Checksum: 1bf4695d2

Time (s): cpu = 00:17:33 ; elapsed = 00:05:21 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2875 ; free virtual = 7547

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 17b57f3ad

Time (s): cpu = 00:17:39 ; elapsed = 00:05:23 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2876 ; free virtual = 7548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.110 | TNS=-0.694 | WHS=0.144  | THS=0.000  |

Phase 17 Post Hold Fix | Checksum: 17b57f3ad

Time (s): cpu = 00:17:39 ; elapsed = 00:05:23 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2876 ; free virtual = 7548

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: fa455ffe

Time (s): cpu = 00:17:52 ; elapsed = 00:05:25 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2877 ; free virtual = 7549
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.110 | TNS=-0.694 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: fa455ffe

Time (s): cpu = 00:17:52 ; elapsed = 00:05:25 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2877 ; free virtual = 7549

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 28.5951 %
  Global Horizontal Routing Utilization  = 32.7298 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y99 -> INT_L_X26Y99
   INT_L_X60Y42 -> INT_L_X60Y42
South Dir 2x2 Area, Max Cong = 85.8108%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y88 -> INT_R_X27Y89
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y137 -> INT_L_X38Y137
   INT_R_X51Y137 -> INT_R_X51Y137
   INT_R_X41Y127 -> INT_R_X41Y127
   INT_L_X28Y125 -> INT_L_X28Y125
   INT_R_X31Y124 -> INT_R_X31Y124
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X59Y136 -> INT_R_X59Y136
   INT_L_X56Y134 -> INT_L_X56Y134
   INT_L_X52Y133 -> INT_L_X52Y133
   INT_R_X55Y112 -> INT_R_X55Y112
   INT_L_X30Y100 -> INT_L_X30Y100
Phase 19 Route finalize | Checksum: fa455ffe

Time (s): cpu = 00:17:53 ; elapsed = 00:05:25 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2878 ; free virtual = 7550

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: fa455ffe

Time (s): cpu = 00:17:53 ; elapsed = 00:05:26 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2878 ; free virtual = 7550

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 754c3c0b

Time (s): cpu = 00:18:00 ; elapsed = 00:05:33 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2872 ; free virtual = 7544

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.106 | TNS=-0.650 | WHS=0.145  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 1542734ec

Time (s): cpu = 00:18:31 ; elapsed = 00:05:40 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2855 ; free virtual = 7528
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:32 ; elapsed = 00:05:40 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2857 ; free virtual = 7529

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
772 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:37 ; elapsed = 00:05:44 . Memory (MB): peak = 2524.824 ; gain = 102.879 ; free physical = 2857 ; free virtual = 7529
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.824 ; gain = 0.000 ; free physical = 2739 ; free virtual = 7510
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.828 ; gain = 0.004 ; free physical = 2808 ; free virtual = 7511
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/top_network_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2556.840 ; gain = 32.012 ; free physical = 2845 ; free virtual = 7539
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2556.840 ; gain = 0.000 ; free physical = 2841 ; free virtual = 7536
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2564.848 ; gain = 8.008 ; free physical = 2833 ; free virtual = 7529
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 21afb44f2
----- Checksum: : 1841d421e : 96de02d4 

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2564.848 ; gain = 0.000 ; free physical = 2850 ; free virtual = 7546
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2564.848 ; gain = 0.000 ; free physical = 2850 ; free virtual = 7545

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.106 | TNS=-0.650 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1044]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.100 | TNS=-0.631 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[436]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[472]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[903]_i_1__6_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[903]_i_1__6_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[903]_i_2__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.098 | TNS=-0.531 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[786]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[228]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.091 | TNS=-0.523 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[446]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_1__6_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_1__6_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_2__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.090 | TNS=-0.515 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[228]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[786]_i_1__2_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[786]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[786]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.087 | TNS=-0.425 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[514]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1044]_i_1__2_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1044]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1044]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.086 | TNS=-0.362 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1009]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1009]_i_1__2_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1009]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1009]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.085 | TNS=-0.275 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_2__2_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_2__2_comp_1.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[913]_i_5__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.060 | TNS=-0.190 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1035]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1045]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1035]_i_1__1_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1035]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[1035]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.055 | TNS=-0.130 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[445]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[912]_i_1__6_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[912]_i_1__6_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[912]_i_2__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.034 | TNS=-0.076 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[781]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/p_31_out[259]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[781]_i_1__0_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC[781]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC018_out[781]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.023 | TNS=-0.042 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_16_in[1044]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1140]_i_4__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.009 | TNS=-0.018 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[772]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[1]_rep_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[772]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC018_out[772]. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[772]_i_2__5_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[772]_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.009 | TNS=-0.009 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-702] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/p_31_out[473]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[978]_i_1__6_n_0. Critial path length was reduced through logic transformation on cell LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[978]_i_1__6_comp.
INFO: [Physopt 32-735] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[978]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=0.145 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=0.145 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 3afa67bb7
----- Checksum: : 2c63e4e15 : e9682da2 

Time (s): cpu = 00:02:02 ; elapsed = 00:01:13 . Memory (MB): peak = 2697.922 ; gain = 133.074 ; free physical = 2741 ; free virtual = 7442
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2697.922 ; gain = 0.000 ; free physical = 2739 ; free virtual = 7441
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 | WHS=0.145 | THS=0.000 |
Ending Physical Synthesis Task | Checksum: 26fd7716a
----- Checksum: : 1866f43c8 : e9682da2 

Time (s): cpu = 00:02:04 ; elapsed = 00:01:14 . Memory (MB): peak = 2697.922 ; gain = 133.074 ; free physical = 2740 ; free virtual = 7442
INFO: [Common 17-83] Releasing license: Implementation
845 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2697.922 ; gain = 133.074 ; free physical = 2743 ; free virtual = 7442
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.922 ; gain = 0.000 ; free physical = 2634 ; free virtual = 7429
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.922 ; gain = 0.000 ; free physical = 2713 ; free virtual = 7432
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2697.922 ; gain = 0.000 ; free physical = 2708 ; free virtual = 7430
INFO: [Common 17-206] Exiting Vivado at Tue Jul 12 22:04:42 2016...
