# Reset Removal
wm 30080000 80000000
wm 30080000 80000001
wm 30080004 00001000
wm 30020004 0000001F

// Flash Chip ID Reading
wm 3000001c 00000001
wm 30000020 040c009f
rm 3000002c

# Reading the Flash Data with Opcode = 0xB
wm 30080004 00001000
wm 30000004 4080000b
wm 30080004 00000000
rm 00000200
rm 00000204


rm 00000200
Response: 08001197
rm 00000204
Response: A2818193


# Reading the Flash Data with Opcode = 0x3B
wm 30080004 00001000
wm 30000004 40A4003b
wm 30080004 00000000
rm 00000200
rm 00000204

# Reading the Flash Data with Opcode = 0xBB
wm 30080004 00001000
wm 30000004 509400bb
wm 30080004 00000000
rm 00000200
rm 00000204

# Write  Status Reg-2 Using Opcode = 0x31
wm 30080004 00001000
wm 3000001c 00000001
wm 30000020 01010031
wm 30000028 00000002

# Read Status Reg-2
wm 3000001c 00000001
wm 30000020 010C0035
rm 3000002c

# Reading the Flash Data with Opcode = 0xEB
wm 30080004 00001000
wm 30000004 619800EB
wm 30080004 00000000
rm 00000200
rm 00000204



# Write  Status Reg-2 Using Opcode = 0x31
wm 30080004 00001000
wm 3000001c 00000001
wm 30000020 01010031
wm 30000028 00000002

# Chip Erase
wm 30080004 00001000
wm 3000001c 00000001
wm 30000020 00000006
wm 30000028 00000000
wm 3000001c 00000001
wm 30000020 002200d8
wm 30000024 00000000
wm 30000028 00000000
wm 3000001c 00000001
wm 30000020 040c0005
rm 3000002c
rm 3000002c
rm 3000002c



## Flash Write CMD = 0x2
wm 30080004 00001000
wm 3000001c 00000001
wm 30000020 00000006
wm 30000028 00000000
wm 3000001c 00000001
wm 30000020 08270002 
wm 30000024 00000200
wm 30000028 11223344
wm 30000028 55667788


## Flash Write CMD = 0x32
wm 30080004 00001000
wm 3000001c 00000001
wm 30000020 00000006
wm 30000028 00000000
wm 3000001c 00000281
wm 30000020 08270032 
wm 30000024 00000200
wm 30000028 11223344
wm 30000028 55667788



########## SRAM ACCESS
#Enable Quad SRAM Mode by Writting 
#      Command: 0x38 to chip#2
#      reg_qspi_imem_ctrl1 =  0x00000004;
#       reg_qspi_imem_ctrl2 =  0x00000038;
#       reg_qspi_imem_wdata =  0x00000000;

# RESET SRAM MODE
wm 30080004 00001000
wm 3000001c 00000004
wm 30000020 000000FF
wm 30000028 00000000

#Enable SRAM QUAD MODE
wm 30080004 00001000
wm 3000001c 00000004
wm 30000020 00000038
wm 30000028 00000000

# Adjust for Quad Write & Read Phase
wm 3000000C 30980003
wm 30000010 70980002


wm 30080004 00000800
wm 30000400 11223344
wm 30000404 55667788
rm 30000400
rm 30000404


### Reset SRAM MODE to SPI Mode
# SRAM Write and Read in SPI Mode
wm 30080004 00001000
wm 3000001c 00000004
wm 30000020 000000FF
wm 30000028 00000000
wm 3000000C 30800003
wm 30000010 70800002
wm 30080004 00000800
wm 30000400 11223344
wm 30000404 55667788
rm 30000400
rm 30000404


### Reset SRAM MODE to SPI Mode
### Set to SRAM Quad SPI Mode
#### First Issue Reset cmd = 0xFF
#### Send 0x3B for Dual Mode
#### Adjust the Write and Read command for Dual Mode
# SRAM Write and Read in SPI Mode
#One Time Config
wm 30080004 00001000
wm 3000001c 00000004
wm 30000020 00000038
wm 30000028 00000000
wm 3000000C 408a0003
wm 30000010 708a0002

#Data Write and Read
wm 30080004 00000800
wm 30000400 11223344
wm 30000404 55667788
wm 30000408 01234567
wm 3000040C 89abcdef
wm 30000410 11111111
wm 30000414 22222222
wm 30000418 33333333
wm 3000041C 44444444
wm 30000420 55555555
wm 30000424 66666666
wm 30000428 77777777
wm 3000042C 88888888
wm 30000430 99999999
wm 30000434 AAAAAAAA
wm 30000438 BBBBBBBB
wm 3000043C CCCCCCCC
wm 30000440 DDDDDDDD
wm 30000444 EEEEEEEE
wm 30000448 FFFFFFFF
rm 30000400
rm 30000404
rm 30000408
rm 3000040C
rm 30000410
rm 30000414
rm 30000418
rm 3000041C
rm 30000420
rm 30000424
rm 30000428
rm 3000042C
rm 30000430
rm 30000434
rm 30000438
rm 3000043C
rm 30000440
rm 30000444
rm 30000448

