

================================================================
== Vitis HLS Report for 'perform_logic_operation'
================================================================
* Date:           Mon Apr  8 10:40:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        logic_op
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       44|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln6_fu_58_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln4_1_fu_88_p2     |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln4_2_fu_94_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln4_fu_82_p2       |      icmp|   0|  0|   9|           2|           2|
    |or_ln4_fu_108_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln8_fu_70_p2         |        or|   0|  0|   2|           1|           1|
    |ap_return               |    select|   0|  0|   2|           1|           1|
    |select_ln4_1_fu_114_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln4_fu_100_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln10_fu_76_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln12_fu_64_p2       |       xor|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  44|          15|          14|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_start   |   in|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_return  |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|A          |   in|    1|     ap_none|                        A|        scalar|
|B          |   in|    1|     ap_none|                        B|        scalar|
|op         |   in|   32|     ap_none|                       op|        scalar|
+-----------+-----+-----+------------+-------------------------+--------------+

