0.6
2018.3
Dec  7 2018
00:33:28
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/BusControlBoard_top_tb.v,1744339206,verilog,,,,BusControlBoard_top_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/DlChannelDataControl_tb.v,1743702559,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/decoder_8bTo10b_tb1.v,,DlChannelDataControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/DlRAMWrControl_tb.v,1739344850,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/RS232Driver_tb.v,,DlRAMWrControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/DownholeSPAndPSControl_tb.v,1743511083,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/Genclock_tb.v,,DownholeSPAndPSControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/Genclock_tb.v,1737556176,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/PtoSControl_tb.v,,genClock_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/McBSPDriver_16bTo8b_tb.v,1738835734,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/UlRAMWrControl_tb.v,,McBSPDriver_16bTo8b_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/PtoSControl_tb.v,1742819867,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/StoPControl_tb.v,,PtoSControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/RS232Driver_tb.v,1739116974,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/DlChannelDataControl_tb.v,,RS232Driver_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/StoPControl_tb.v,1742818821,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/edge_detect_tb.v,,StoPControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/TopModule_tb.v,1738397626,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/TopModule_w_rd_tb.v,,TopModule_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/TopModule_w_rd_tb.v,1738576854,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/UlChannelDataControl_final_tb.v,,UlChannelDataControl_w_rd_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/UlChannelDataControl_final_tb.v,1743597364,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/DlRAMWrControl_tb.v,,UlChannelDataControl_final_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/UlRAMWrControl_tb.v,1738314998,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/TopModule_tb.v,,UlRAMWrControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/decoder_8bTo10b_tb1.v,1739371854,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlRAMRdControl_tb.v,,decoder_10bto8b_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/edge_detect_tb.v,1740718474,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v,,edge_detect_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v,1737562708,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/McBSPDriver_16bTo8b_tb.v,,sync_detect_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/BusControlBoard_top.v,1745338323,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/encode_8bto10b_4sim.v,,BusControlBoard_top,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlChannelDataControl.v,1744104973,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/Dl_DualPortRAM_for_sim.v,,DlChannelDataControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlRAMRdControl.v,1744106386,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/BusControlBoard_top.v,,DlRAMRdControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlRAMRdControl_tb.v,1739937760,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/BusControlBoard_top_tb.v,,DlRAMRdControl_tb,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlRdRAMControl.v,1739516412,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detecter_un.v,,UlRAMRdControl_abondon,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlWrRAMControl.v,1745732670,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/RS232Driver.v,,DlRAMWrControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/Dl_DualPortRAM_for_sim.v,1743602096,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/decoder_10bTo8b.v,,DualPortRAM_Dl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DownholeSPAndPSControl.v,1743680552,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/Genclock.v,,DownholeSPAndPSControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DualPortRAM_for_sim.v,1743597469,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlChannelDataControl_final.v,,DualPortRAM,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/Genclock.v,1743670673,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/PtoSControl.v,,genClock,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/McBSPDriver_16bTo8b.v,1738670582,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlRAMWrControl.v,,McBSPDriver_16bTo8b,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/PtoSControl.v,1745733751,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlChannelDataControl.v,,PtoSControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/RS232Driver.v,1744032804,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlRdRAMControl.v,,RS232Driver,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/StoPControl.v,1744339215,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DownholeSPAndPSControl.v,,StoPControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/TopModule.v,1738395872,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlRAMRdControl.v,,TopModule,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/TopModule_w_rd.v,1738498058,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DualPortRAM_for_sim.v,,UlChannelDataControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlChannelDataControl.v,1744092136,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/McBSPDriver_16bTo8b.v,,,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlChannelDataControl_final.v,1744035030,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlWrRAMControl.v,,UlChannelDataControl_final,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlRAMRdControl.v,1744032929,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/TopModule_w_rd.v,,UlRAMRdControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/UlRAMWrControl.v,1744034109,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/encoder_8bTo10b.v,,UlRAMWrControl,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/decode.v,1741852463,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlRAMRdControl.v,,decode_10bTo8b_new,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/decoder_10bTo8b.v,1739371758,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/encode.v,,decoder_10bto8b,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v,1737647484,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/sync_detect.v,,edge_detect,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detecter_un.v,1739110834,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/DlChannelDataControl.v,,Rs232clk_edge_detecter,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/encode.v,1741606668,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/decode.v,,encode_8bTo10b_new,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/encode_8bto10b_4sim.v,1743665675,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/DownholeSPAndPSControl_tb.v,,encode_8bto10b_sim,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/encoder_8bTo10b.v,1738396138,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/TopModule.v,,encode_8bto10b,,,,,,,,
D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/sync_detect.v,1744339211,verilog,,D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/StoPControl.v,,sync_detect,,,,,,,,
