
projekt1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000625c  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080063a0  080063a0  000073a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800679c  0800679c  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800679c  0800679c  0000779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067a4  080067a4  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067a4  080067a4  000077a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080067a8  080067a8  000077a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080067ac  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  200001d4  08006980  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  08006980  000083e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008714  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000182f  00000000  00000000  00010911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  00012140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000060b  00000000  00000000  00012930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d4e  00000000  00000000  00012f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008b07  00000000  00000000  00029c89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dbe7  00000000  00000000  00032790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0377  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003140  00000000  00000000  000c03bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000c34fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08006384 	.word	0x08006384

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	08006384 	.word	0x08006384

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_frsub>:
 8000ab8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	e002      	b.n	8000ac4 <__addsf3>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_fsub>:
 8000ac0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ac4 <__addsf3>:
 8000ac4:	0042      	lsls	r2, r0, #1
 8000ac6:	bf1f      	itttt	ne
 8000ac8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000acc:	ea92 0f03 	teqne	r2, r3
 8000ad0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad8:	d06a      	beq.n	8000bb0 <__addsf3+0xec>
 8000ada:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ade:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae2:	bfc1      	itttt	gt
 8000ae4:	18d2      	addgt	r2, r2, r3
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	4048      	eorgt	r0, r1
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	bfb8      	it	lt
 8000aee:	425b      	neglt	r3, r3
 8000af0:	2b19      	cmp	r3, #25
 8000af2:	bf88      	it	hi
 8000af4:	4770      	bxhi	lr
 8000af6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000afe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b0a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b0e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4249      	negne	r1, r1
 8000b16:	ea92 0f03 	teq	r2, r3
 8000b1a:	d03f      	beq.n	8000b9c <__addsf3+0xd8>
 8000b1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b20:	fa41 fc03 	asr.w	ip, r1, r3
 8000b24:	eb10 000c 	adds.w	r0, r0, ip
 8000b28:	f1c3 0320 	rsb	r3, r3, #32
 8000b2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b30:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__addsf3+0x78>
 8000b36:	4249      	negs	r1, r1
 8000b38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b3c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b40:	d313      	bcc.n	8000b6a <__addsf3+0xa6>
 8000b42:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b46:	d306      	bcc.n	8000b56 <__addsf3+0x92>
 8000b48:	0840      	lsrs	r0, r0, #1
 8000b4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4e:	f102 0201 	add.w	r2, r2, #1
 8000b52:	2afe      	cmp	r2, #254	@ 0xfe
 8000b54:	d251      	bcs.n	8000bfa <__addsf3+0x136>
 8000b56:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5e:	bf08      	it	eq
 8000b60:	f020 0001 	biceq.w	r0, r0, #1
 8000b64:	ea40 0003 	orr.w	r0, r0, r3
 8000b68:	4770      	bx	lr
 8000b6a:	0049      	lsls	r1, r1, #1
 8000b6c:	eb40 0000 	adc.w	r0, r0, r0
 8000b70:	3a01      	subs	r2, #1
 8000b72:	bf28      	it	cs
 8000b74:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b78:	d2ed      	bcs.n	8000b56 <__addsf3+0x92>
 8000b7a:	fab0 fc80 	clz	ip, r0
 8000b7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b82:	ebb2 020c 	subs.w	r2, r2, ip
 8000b86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8a:	bfaa      	itet	ge
 8000b8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b90:	4252      	neglt	r2, r2
 8000b92:	4318      	orrge	r0, r3
 8000b94:	bfbc      	itt	lt
 8000b96:	40d0      	lsrlt	r0, r2
 8000b98:	4318      	orrlt	r0, r3
 8000b9a:	4770      	bx	lr
 8000b9c:	f092 0f00 	teq	r2, #0
 8000ba0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ba4:	bf06      	itte	eq
 8000ba6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000baa:	3201      	addeq	r2, #1
 8000bac:	3b01      	subne	r3, #1
 8000bae:	e7b5      	b.n	8000b1c <__addsf3+0x58>
 8000bb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb8:	bf18      	it	ne
 8000bba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bbe:	d021      	beq.n	8000c04 <__addsf3+0x140>
 8000bc0:	ea92 0f03 	teq	r2, r3
 8000bc4:	d004      	beq.n	8000bd0 <__addsf3+0x10c>
 8000bc6:	f092 0f00 	teq	r2, #0
 8000bca:	bf08      	it	eq
 8000bcc:	4608      	moveq	r0, r1
 8000bce:	4770      	bx	lr
 8000bd0:	ea90 0f01 	teq	r0, r1
 8000bd4:	bf1c      	itt	ne
 8000bd6:	2000      	movne	r0, #0
 8000bd8:	4770      	bxne	lr
 8000bda:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bde:	d104      	bne.n	8000bea <__addsf3+0x126>
 8000be0:	0040      	lsls	r0, r0, #1
 8000be2:	bf28      	it	cs
 8000be4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000be8:	4770      	bx	lr
 8000bea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bee:	bf3c      	itt	cc
 8000bf0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bxcc	lr
 8000bf6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bfa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c02:	4770      	bx	lr
 8000c04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c08:	bf16      	itet	ne
 8000c0a:	4608      	movne	r0, r1
 8000c0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c10:	4601      	movne	r1, r0
 8000c12:	0242      	lsls	r2, r0, #9
 8000c14:	bf06      	itte	eq
 8000c16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1a:	ea90 0f01 	teqeq	r0, r1
 8000c1e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c22:	4770      	bx	lr

08000c24 <__aeabi_ui2f>:
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e004      	b.n	8000c34 <__aeabi_i2f+0x8>
 8000c2a:	bf00      	nop

08000c2c <__aeabi_i2f>:
 8000c2c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c30:	bf48      	it	mi
 8000c32:	4240      	negmi	r0, r0
 8000c34:	ea5f 0c00 	movs.w	ip, r0
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c40:	4601      	mov	r1, r0
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	e01c      	b.n	8000c82 <__aeabi_l2f+0x2a>

08000c48 <__aeabi_ul2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e00a      	b.n	8000c6c <__aeabi_l2f+0x14>
 8000c56:	bf00      	nop

08000c58 <__aeabi_l2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__aeabi_l2f+0x14>
 8000c66:	4240      	negs	r0, r0
 8000c68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6c:	ea5f 0c01 	movs.w	ip, r1
 8000c70:	bf02      	ittt	eq
 8000c72:	4684      	moveq	ip, r0
 8000c74:	4601      	moveq	r1, r0
 8000c76:	2000      	moveq	r0, #0
 8000c78:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c7c:	bf08      	it	eq
 8000c7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c86:	fabc f28c 	clz	r2, ip
 8000c8a:	3a08      	subs	r2, #8
 8000c8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c90:	db10      	blt.n	8000cb4 <__aeabi_l2f+0x5c>
 8000c92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c96:	4463      	add	r3, ip
 8000c98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ca0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ca4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca8:	eb43 0002 	adc.w	r0, r3, r2
 8000cac:	bf08      	it	eq
 8000cae:	f020 0001 	biceq.w	r0, r0, #1
 8000cb2:	4770      	bx	lr
 8000cb4:	f102 0220 	add.w	r2, r2, #32
 8000cb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_fmul>:
 8000cd4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cd8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cdc:	bf1e      	ittt	ne
 8000cde:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce2:	ea92 0f0c 	teqne	r2, ip
 8000ce6:	ea93 0f0c 	teqne	r3, ip
 8000cea:	d06f      	beq.n	8000dcc <__aeabi_fmul+0xf8>
 8000cec:	441a      	add	r2, r3
 8000cee:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf2:	0240      	lsls	r0, r0, #9
 8000cf4:	bf18      	it	ne
 8000cf6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfa:	d01e      	beq.n	8000d3a <__aeabi_fmul+0x66>
 8000cfc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d08:	fba0 3101 	umull	r3, r1, r0, r1
 8000d0c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d10:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d14:	bf3e      	ittt	cc
 8000d16:	0049      	lslcc	r1, r1, #1
 8000d18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d1c:	005b      	lslcc	r3, r3, #1
 8000d1e:	ea40 0001 	orr.w	r0, r0, r1
 8000d22:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d26:	2afd      	cmp	r2, #253	@ 0xfd
 8000d28:	d81d      	bhi.n	8000d66 <__aeabi_fmul+0x92>
 8000d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d32:	bf08      	it	eq
 8000d34:	f020 0001 	biceq.w	r0, r0, #1
 8000d38:	4770      	bx	lr
 8000d3a:	f090 0f00 	teq	r0, #0
 8000d3e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d42:	bf08      	it	eq
 8000d44:	0249      	lsleq	r1, r1, #9
 8000d46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d50:	bfc2      	ittt	gt
 8000d52:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5a:	4770      	bxgt	lr
 8000d5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	3a01      	subs	r2, #1
 8000d66:	dc5d      	bgt.n	8000e24 <__aeabi_fmul+0x150>
 8000d68:	f112 0f19 	cmn.w	r2, #25
 8000d6c:	bfdc      	itt	le
 8000d6e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d72:	4770      	bxle	lr
 8000d74:	f1c2 0200 	rsb	r2, r2, #0
 8000d78:	0041      	lsls	r1, r0, #1
 8000d7a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7e:	f1c2 0220 	rsb	r2, r2, #32
 8000d82:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d86:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8a:	f140 0000 	adc.w	r0, r0, #0
 8000d8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d92:	bf08      	it	eq
 8000d94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d98:	4770      	bx	lr
 8000d9a:	f092 0f00 	teq	r2, #0
 8000d9e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000da2:	bf02      	ittt	eq
 8000da4:	0040      	lsleq	r0, r0, #1
 8000da6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000daa:	3a01      	subeq	r2, #1
 8000dac:	d0f9      	beq.n	8000da2 <__aeabi_fmul+0xce>
 8000dae:	ea40 000c 	orr.w	r0, r0, ip
 8000db2:	f093 0f00 	teq	r3, #0
 8000db6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dba:	bf02      	ittt	eq
 8000dbc:	0049      	lsleq	r1, r1, #1
 8000dbe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dc2:	3b01      	subeq	r3, #1
 8000dc4:	d0f9      	beq.n	8000dba <__aeabi_fmul+0xe6>
 8000dc6:	ea41 010c 	orr.w	r1, r1, ip
 8000dca:	e78f      	b.n	8000cec <__aeabi_fmul+0x18>
 8000dcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd0:	ea92 0f0c 	teq	r2, ip
 8000dd4:	bf18      	it	ne
 8000dd6:	ea93 0f0c 	teqne	r3, ip
 8000dda:	d00a      	beq.n	8000df2 <__aeabi_fmul+0x11e>
 8000ddc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000de0:	bf18      	it	ne
 8000de2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000de6:	d1d8      	bne.n	8000d9a <__aeabi_fmul+0xc6>
 8000de8:	ea80 0001 	eor.w	r0, r0, r1
 8000dec:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df0:	4770      	bx	lr
 8000df2:	f090 0f00 	teq	r0, #0
 8000df6:	bf17      	itett	ne
 8000df8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	f091 0f00 	teqne	r1, #0
 8000e02:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e06:	d014      	beq.n	8000e32 <__aeabi_fmul+0x15e>
 8000e08:	ea92 0f0c 	teq	r2, ip
 8000e0c:	d101      	bne.n	8000e12 <__aeabi_fmul+0x13e>
 8000e0e:	0242      	lsls	r2, r0, #9
 8000e10:	d10f      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e12:	ea93 0f0c 	teq	r3, ip
 8000e16:	d103      	bne.n	8000e20 <__aeabi_fmul+0x14c>
 8000e18:	024b      	lsls	r3, r1, #9
 8000e1a:	bf18      	it	ne
 8000e1c:	4608      	movne	r0, r1
 8000e1e:	d108      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e20:	ea80 0001 	eor.w	r0, r0, r1
 8000e24:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e28:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e30:	4770      	bx	lr
 8000e32:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e36:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_fdiv>:
 8000e3c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e44:	bf1e      	ittt	ne
 8000e46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4a:	ea92 0f0c 	teqne	r2, ip
 8000e4e:	ea93 0f0c 	teqne	r3, ip
 8000e52:	d069      	beq.n	8000f28 <__aeabi_fdiv+0xec>
 8000e54:	eba2 0203 	sub.w	r2, r2, r3
 8000e58:	ea80 0c01 	eor.w	ip, r0, r1
 8000e5c:	0249      	lsls	r1, r1, #9
 8000e5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e62:	d037      	beq.n	8000ed4 <__aeabi_fdiv+0x98>
 8000e64:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e74:	428b      	cmp	r3, r1
 8000e76:	bf38      	it	cc
 8000e78:	005b      	lslcc	r3, r3, #1
 8000e7a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e7e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e82:	428b      	cmp	r3, r1
 8000e84:	bf24      	itt	cs
 8000e86:	1a5b      	subcs	r3, r3, r1
 8000e88:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9e:	bf24      	itt	cs
 8000ea0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eac:	bf24      	itt	cs
 8000eae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	bf18      	it	ne
 8000eba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ebe:	d1e0      	bne.n	8000e82 <__aeabi_fdiv+0x46>
 8000ec0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ec2:	f63f af50 	bhi.w	8000d66 <__aeabi_fmul+0x92>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ed8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000edc:	327f      	adds	r2, #127	@ 0x7f
 8000ede:	bfc2      	ittt	gt
 8000ee0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ee4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee8:	4770      	bxgt	lr
 8000eea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	3a01      	subs	r2, #1
 8000ef4:	e737      	b.n	8000d66 <__aeabi_fmul+0x92>
 8000ef6:	f092 0f00 	teq	r2, #0
 8000efa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000efe:	bf02      	ittt	eq
 8000f00:	0040      	lsleq	r0, r0, #1
 8000f02:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f06:	3a01      	subeq	r2, #1
 8000f08:	d0f9      	beq.n	8000efe <__aeabi_fdiv+0xc2>
 8000f0a:	ea40 000c 	orr.w	r0, r0, ip
 8000f0e:	f093 0f00 	teq	r3, #0
 8000f12:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f16:	bf02      	ittt	eq
 8000f18:	0049      	lsleq	r1, r1, #1
 8000f1a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f1e:	3b01      	subeq	r3, #1
 8000f20:	d0f9      	beq.n	8000f16 <__aeabi_fdiv+0xda>
 8000f22:	ea41 010c 	orr.w	r1, r1, ip
 8000f26:	e795      	b.n	8000e54 <__aeabi_fdiv+0x18>
 8000f28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f2c:	ea92 0f0c 	teq	r2, ip
 8000f30:	d108      	bne.n	8000f44 <__aeabi_fdiv+0x108>
 8000f32:	0242      	lsls	r2, r0, #9
 8000f34:	f47f af7d 	bne.w	8000e32 <__aeabi_fmul+0x15e>
 8000f38:	ea93 0f0c 	teq	r3, ip
 8000f3c:	f47f af70 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e776      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f44:	ea93 0f0c 	teq	r3, ip
 8000f48:	d104      	bne.n	8000f54 <__aeabi_fdiv+0x118>
 8000f4a:	024b      	lsls	r3, r1, #9
 8000f4c:	f43f af4c 	beq.w	8000de8 <__aeabi_fmul+0x114>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e76e      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f54:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f58:	bf18      	it	ne
 8000f5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f5e:	d1ca      	bne.n	8000ef6 <__aeabi_fdiv+0xba>
 8000f60:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f64:	f47f af5c 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f68:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f6c:	f47f af3c 	bne.w	8000de8 <__aeabi_fmul+0x114>
 8000f70:	e75f      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f72:	bf00      	nop

08000f74 <__gesf2>:
 8000f74:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000f78:	e006      	b.n	8000f88 <__cmpsf2+0x4>
 8000f7a:	bf00      	nop

08000f7c <__lesf2>:
 8000f7c:	f04f 0c01 	mov.w	ip, #1
 8000f80:	e002      	b.n	8000f88 <__cmpsf2+0x4>
 8000f82:	bf00      	nop

08000f84 <__cmpsf2>:
 8000f84:	f04f 0c01 	mov.w	ip, #1
 8000f88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	bf18      	it	ne
 8000f9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9e:	d011      	beq.n	8000fc4 <__cmpsf2+0x40>
 8000fa0:	b001      	add	sp, #4
 8000fa2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa6:	bf18      	it	ne
 8000fa8:	ea90 0f01 	teqne	r0, r1
 8000fac:	bf58      	it	pl
 8000fae:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb2:	bf88      	it	hi
 8000fb4:	17c8      	asrhi	r0, r1, #31
 8000fb6:	bf38      	it	cc
 8000fb8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fbc:	bf18      	it	ne
 8000fbe:	f040 0001 	orrne.w	r0, r0, #1
 8000fc2:	4770      	bx	lr
 8000fc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc8:	d102      	bne.n	8000fd0 <__cmpsf2+0x4c>
 8000fca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fce:	d105      	bne.n	8000fdc <__cmpsf2+0x58>
 8000fd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd4:	d1e4      	bne.n	8000fa0 <__cmpsf2+0x1c>
 8000fd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fda:	d0e1      	beq.n	8000fa0 <__cmpsf2+0x1c>
 8000fdc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_cfrcmple>:
 8000fe4:	4684      	mov	ip, r0
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	4661      	mov	r1, ip
 8000fea:	e7ff      	b.n	8000fec <__aeabi_cfcmpeq>

08000fec <__aeabi_cfcmpeq>:
 8000fec:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fee:	f7ff ffc9 	bl	8000f84 <__cmpsf2>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	bf48      	it	mi
 8000ff6:	f110 0f00 	cmnmi.w	r0, #0
 8000ffa:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ffc <__aeabi_fcmpeq>:
 8000ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001000:	f7ff fff4 	bl	8000fec <__aeabi_cfcmpeq>
 8001004:	bf0c      	ite	eq
 8001006:	2001      	moveq	r0, #1
 8001008:	2000      	movne	r0, #0
 800100a:	f85d fb08 	ldr.w	pc, [sp], #8
 800100e:	bf00      	nop

08001010 <__aeabi_fcmplt>:
 8001010:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001014:	f7ff ffea 	bl	8000fec <__aeabi_cfcmpeq>
 8001018:	bf34      	ite	cc
 800101a:	2001      	movcc	r0, #1
 800101c:	2000      	movcs	r0, #0
 800101e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001022:	bf00      	nop

08001024 <__aeabi_fcmple>:
 8001024:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001028:	f7ff ffe0 	bl	8000fec <__aeabi_cfcmpeq>
 800102c:	bf94      	ite	ls
 800102e:	2001      	movls	r0, #1
 8001030:	2000      	movhi	r0, #0
 8001032:	f85d fb08 	ldr.w	pc, [sp], #8
 8001036:	bf00      	nop

08001038 <__aeabi_fcmpge>:
 8001038:	f84d ed08 	str.w	lr, [sp, #-8]!
 800103c:	f7ff ffd2 	bl	8000fe4 <__aeabi_cfrcmple>
 8001040:	bf94      	ite	ls
 8001042:	2001      	movls	r0, #1
 8001044:	2000      	movhi	r0, #0
 8001046:	f85d fb08 	ldr.w	pc, [sp], #8
 800104a:	bf00      	nop

0800104c <__aeabi_fcmpgt>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff ffc8 	bl	8000fe4 <__aeabi_cfrcmple>
 8001054:	bf34      	ite	cc
 8001056:	2001      	movcc	r0, #1
 8001058:	2000      	movcs	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_uldivmod>:
 8001060:	b953      	cbnz	r3, 8001078 <__aeabi_uldivmod+0x18>
 8001062:	b94a      	cbnz	r2, 8001078 <__aeabi_uldivmod+0x18>
 8001064:	2900      	cmp	r1, #0
 8001066:	bf08      	it	eq
 8001068:	2800      	cmpeq	r0, #0
 800106a:	bf1c      	itt	ne
 800106c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8001070:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8001074:	f000 b98c 	b.w	8001390 <__aeabi_idiv0>
 8001078:	f1ad 0c08 	sub.w	ip, sp, #8
 800107c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001080:	f000 f806 	bl	8001090 <__udivmoddi4>
 8001084:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001088:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800108c:	b004      	add	sp, #16
 800108e:	4770      	bx	lr

08001090 <__udivmoddi4>:
 8001090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001094:	9d08      	ldr	r5, [sp, #32]
 8001096:	468e      	mov	lr, r1
 8001098:	4604      	mov	r4, r0
 800109a:	4688      	mov	r8, r1
 800109c:	2b00      	cmp	r3, #0
 800109e:	d14a      	bne.n	8001136 <__udivmoddi4+0xa6>
 80010a0:	428a      	cmp	r2, r1
 80010a2:	4617      	mov	r7, r2
 80010a4:	d962      	bls.n	800116c <__udivmoddi4+0xdc>
 80010a6:	fab2 f682 	clz	r6, r2
 80010aa:	b14e      	cbz	r6, 80010c0 <__udivmoddi4+0x30>
 80010ac:	f1c6 0320 	rsb	r3, r6, #32
 80010b0:	fa01 f806 	lsl.w	r8, r1, r6
 80010b4:	fa20 f303 	lsr.w	r3, r0, r3
 80010b8:	40b7      	lsls	r7, r6
 80010ba:	ea43 0808 	orr.w	r8, r3, r8
 80010be:	40b4      	lsls	r4, r6
 80010c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010c4:	fbb8 f1fe 	udiv	r1, r8, lr
 80010c8:	fa1f fc87 	uxth.w	ip, r7
 80010cc:	fb0e 8811 	mls	r8, lr, r1, r8
 80010d0:	fb01 f20c 	mul.w	r2, r1, ip
 80010d4:	0c23      	lsrs	r3, r4, #16
 80010d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010da:	429a      	cmp	r2, r3
 80010dc:	d909      	bls.n	80010f2 <__udivmoddi4+0x62>
 80010de:	18fb      	adds	r3, r7, r3
 80010e0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80010e4:	f080 80eb 	bcs.w	80012be <__udivmoddi4+0x22e>
 80010e8:	429a      	cmp	r2, r3
 80010ea:	f240 80e8 	bls.w	80012be <__udivmoddi4+0x22e>
 80010ee:	3902      	subs	r1, #2
 80010f0:	443b      	add	r3, r7
 80010f2:	1a9a      	subs	r2, r3, r2
 80010f4:	fbb2 f0fe 	udiv	r0, r2, lr
 80010f8:	fb0e 2210 	mls	r2, lr, r0, r2
 80010fc:	fb00 fc0c 	mul.w	ip, r0, ip
 8001100:	b2a3      	uxth	r3, r4
 8001102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001106:	459c      	cmp	ip, r3
 8001108:	d909      	bls.n	800111e <__udivmoddi4+0x8e>
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8001110:	f080 80d7 	bcs.w	80012c2 <__udivmoddi4+0x232>
 8001114:	459c      	cmp	ip, r3
 8001116:	f240 80d4 	bls.w	80012c2 <__udivmoddi4+0x232>
 800111a:	443b      	add	r3, r7
 800111c:	3802      	subs	r0, #2
 800111e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001122:	2100      	movs	r1, #0
 8001124:	eba3 030c 	sub.w	r3, r3, ip
 8001128:	b11d      	cbz	r5, 8001132 <__udivmoddi4+0xa2>
 800112a:	2200      	movs	r2, #0
 800112c:	40f3      	lsrs	r3, r6
 800112e:	e9c5 3200 	strd	r3, r2, [r5]
 8001132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001136:	428b      	cmp	r3, r1
 8001138:	d905      	bls.n	8001146 <__udivmoddi4+0xb6>
 800113a:	b10d      	cbz	r5, 8001140 <__udivmoddi4+0xb0>
 800113c:	e9c5 0100 	strd	r0, r1, [r5]
 8001140:	2100      	movs	r1, #0
 8001142:	4608      	mov	r0, r1
 8001144:	e7f5      	b.n	8001132 <__udivmoddi4+0xa2>
 8001146:	fab3 f183 	clz	r1, r3
 800114a:	2900      	cmp	r1, #0
 800114c:	d146      	bne.n	80011dc <__udivmoddi4+0x14c>
 800114e:	4573      	cmp	r3, lr
 8001150:	d302      	bcc.n	8001158 <__udivmoddi4+0xc8>
 8001152:	4282      	cmp	r2, r0
 8001154:	f200 8108 	bhi.w	8001368 <__udivmoddi4+0x2d8>
 8001158:	1a84      	subs	r4, r0, r2
 800115a:	eb6e 0203 	sbc.w	r2, lr, r3
 800115e:	2001      	movs	r0, #1
 8001160:	4690      	mov	r8, r2
 8001162:	2d00      	cmp	r5, #0
 8001164:	d0e5      	beq.n	8001132 <__udivmoddi4+0xa2>
 8001166:	e9c5 4800 	strd	r4, r8, [r5]
 800116a:	e7e2      	b.n	8001132 <__udivmoddi4+0xa2>
 800116c:	2a00      	cmp	r2, #0
 800116e:	f000 8091 	beq.w	8001294 <__udivmoddi4+0x204>
 8001172:	fab2 f682 	clz	r6, r2
 8001176:	2e00      	cmp	r6, #0
 8001178:	f040 80a5 	bne.w	80012c6 <__udivmoddi4+0x236>
 800117c:	1a8a      	subs	r2, r1, r2
 800117e:	2101      	movs	r1, #1
 8001180:	0c03      	lsrs	r3, r0, #16
 8001182:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001186:	b280      	uxth	r0, r0
 8001188:	b2bc      	uxth	r4, r7
 800118a:	fbb2 fcfe 	udiv	ip, r2, lr
 800118e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001192:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001196:	fb04 f20c 	mul.w	r2, r4, ip
 800119a:	429a      	cmp	r2, r3
 800119c:	d907      	bls.n	80011ae <__udivmoddi4+0x11e>
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80011a4:	d202      	bcs.n	80011ac <__udivmoddi4+0x11c>
 80011a6:	429a      	cmp	r2, r3
 80011a8:	f200 80e3 	bhi.w	8001372 <__udivmoddi4+0x2e2>
 80011ac:	46c4      	mov	ip, r8
 80011ae:	1a9b      	subs	r3, r3, r2
 80011b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80011b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80011b8:	fb02 f404 	mul.w	r4, r2, r4
 80011bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80011c0:	429c      	cmp	r4, r3
 80011c2:	d907      	bls.n	80011d4 <__udivmoddi4+0x144>
 80011c4:	18fb      	adds	r3, r7, r3
 80011c6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80011ca:	d202      	bcs.n	80011d2 <__udivmoddi4+0x142>
 80011cc:	429c      	cmp	r4, r3
 80011ce:	f200 80cd 	bhi.w	800136c <__udivmoddi4+0x2dc>
 80011d2:	4602      	mov	r2, r0
 80011d4:	1b1b      	subs	r3, r3, r4
 80011d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80011da:	e7a5      	b.n	8001128 <__udivmoddi4+0x98>
 80011dc:	f1c1 0620 	rsb	r6, r1, #32
 80011e0:	408b      	lsls	r3, r1
 80011e2:	fa22 f706 	lsr.w	r7, r2, r6
 80011e6:	431f      	orrs	r7, r3
 80011e8:	fa2e fa06 	lsr.w	sl, lr, r6
 80011ec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011f0:	fbba f8f9 	udiv	r8, sl, r9
 80011f4:	fa0e fe01 	lsl.w	lr, lr, r1
 80011f8:	fa20 f306 	lsr.w	r3, r0, r6
 80011fc:	fb09 aa18 	mls	sl, r9, r8, sl
 8001200:	fa1f fc87 	uxth.w	ip, r7
 8001204:	ea43 030e 	orr.w	r3, r3, lr
 8001208:	fa00 fe01 	lsl.w	lr, r0, r1
 800120c:	fb08 f00c 	mul.w	r0, r8, ip
 8001210:	0c1c      	lsrs	r4, r3, #16
 8001212:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001216:	42a0      	cmp	r0, r4
 8001218:	fa02 f201 	lsl.w	r2, r2, r1
 800121c:	d90a      	bls.n	8001234 <__udivmoddi4+0x1a4>
 800121e:	193c      	adds	r4, r7, r4
 8001220:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8001224:	f080 809e 	bcs.w	8001364 <__udivmoddi4+0x2d4>
 8001228:	42a0      	cmp	r0, r4
 800122a:	f240 809b 	bls.w	8001364 <__udivmoddi4+0x2d4>
 800122e:	f1a8 0802 	sub.w	r8, r8, #2
 8001232:	443c      	add	r4, r7
 8001234:	1a24      	subs	r4, r4, r0
 8001236:	b298      	uxth	r0, r3
 8001238:	fbb4 f3f9 	udiv	r3, r4, r9
 800123c:	fb09 4413 	mls	r4, r9, r3, r4
 8001240:	fb03 fc0c 	mul.w	ip, r3, ip
 8001244:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001248:	45a4      	cmp	ip, r4
 800124a:	d909      	bls.n	8001260 <__udivmoddi4+0x1d0>
 800124c:	193c      	adds	r4, r7, r4
 800124e:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8001252:	f080 8085 	bcs.w	8001360 <__udivmoddi4+0x2d0>
 8001256:	45a4      	cmp	ip, r4
 8001258:	f240 8082 	bls.w	8001360 <__udivmoddi4+0x2d0>
 800125c:	3b02      	subs	r3, #2
 800125e:	443c      	add	r4, r7
 8001260:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001264:	eba4 040c 	sub.w	r4, r4, ip
 8001268:	fba0 8c02 	umull	r8, ip, r0, r2
 800126c:	4564      	cmp	r4, ip
 800126e:	4643      	mov	r3, r8
 8001270:	46e1      	mov	r9, ip
 8001272:	d364      	bcc.n	800133e <__udivmoddi4+0x2ae>
 8001274:	d061      	beq.n	800133a <__udivmoddi4+0x2aa>
 8001276:	b15d      	cbz	r5, 8001290 <__udivmoddi4+0x200>
 8001278:	ebbe 0203 	subs.w	r2, lr, r3
 800127c:	eb64 0409 	sbc.w	r4, r4, r9
 8001280:	fa04 f606 	lsl.w	r6, r4, r6
 8001284:	fa22 f301 	lsr.w	r3, r2, r1
 8001288:	431e      	orrs	r6, r3
 800128a:	40cc      	lsrs	r4, r1
 800128c:	e9c5 6400 	strd	r6, r4, [r5]
 8001290:	2100      	movs	r1, #0
 8001292:	e74e      	b.n	8001132 <__udivmoddi4+0xa2>
 8001294:	fbb1 fcf2 	udiv	ip, r1, r2
 8001298:	0c01      	lsrs	r1, r0, #16
 800129a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800129e:	b280      	uxth	r0, r0
 80012a0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80012a4:	463b      	mov	r3, r7
 80012a6:	fbb1 f1f7 	udiv	r1, r1, r7
 80012aa:	4638      	mov	r0, r7
 80012ac:	463c      	mov	r4, r7
 80012ae:	46b8      	mov	r8, r7
 80012b0:	46be      	mov	lr, r7
 80012b2:	2620      	movs	r6, #32
 80012b4:	eba2 0208 	sub.w	r2, r2, r8
 80012b8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80012bc:	e765      	b.n	800118a <__udivmoddi4+0xfa>
 80012be:	4601      	mov	r1, r0
 80012c0:	e717      	b.n	80010f2 <__udivmoddi4+0x62>
 80012c2:	4610      	mov	r0, r2
 80012c4:	e72b      	b.n	800111e <__udivmoddi4+0x8e>
 80012c6:	f1c6 0120 	rsb	r1, r6, #32
 80012ca:	fa2e fc01 	lsr.w	ip, lr, r1
 80012ce:	40b7      	lsls	r7, r6
 80012d0:	fa0e fe06 	lsl.w	lr, lr, r6
 80012d4:	fa20 f101 	lsr.w	r1, r0, r1
 80012d8:	ea41 010e 	orr.w	r1, r1, lr
 80012dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012e0:	fbbc f8fe 	udiv	r8, ip, lr
 80012e4:	b2bc      	uxth	r4, r7
 80012e6:	fb0e cc18 	mls	ip, lr, r8, ip
 80012ea:	fb08 f904 	mul.w	r9, r8, r4
 80012ee:	0c0a      	lsrs	r2, r1, #16
 80012f0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80012f4:	40b0      	lsls	r0, r6
 80012f6:	4591      	cmp	r9, r2
 80012f8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012fc:	b280      	uxth	r0, r0
 80012fe:	d93e      	bls.n	800137e <__udivmoddi4+0x2ee>
 8001300:	18ba      	adds	r2, r7, r2
 8001302:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001306:	d201      	bcs.n	800130c <__udivmoddi4+0x27c>
 8001308:	4591      	cmp	r9, r2
 800130a:	d81f      	bhi.n	800134c <__udivmoddi4+0x2bc>
 800130c:	eba2 0209 	sub.w	r2, r2, r9
 8001310:	fbb2 f9fe 	udiv	r9, r2, lr
 8001314:	fb09 f804 	mul.w	r8, r9, r4
 8001318:	fb0e 2a19 	mls	sl, lr, r9, r2
 800131c:	b28a      	uxth	r2, r1
 800131e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001322:	4542      	cmp	r2, r8
 8001324:	d229      	bcs.n	800137a <__udivmoddi4+0x2ea>
 8001326:	18ba      	adds	r2, r7, r2
 8001328:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800132c:	d2c2      	bcs.n	80012b4 <__udivmoddi4+0x224>
 800132e:	4542      	cmp	r2, r8
 8001330:	d2c0      	bcs.n	80012b4 <__udivmoddi4+0x224>
 8001332:	f1a9 0102 	sub.w	r1, r9, #2
 8001336:	443a      	add	r2, r7
 8001338:	e7bc      	b.n	80012b4 <__udivmoddi4+0x224>
 800133a:	45c6      	cmp	lr, r8
 800133c:	d29b      	bcs.n	8001276 <__udivmoddi4+0x1e6>
 800133e:	ebb8 0302 	subs.w	r3, r8, r2
 8001342:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001346:	3801      	subs	r0, #1
 8001348:	46e1      	mov	r9, ip
 800134a:	e794      	b.n	8001276 <__udivmoddi4+0x1e6>
 800134c:	eba7 0909 	sub.w	r9, r7, r9
 8001350:	444a      	add	r2, r9
 8001352:	fbb2 f9fe 	udiv	r9, r2, lr
 8001356:	f1a8 0c02 	sub.w	ip, r8, #2
 800135a:	fb09 f804 	mul.w	r8, r9, r4
 800135e:	e7db      	b.n	8001318 <__udivmoddi4+0x288>
 8001360:	4603      	mov	r3, r0
 8001362:	e77d      	b.n	8001260 <__udivmoddi4+0x1d0>
 8001364:	46d0      	mov	r8, sl
 8001366:	e765      	b.n	8001234 <__udivmoddi4+0x1a4>
 8001368:	4608      	mov	r0, r1
 800136a:	e6fa      	b.n	8001162 <__udivmoddi4+0xd2>
 800136c:	443b      	add	r3, r7
 800136e:	3a02      	subs	r2, #2
 8001370:	e730      	b.n	80011d4 <__udivmoddi4+0x144>
 8001372:	f1ac 0c02 	sub.w	ip, ip, #2
 8001376:	443b      	add	r3, r7
 8001378:	e719      	b.n	80011ae <__udivmoddi4+0x11e>
 800137a:	4649      	mov	r1, r9
 800137c:	e79a      	b.n	80012b4 <__udivmoddi4+0x224>
 800137e:	eba2 0209 	sub.w	r2, r2, r9
 8001382:	fbb2 f9fe 	udiv	r9, r2, lr
 8001386:	46c4      	mov	ip, r8
 8001388:	fb09 f804 	mul.w	r8, r9, r4
 800138c:	e7c4      	b.n	8001318 <__udivmoddi4+0x288>
 800138e:	bf00      	nop

08001390 <__aeabi_idiv0>:
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop

08001394 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800139a:	f000 fbba 	bl	8001b12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800139e:	f000 f893 	bl	80014c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a2:	f000 f961 	bl	8001668 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013a6:	f000 f935 	bl	8001614 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80013aa:	f000 f8db 	bl	8001564 <MX_ADC_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc);
 80013ae:	483e      	ldr	r0, [pc, #248]	@ (80014a8 <main+0x114>)
 80013b0:	f000 fd86 	bl	8001ec0 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80013b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013b8:	483b      	ldr	r0, [pc, #236]	@ (80014a8 <main+0x114>)
 80013ba:	f000 fde1 	bl	8001f80 <HAL_ADC_PollForConversion>

	  uint32_t value = HAL_ADC_GetValue(&hadc);
 80013be:	483a      	ldr	r0, [pc, #232]	@ (80014a8 <main+0x114>)
 80013c0:	f000 fe6e 	bl	80020a0 <HAL_ADC_GetValue>
 80013c4:	6078      	str	r0, [r7, #4]

	  float voltage = 3.3f * value / 4096.0f;
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff fc2c 	bl	8000c24 <__aeabi_ui2f>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4937      	ldr	r1, [pc, #220]	@ (80014ac <main+0x118>)
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fc7f 	bl	8000cd4 <__aeabi_fmul>
 80013d6:	4603      	mov	r3, r0
 80013d8:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fd2d 	bl	8000e3c <__aeabi_fdiv>
 80013e2:	4603      	mov	r3, r0
 80013e4:	603b      	str	r3, [r7, #0]


	  HAL_Delay(2000);
 80013e6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013ea:	f000 fc01 	bl	8001bf0 <HAL_Delay>

	  if (voltage <= 1.0f)
 80013ee:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80013f2:	6838      	ldr	r0, [r7, #0]
 80013f4:	f7ff fe16 	bl	8001024 <__aeabi_fcmple>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d019      	beq.n	8001432 <main+0x9e>
	  {
		  printf("ADC = %.3f V, Quality: GOOD \n\r", voltage);
 80013fe:	6838      	ldr	r0, [r7, #0]
 8001400:	f7ff f82a 	bl	8000458 <__aeabi_f2d>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	4829      	ldr	r0, [pc, #164]	@ (80014b0 <main+0x11c>)
 800140a:	f003 f835 	bl	8004478 <iprintf>
		  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001414:	4827      	ldr	r0, [pc, #156]	@ (80014b4 <main+0x120>)
 8001416:	f001 fa8b 	bl	8002930 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2120      	movs	r1, #32
 800141e:	4825      	ldr	r0, [pc, #148]	@ (80014b4 <main+0x120>)
 8001420:	f001 fa86 	bl	8002930 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800142a:	4823      	ldr	r0, [pc, #140]	@ (80014b8 <main+0x124>)
 800142c:	f001 fa80 	bl	8002930 <HAL_GPIO_WritePin>
 8001430:	e7bd      	b.n	80013ae <main+0x1a>
	  }
	  else if (voltage <= 1.8f)
 8001432:	4922      	ldr	r1, [pc, #136]	@ (80014bc <main+0x128>)
 8001434:	6838      	ldr	r0, [r7, #0]
 8001436:	f7ff fdf5 	bl	8001024 <__aeabi_fcmple>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d019      	beq.n	8001474 <main+0xe0>
	  {
		  printf("ADC = %.3f V, Quality: MEDIUM \n\r", voltage);
 8001440:	6838      	ldr	r0, [r7, #0]
 8001442:	f7ff f809 	bl	8000458 <__aeabi_f2d>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	481d      	ldr	r0, [pc, #116]	@ (80014c0 <main+0x12c>)
 800144c:	f003 f814 	bl	8004478 <iprintf>
		  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001456:	4817      	ldr	r0, [pc, #92]	@ (80014b4 <main+0x120>)
 8001458:	f001 fa6a 	bl	8002930 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_SET);
 800145c:	2201      	movs	r2, #1
 800145e:	2120      	movs	r1, #32
 8001460:	4814      	ldr	r0, [pc, #80]	@ (80014b4 <main+0x120>)
 8001462:	f001 fa65 	bl	8002930 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800146c:	4812      	ldr	r0, [pc, #72]	@ (80014b8 <main+0x124>)
 800146e:	f001 fa5f 	bl	8002930 <HAL_GPIO_WritePin>
 8001472:	e79c      	b.n	80013ae <main+0x1a>
	  }
	  else
	  {
		  printf("ADC = %.3f V, Quality: BAD \n\r", voltage);
 8001474:	6838      	ldr	r0, [r7, #0]
 8001476:	f7fe ffef 	bl	8000458 <__aeabi_f2d>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4811      	ldr	r0, [pc, #68]	@ (80014c4 <main+0x130>)
 8001480:	f002 fffa 	bl	8004478 <iprintf>
		  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 8001484:	2201      	movs	r2, #1
 8001486:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800148a:	480a      	ldr	r0, [pc, #40]	@ (80014b4 <main+0x120>)
 800148c:	f001 fa50 	bl	8002930 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	2120      	movs	r1, #32
 8001494:	4807      	ldr	r0, [pc, #28]	@ (80014b4 <main+0x120>)
 8001496:	f001 fa4b 	bl	8002930 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014a0:	4805      	ldr	r0, [pc, #20]	@ (80014b8 <main+0x124>)
 80014a2:	f001 fa45 	bl	8002930 <HAL_GPIO_WritePin>
  {
 80014a6:	e782      	b.n	80013ae <main+0x1a>
 80014a8:	200001f0 	.word	0x200001f0
 80014ac:	40533333 	.word	0x40533333
 80014b0:	080063a0 	.word	0x080063a0
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40020000 	.word	0x40020000
 80014bc:	3fe66666 	.word	0x3fe66666
 80014c0:	080063c0 	.word	0x080063c0
 80014c4:	080063e4 	.word	0x080063e4

080014c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b092      	sub	sp, #72	@ 0x48
 80014cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	2234      	movs	r2, #52	@ 0x34
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 f823 	bl	8004522 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014dc:	463b      	mov	r3, r7
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001560 <SystemClock_Config+0x98>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80014f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <SystemClock_Config+0x98>)
 80014f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014f8:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014fa:	2302      	movs	r3, #2
 80014fc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014fe:	2301      	movs	r3, #1
 8001500:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001502:	2310      	movs	r3, #16
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001506:	2302      	movs	r3, #2
 8001508:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800150a:	2300      	movs	r3, #0
 800150c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800150e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001512:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001514:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001518:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4618      	mov	r0, r3
 8001520:	f001 fa1e 	bl	8002960 <HAL_RCC_OscConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800152a:	f000 f91f 	bl	800176c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800152e:	230f      	movs	r3, #15
 8001530:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001532:	2303      	movs	r3, #3
 8001534:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	2101      	movs	r1, #1
 8001546:	4618      	mov	r0, r3
 8001548:	f001 fd3a 	bl	8002fc0 <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001552:	f000 f90b 	bl	800176c <Error_Handler>
  }
}
 8001556:	bf00      	nop
 8001558:	3748      	adds	r7, #72	@ 0x48
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40007000 	.word	0x40007000

08001564 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001574:	4b25      	ldr	r3, [pc, #148]	@ (800160c <MX_ADC_Init+0xa8>)
 8001576:	4a26      	ldr	r2, [pc, #152]	@ (8001610 <MX_ADC_Init+0xac>)
 8001578:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800157a:	4b24      	ldr	r3, [pc, #144]	@ (800160c <MX_ADC_Init+0xa8>)
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001580:	4b22      	ldr	r3, [pc, #136]	@ (800160c <MX_ADC_Init+0xa8>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001586:	4b21      	ldr	r3, [pc, #132]	@ (800160c <MX_ADC_Init+0xa8>)
 8001588:	2200      	movs	r2, #0
 800158a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800158c:	4b1f      	ldr	r3, [pc, #124]	@ (800160c <MX_ADC_Init+0xa8>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001592:	4b1e      	ldr	r3, [pc, #120]	@ (800160c <MX_ADC_Init+0xa8>)
 8001594:	2200      	movs	r2, #0
 8001596:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8001598:	4b1c      	ldr	r3, [pc, #112]	@ (800160c <MX_ADC_Init+0xa8>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 800159e:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <MX_ADC_Init+0xa8>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <MX_ADC_Init+0xa8>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 80015aa:	4b18      	ldr	r3, [pc, #96]	@ (800160c <MX_ADC_Init+0xa8>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc.Init.NbrOfConversion = 1;
 80015b2:	4b16      	ldr	r3, [pc, #88]	@ (800160c <MX_ADC_Init+0xa8>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80015b8:	4b14      	ldr	r3, [pc, #80]	@ (800160c <MX_ADC_Init+0xa8>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015c0:	4b12      	ldr	r3, [pc, #72]	@ (800160c <MX_ADC_Init+0xa8>)
 80015c2:	2210      	movs	r2, #16
 80015c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015c6:	4b11      	ldr	r3, [pc, #68]	@ (800160c <MX_ADC_Init+0xa8>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 80015cc:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <MX_ADC_Init+0xa8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80015d4:	480d      	ldr	r0, [pc, #52]	@ (800160c <MX_ADC_Init+0xa8>)
 80015d6:	f000 fb2d 	bl	8001c34 <HAL_ADC_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 80015e0:	f000 f8c4 	bl	800176c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015e8:	2301      	movs	r3, #1
 80015ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	@ (800160c <MX_ADC_Init+0xa8>)
 80015f6:	f000 fd5f 	bl	80020b8 <HAL_ADC_ConfigChannel>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8001600:	f000 f8b4 	bl	800176c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	200001f0 	.word	0x200001f0
 8001610:	40012400 	.word	0x40012400

08001614 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001618:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 800161a:	4a12      	ldr	r2, [pc, #72]	@ (8001664 <MX_USART2_UART_Init+0x50>)
 800161c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800161e:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 8001620:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001624:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001626:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800162c:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001632:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001638:	4b09      	ldr	r3, [pc, #36]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 800163a:	220c      	movs	r2, #12
 800163c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800164a:	4805      	ldr	r0, [pc, #20]	@ (8001660 <MX_USART2_UART_Init+0x4c>)
 800164c:	f001 ff7e 	bl	800354c <HAL_UART_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001656:	f000 f889 	bl	800176c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000244 	.word	0x20000244
 8001664:	40004400 	.word	0x40004400

08001668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	@ 0x28
 800166c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
 800167c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b2f      	ldr	r3, [pc, #188]	@ (800173c <MX_GPIO_Init+0xd4>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a2e      	ldr	r2, [pc, #184]	@ (800173c <MX_GPIO_Init+0xd4>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b2c      	ldr	r3, [pc, #176]	@ (800173c <MX_GPIO_Init+0xd4>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001696:	4b29      	ldr	r3, [pc, #164]	@ (800173c <MX_GPIO_Init+0xd4>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	4a28      	ldr	r2, [pc, #160]	@ (800173c <MX_GPIO_Init+0xd4>)
 800169c:	f043 0320 	orr.w	r3, r3, #32
 80016a0:	61d3      	str	r3, [r2, #28]
 80016a2:	4b26      	ldr	r3, [pc, #152]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	f003 0320 	and.w	r3, r3, #32
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	4b23      	ldr	r3, [pc, #140]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	4a22      	ldr	r2, [pc, #136]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	61d3      	str	r3, [r2, #28]
 80016ba:	4b20      	ldr	r3, [pc, #128]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c6:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	4a1c      	ldr	r2, [pc, #112]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016cc:	f043 0302 	orr.w	r3, r3, #2
 80016d0:	61d3      	str	r3, [r2, #28]
 80016d2:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <MX_GPIO_Init+0xd4>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D4_Pin, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80016e4:	4816      	ldr	r0, [pc, #88]	@ (8001740 <MX_GPIO_Init+0xd8>)
 80016e6:	f001 f923 	bl	8002930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 80016ea:	2200      	movs	r2, #0
 80016ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016f0:	4814      	ldr	r0, [pc, #80]	@ (8001744 <MX_GPIO_Init+0xdc>)
 80016f2:	f001 f91d 	bl	8002930 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D6_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D4_Pin;
 80016f6:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	480c      	ldr	r0, [pc, #48]	@ (8001740 <MX_GPIO_Init+0xd8>)
 8001710:	f000 ff7e 	bl	8002610 <HAL_GPIO_Init>

  /*Configure GPIO pin : D2_Pin */
  GPIO_InitStruct.Pin = D2_Pin;
 8001714:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171a:	2301      	movs	r3, #1
 800171c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D2_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4805      	ldr	r0, [pc, #20]	@ (8001744 <MX_GPIO_Init+0xdc>)
 800172e:	f000 ff6f 	bl	8002610 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	@ 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40020400 	.word	0x40020400
 8001744:	40020000 	.word	0x40020000

08001748 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  // The 'huart2' handle is generated by CubeIDE
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001750:	1d39      	adds	r1, r7, #4
 8001752:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001756:	2201      	movs	r2, #1
 8001758:	4803      	ldr	r0, [pc, #12]	@ (8001768 <__io_putchar+0x20>)
 800175a:	f001 ff47 	bl	80035ec <HAL_UART_Transmit>
  return ch;
 800175e:	687b      	ldr	r3, [r7, #4]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000244 	.word	0x20000244

0800176c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001770:	b672      	cpsid	i
}
 8001772:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <Error_Handler+0x8>

08001778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <HAL_MspInit+0x5c>)
 8001780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001782:	4a14      	ldr	r2, [pc, #80]	@ (80017d4 <HAL_MspInit+0x5c>)
 8001784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001788:	6253      	str	r3, [r2, #36]	@ 0x24
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_MspInit+0x5c>)
 800178c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <HAL_MspInit+0x5c>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4a0e      	ldr	r2, [pc, #56]	@ (80017d4 <HAL_MspInit+0x5c>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6213      	str	r3, [r2, #32]
 80017a2:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <HAL_MspInit+0x5c>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <HAL_MspInit+0x5c>)
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	4a08      	ldr	r2, [pc, #32]	@ (80017d4 <HAL_MspInit+0x5c>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b8:	6253      	str	r3, [r2, #36]	@ 0x24
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_MspInit+0x5c>)
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017c6:	2007      	movs	r0, #7
 80017c8:	f000 feee 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017cc:	bf00      	nop
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800

080017d8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a15      	ldr	r2, [pc, #84]	@ (800184c <HAL_ADC_MspInit+0x74>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d123      	bne.n	8001842 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <HAL_ADC_MspInit+0x78>)
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	4a14      	ldr	r2, [pc, #80]	@ (8001850 <HAL_ADC_MspInit+0x78>)
 8001800:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001804:	6213      	str	r3, [r2, #32]
 8001806:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <HAL_ADC_MspInit+0x78>)
 8001808:	6a1b      	ldr	r3, [r3, #32]
 800180a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	4b0f      	ldr	r3, [pc, #60]	@ (8001850 <HAL_ADC_MspInit+0x78>)
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	4a0e      	ldr	r2, [pc, #56]	@ (8001850 <HAL_ADC_MspInit+0x78>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	61d3      	str	r3, [r2, #28]
 800181e:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <HAL_ADC_MspInit+0x78>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800182a:	2303      	movs	r3, #3
 800182c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182e:	2303      	movs	r3, #3
 8001830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <HAL_ADC_MspInit+0x7c>)
 800183e:	f000 fee7 	bl	8002610 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001842:	bf00      	nop
 8001844:	3728      	adds	r7, #40	@ 0x28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40012400 	.word	0x40012400
 8001850:	40023800 	.word	0x40023800
 8001854:	40020000 	.word	0x40020000

08001858 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a17      	ldr	r2, [pc, #92]	@ (80018d4 <HAL_UART_MspInit+0x7c>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d127      	bne.n	80018ca <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800187a:	4b17      	ldr	r3, [pc, #92]	@ (80018d8 <HAL_UART_MspInit+0x80>)
 800187c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187e:	4a16      	ldr	r2, [pc, #88]	@ (80018d8 <HAL_UART_MspInit+0x80>)
 8001880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001884:	6253      	str	r3, [r2, #36]	@ 0x24
 8001886:	4b14      	ldr	r3, [pc, #80]	@ (80018d8 <HAL_UART_MspInit+0x80>)
 8001888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <HAL_UART_MspInit+0x80>)
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	4a10      	ldr	r2, [pc, #64]	@ (80018d8 <HAL_UART_MspInit+0x80>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	61d3      	str	r3, [r2, #28]
 800189e:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <HAL_UART_MspInit+0x80>)
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018aa:	230c      	movs	r3, #12
 80018ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018ba:	2307      	movs	r3, #7
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4619      	mov	r1, r3
 80018c4:	4805      	ldr	r0, [pc, #20]	@ (80018dc <HAL_UART_MspInit+0x84>)
 80018c6:	f000 fea3 	bl	8002610 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80018ca:	bf00      	nop
 80018cc:	3728      	adds	r7, #40	@ 0x28
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40004400 	.word	0x40004400
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40020000 	.word	0x40020000

080018e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <NMI_Handler+0x4>

080018e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <HardFault_Handler+0x4>

080018f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <MemManage_Handler+0x4>

080018f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <BusFault_Handler+0x4>

08001900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <UsageFault_Handler+0x4>

08001908 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr

08001920 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001930:	f000 f942 	bl	8001bb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}

08001938 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return 1;
 800193c:	2301      	movs	r3, #1
}
 800193e:	4618      	mov	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <_kill>:

int _kill(int pid, int sig)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001950:	f002 fe3a 	bl	80045c8 <__errno>
 8001954:	4603      	mov	r3, r0
 8001956:	2216      	movs	r2, #22
 8001958:	601a      	str	r2, [r3, #0]
  return -1;
 800195a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <_exit>:

void _exit (int status)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800196e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ffe7 	bl	8001946 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <_exit+0x12>

0800197c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	e00a      	b.n	80019a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800198e:	f3af 8000 	nop.w
 8001992:	4601      	mov	r1, r0
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	60ba      	str	r2, [r7, #8]
 800199a:	b2ca      	uxtb	r2, r1
 800199c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	3301      	adds	r3, #1
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	dbf0      	blt.n	800198e <_read+0x12>
  }

  return len;
 80019ac:	687b      	ldr	r3, [r7, #4]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b086      	sub	sp, #24
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	60f8      	str	r0, [r7, #12]
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
 80019c6:	e009      	b.n	80019dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	60ba      	str	r2, [r7, #8]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff feb9 	bl	8001748 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	3301      	adds	r3, #1
 80019da:	617b      	str	r3, [r7, #20]
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	dbf1      	blt.n	80019c8 <_write+0x12>
  }
  return len;
 80019e4:	687b      	ldr	r3, [r7, #4]
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3718      	adds	r7, #24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <_close>:

int _close(int file)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr

08001a04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a14:	605a      	str	r2, [r3, #4]
  return 0;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <_isatty>:

int _isatty(int file)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a2a:	2301      	movs	r3, #1
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b085      	sub	sp, #20
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	60f8      	str	r0, [r7, #12]
 8001a3e:	60b9      	str	r1, [r7, #8]
 8001a40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr
	...

08001a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a58:	4a14      	ldr	r2, [pc, #80]	@ (8001aac <_sbrk+0x5c>)
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <_sbrk+0x60>)
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a64:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <_sbrk+0x64>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d102      	bne.n	8001a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <_sbrk+0x64>)
 8001a6e:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <_sbrk+0x68>)
 8001a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <_sbrk+0x64>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d207      	bcs.n	8001a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a80:	f002 fda2 	bl	80045c8 <__errno>
 8001a84:	4603      	mov	r3, r0
 8001a86:	220c      	movs	r2, #12
 8001a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a8e:	e009      	b.n	8001aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a90:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <_sbrk+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <_sbrk+0x64>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	4a05      	ldr	r2, [pc, #20]	@ (8001ab4 <_sbrk+0x64>)
 8001aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20014000 	.word	0x20014000
 8001ab0:	00000400 	.word	0x00000400
 8001ab4:	2000028c 	.word	0x2000028c
 8001ab8:	200003e0 	.word	0x200003e0

08001abc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ac8:	f7ff fff8 	bl	8001abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001acc:	480b      	ldr	r0, [pc, #44]	@ (8001afc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ace:	490c      	ldr	r1, [pc, #48]	@ (8001b00 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8001b04 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad4:	e002      	b.n	8001adc <LoopCopyDataInit>

08001ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ada:	3304      	adds	r3, #4

08001adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae0:	d3f9      	bcc.n	8001ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae2:	4a09      	ldr	r2, [pc, #36]	@ (8001b08 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ae4:	4c09      	ldr	r4, [pc, #36]	@ (8001b0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae8:	e001      	b.n	8001aee <LoopFillZerobss>

08001aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aec:	3204      	adds	r2, #4

08001aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af0:	d3fb      	bcc.n	8001aea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001af2:	f002 fd6f 	bl	80045d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001af6:	f7ff fc4d 	bl	8001394 <main>
  bx lr
 8001afa:	4770      	bx	lr
  ldr r0, =_sdata
 8001afc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b00:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b04:	080067ac 	.word	0x080067ac
  ldr r2, =_sbss
 8001b08:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b0c:	200003e0 	.word	0x200003e0

08001b10 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b10:	e7fe      	b.n	8001b10 <ADC1_IRQHandler>

08001b12 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	f000 fd43 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b22:	2000      	movs	r0, #0
 8001b24:	f000 f80e 	bl	8001b44 <HAL_InitTick>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	71fb      	strb	r3, [r7, #7]
 8001b32:	e001      	b.n	8001b38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b34:	f7ff fe20 	bl	8001778 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b38:	79fb      	ldrb	r3, [r7, #7]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001b50:	4b16      	ldr	r3, [pc, #88]	@ (8001bac <HAL_InitTick+0x68>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d022      	beq.n	8001b9e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001b58:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_InitTick+0x6c>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b13      	ldr	r3, [pc, #76]	@ (8001bac <HAL_InitTick+0x68>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b64:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 fd42 	bl	80025f6 <HAL_SYSTICK_Config>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10f      	bne.n	8001b98 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b0f      	cmp	r3, #15
 8001b7c:	d809      	bhi.n	8001b92 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	6879      	ldr	r1, [r7, #4]
 8001b82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b86:	f000 fd1a 	bl	80025be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <HAL_InitTick+0x70>)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	e007      	b.n	8001ba2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	e004      	b.n	8001ba2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
 8001b9c:	e001      	b.n	8001ba2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20000008 	.word	0x20000008
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	20000004 	.word	0x20000004

08001bb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bbc:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <HAL_IncTick+0x1c>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b05      	ldr	r3, [pc, #20]	@ (8001bd8 <HAL_IncTick+0x20>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a03      	ldr	r2, [pc, #12]	@ (8001bd4 <HAL_IncTick+0x1c>)
 8001bc8:	6013      	str	r3, [r2, #0]
}
 8001bca:	bf00      	nop
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bc80      	pop	{r7}
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000290 	.word	0x20000290
 8001bd8:	20000008 	.word	0x20000008

08001bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return uwTick;
 8001be0:	4b02      	ldr	r3, [pc, #8]	@ (8001bec <HAL_GetTick+0x10>)
 8001be2:	681b      	ldr	r3, [r3, #0]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr
 8001bec:	20000290 	.word	0x20000290

08001bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf8:	f7ff fff0 	bl	8001bdc <HAL_GetTick>
 8001bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c08:	d004      	beq.n	8001c14 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c0a:	4b09      	ldr	r3, [pc, #36]	@ (8001c30 <HAL_Delay+0x40>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	4413      	add	r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c14:	bf00      	nop
 8001c16:	f7ff ffe1 	bl	8001bdc <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d8f7      	bhi.n	8001c16 <HAL_Delay+0x26>
  {
  }
}
 8001c26:	bf00      	nop
 8001c28:	bf00      	nop
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000008 	.word	0x20000008

08001c34 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08e      	sub	sp, #56	@ 0x38
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d101      	bne.n	8001c54 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e127      	b.n	8001ea4 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d115      	bne.n	8001c8e <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c70:	4b8e      	ldr	r3, [pc, #568]	@ (8001eac <HAL_ADC_Init+0x278>)
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	4a8d      	ldr	r2, [pc, #564]	@ (8001eac <HAL_ADC_Init+0x278>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6213      	str	r3, [r2, #32]
 8001c7c:	4b8b      	ldr	r3, [pc, #556]	@ (8001eac <HAL_ADC_Init+0x278>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff fda5 	bl	80017d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c92:	f003 0310 	and.w	r3, r3, #16
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f040 80ff 	bne.w	8001e9a <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ca4:	f023 0302 	bic.w	r3, r3, #2
 8001ca8:	f043 0202 	orr.w	r2, r3, #2
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001cb0:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb0 <HAL_ADC_Init+0x27c>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	497c      	ldr	r1, [pc, #496]	@ (8001eb0 <HAL_ADC_Init+0x27c>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001cca:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cd8:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	6a3b      	ldr	r3, [r7, #32]
 8001cdc:	fa93 f3a3 	rbit	r3, r3
 8001ce0:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001cee:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001cf4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d04:	fa93 f3a3 	rbit	r3, r3
 8001d08:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001d16:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001d18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d22:	2b10      	cmp	r3, #16
 8001d24:	d007      	beq.n	8001d36 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d32:	4313      	orrs	r3, r2
 8001d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d40:	2b40      	cmp	r3, #64	@ 0x40
 8001d42:	d04f      	beq.n	8001de4 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001d56:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	6912      	ldr	r2, [r2, #16]
 8001d5c:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8001d60:	d003      	beq.n	8001d6a <HAL_ADC_Init+0x136>
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	6912      	ldr	r2, [r2, #16]
 8001d66:	2a01      	cmp	r2, #1
 8001d68:	d102      	bne.n	8001d70 <HAL_ADC_Init+0x13c>
 8001d6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d6e:	e000      	b.n	8001d72 <HAL_ADC_Init+0x13e>
 8001d70:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001d72:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d76:	4313      	orrs	r3, r2
 8001d78:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d125      	bne.n	8001dd0 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d114      	bne.n	8001db8 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	3b01      	subs	r3, #1
 8001d94:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8001d98:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	fa92 f2a2 	rbit	r2, r2
 8001da0:	617a      	str	r2, [r7, #20]
  return result;
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	fab2 f282 	clz	r2, r2
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	4093      	lsls	r3, r2
 8001dac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001db0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001db2:	4313      	orrs	r3, r2
 8001db4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001db6:	e00b      	b.n	8001dd0 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dc8:	f043 0201 	orr.w	r2, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4b37      	ldr	r3, [pc, #220]	@ (8001eb4 <HAL_ADC_Init+0x280>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001de0:	430b      	orrs	r3, r1
 8001de2:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	4b33      	ldr	r3, [pc, #204]	@ (8001eb8 <HAL_ADC_Init+0x284>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001df4:	430b      	orrs	r3, r1
 8001df6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e00:	d003      	beq.n	8001e0a <HAL_ADC_Init+0x1d6>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d119      	bne.n	8001e3e <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e10:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 8001e1e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	fa92 f2a2 	rbit	r2, r2
 8001e26:	60fa      	str	r2, [r7, #12]
  return result;
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	fab2 f282 	clz	r2, r2
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	fa03 f202 	lsl.w	r2, r3, r2
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e3c:	e007      	b.n	8001e4e <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 8001e4c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b19      	ldr	r3, [pc, #100]	@ (8001ebc <HAL_ADC_Init+0x288>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d10b      	bne.n	8001e76 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e68:	f023 0303 	bic.w	r3, r3, #3
 8001e6c:	f043 0201 	orr.w	r2, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001e74:	e014      	b.n	8001ea0 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7a:	f023 0312 	bic.w	r3, r3, #18
 8001e7e:	f043 0210 	orr.w	r2, r3, #16
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e8a:	f043 0201 	orr.w	r2, r3, #1
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001e98:	e002      	b.n	8001ea0 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ea0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3738      	adds	r7, #56	@ 0x38
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40012700 	.word	0x40012700
 8001eb4:	fcfc16ff 	.word	0xfcfc16ff
 8001eb8:	c0fff189 	.word	0xc0fff189
 8001ebc:	bf80fffe 	.word	0xbf80fffe

08001ec0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d101      	bne.n	8001eda <HAL_ADC_Start+0x1a>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e04e      	b.n	8001f78 <HAL_ADC_Start+0xb8>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2201      	movs	r2, #1
 8001ede:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 fa54 	bl	8002390 <ADC_Enable>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d141      	bne.n	8001f76 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001efa:	f023 0301 	bic.w	r3, r3, #1
 8001efe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	64da      	str	r2, [r3, #76]	@ 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d007      	beq.n	8001f24 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f18:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f1c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f30:	d106      	bne.n	8001f40 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f36:	f023 0206 	bic.w	r2, r3, #6
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f3e:	e002      	b.n	8001f46 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f56:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d107      	bne.n	8001f76 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f74:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f9c:	d113      	bne.n	8001fc6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001fa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fac:	d10b      	bne.n	8001fc6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb2:	f043 0220 	orr.w	r2, r3, #32
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e068      	b.n	8002098 <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001fc6:	f7ff fe09 	bl	8001bdc <HAL_GetTick>
 8001fca:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001fcc:	e021      	b.n	8002012 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fd4:	d01d      	beq.n	8002012 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_ADC_PollForConversion+0x6c>
 8001fdc:	f7ff fdfe 	bl	8001bdc <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d212      	bcs.n	8002012 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10b      	bne.n	8002012 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	f043 0204 	orr.w	r2, r3, #4
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e042      	b.n	8002098 <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0d6      	beq.n	8001fce <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d104      	bne.n	8002032 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f06f 0212 	mvn.w	r2, #18
 8002030:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002036:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d124      	bne.n	8002096 <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002052:	2b00      	cmp	r3, #0
 8002054:	d11f      	bne.n	8002096 <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205c:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002060:	2b00      	cmp	r3, #0
 8002062:	d006      	beq.n	8002072 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800206e:	2b00      	cmp	r3, #0
 8002070:	d111      	bne.n	8002096 <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d105      	bne.n	8002096 <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208e:	f043 0201 	orr.w	r2, r3, #1
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr

080020b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x20>
 80020d4:	2302      	movs	r3, #2
 80020d6:	e14f      	b.n	8002378 <HAL_ADC_ConfigChannel+0x2c0>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d81c      	bhi.n	8002122 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	3b05      	subs	r3, #5
 80020fa:	221f      	movs	r2, #31
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	4019      	ands	r1, r3
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	3b05      	subs	r3, #5
 8002114:	fa00 f203 	lsl.w	r2, r0, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002120:	e07e      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b0c      	cmp	r3, #12
 8002128:	d81c      	bhi.n	8002164 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	3b23      	subs	r3, #35	@ 0x23
 800213c:	221f      	movs	r2, #31
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	4019      	ands	r1, r3
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	3b23      	subs	r3, #35	@ 0x23
 8002156:	fa00 f203 	lsl.w	r2, r0, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002162:	e05d      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b12      	cmp	r3, #18
 800216a:	d81c      	bhi.n	80021a6 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	4613      	mov	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	3b41      	subs	r3, #65	@ 0x41
 800217e:	221f      	movs	r2, #31
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	4019      	ands	r1, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	6818      	ldr	r0, [r3, #0]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	3b41      	subs	r3, #65	@ 0x41
 8002198:	fa00 f203 	lsl.w	r2, r0, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80021a4:	e03c      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b18      	cmp	r3, #24
 80021ac:	d81c      	bhi.n	80021e8 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	3b5f      	subs	r3, #95	@ 0x5f
 80021c0:	221f      	movs	r2, #31
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	4019      	ands	r1, r3
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	6818      	ldr	r0, [r3, #0]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	3b5f      	subs	r3, #95	@ 0x5f
 80021da:	fa00 f203 	lsl.w	r2, r0, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021e6:	e01b      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	3b7d      	subs	r3, #125	@ 0x7d
 80021fa:	221f      	movs	r2, #31
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	4019      	ands	r1, r3
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	6818      	ldr	r0, [r3, #0]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	4613      	mov	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	3b7d      	subs	r3, #125	@ 0x7d
 8002214:	fa00 f203 	lsl.w	r2, r0, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b09      	cmp	r3, #9
 8002226:	d81a      	bhi.n	800225e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6959      	ldr	r1, [r3, #20]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	4613      	mov	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4413      	add	r3, r2
 8002238:	2207      	movs	r2, #7
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	4019      	ands	r1, r3
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	6898      	ldr	r0, [r3, #8]
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	fa00 f203 	lsl.w	r2, r0, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	430a      	orrs	r2, r1
 800225a:	615a      	str	r2, [r3, #20]
 800225c:	e05d      	b.n	800231a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b13      	cmp	r3, #19
 8002264:	d81c      	bhi.n	80022a0 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6919      	ldr	r1, [r3, #16]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	3b1e      	subs	r3, #30
 8002278:	2207      	movs	r2, #7
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	4019      	ands	r1, r3
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	6898      	ldr	r0, [r3, #8]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	4613      	mov	r3, r2
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4413      	add	r3, r2
 8002290:	3b1e      	subs	r3, #30
 8002292:	fa00 f203 	lsl.w	r2, r0, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	611a      	str	r2, [r3, #16]
 800229e:	e03c      	b.n	800231a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b1d      	cmp	r3, #29
 80022a6:	d81c      	bhi.n	80022e2 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68d9      	ldr	r1, [r3, #12]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4613      	mov	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	4413      	add	r3, r2
 80022b8:	3b3c      	subs	r3, #60	@ 0x3c
 80022ba:	2207      	movs	r2, #7
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	4019      	ands	r1, r3
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	6898      	ldr	r0, [r3, #8]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4613      	mov	r3, r2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	4413      	add	r3, r2
 80022d2:	3b3c      	subs	r3, #60	@ 0x3c
 80022d4:	fa00 f203 	lsl.w	r2, r0, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	60da      	str	r2, [r3, #12]
 80022e0:	e01b      	b.n	800231a <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4613      	mov	r3, r2
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4413      	add	r3, r2
 80022f2:	3b5a      	subs	r3, #90	@ 0x5a
 80022f4:	2207      	movs	r2, #7
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43db      	mvns	r3, r3
 80022fc:	4019      	ands	r1, r3
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	6898      	ldr	r0, [r3, #8]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	4613      	mov	r3, r2
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	4413      	add	r3, r2
 800230c:	3b5a      	subs	r3, #90	@ 0x5a
 800230e:	fa00 f203 	lsl.w	r2, r0, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	430a      	orrs	r2, r1
 8002318:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2b10      	cmp	r3, #16
 8002320:	d003      	beq.n	800232a <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002326:	2b11      	cmp	r3, #17
 8002328:	d121      	bne.n	800236e <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 800232a:	4b16      	ldr	r3, [pc, #88]	@ (8002384 <HAL_ADC_ConfigChannel+0x2cc>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d11b      	bne.n	800236e <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002336:	4b13      	ldr	r3, [pc, #76]	@ (8002384 <HAL_ADC_ConfigChannel+0x2cc>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	4a12      	ldr	r2, [pc, #72]	@ (8002384 <HAL_ADC_ConfigChannel+0x2cc>)
 800233c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002340:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2b10      	cmp	r3, #16
 8002348:	d111      	bne.n	800236e <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800234a:	4b0f      	ldr	r3, [pc, #60]	@ (8002388 <HAL_ADC_ConfigChannel+0x2d0>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a0f      	ldr	r2, [pc, #60]	@ (800238c <HAL_ADC_ConfigChannel+0x2d4>)
 8002350:	fba2 2303 	umull	r2, r3, r2, r3
 8002354:	0c9a      	lsrs	r2, r3, #18
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002360:	e002      	b.n	8002368 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	3b01      	subs	r3, #1
 8002366:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f9      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002376:	7bfb      	ldrb	r3, [r7, #15]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40012700 	.word	0x40012700
 8002388:	20000000 	.word	0x20000000
 800238c:	431bde83 	.word	0x431bde83

08002390 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 800239c:	2300      	movs	r3, #0
 800239e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023aa:	2b40      	cmp	r3, #64	@ 0x40
 80023ac:	d043      	beq.n	8002436 <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 0201 	orr.w	r2, r2, #1
 80023bc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80023be:	4b20      	ldr	r3, [pc, #128]	@ (8002440 <ADC_Enable+0xb0>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a20      	ldr	r2, [pc, #128]	@ (8002444 <ADC_Enable+0xb4>)
 80023c4:	fba2 2303 	umull	r2, r3, r2, r3
 80023c8:	0c9a      	lsrs	r2, r3, #18
 80023ca:	4613      	mov	r3, r2
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	4413      	add	r3, r2
 80023d0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80023d2:	e002      	b.n	80023da <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	3b01      	subs	r3, #1
 80023d8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1f9      	bne.n	80023d4 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 80023e0:	f7ff fbfc 	bl	8001bdc <HAL_GetTick>
 80023e4:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023e6:	e01f      	b.n	8002428 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80023e8:	f7ff fbf8 	bl	8001bdc <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d918      	bls.n	8002428 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002400:	2b40      	cmp	r3, #64	@ 0x40
 8002402:	d011      	beq.n	8002428 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002408:	f043 0210 	orr.w	r2, r3, #16
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002414:	f043 0201 	orr.w	r2, r3, #1
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e007      	b.n	8002438 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002432:	2b40      	cmp	r3, #64	@ 0x40
 8002434:	d1d8      	bne.n	80023e8 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000000 	.word	0x20000000
 8002444:	431bde83 	.word	0x431bde83

08002448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002458:	4b0c      	ldr	r3, [pc, #48]	@ (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002464:	4013      	ands	r3, r2
 8002466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002470:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002474:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247a:	4a04      	ldr	r2, [pc, #16]	@ (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	60d3      	str	r3, [r2, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002494:	4b04      	ldr	r3, [pc, #16]	@ (80024a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	0a1b      	lsrs	r3, r3, #8
 800249a:	f003 0307 	and.w	r3, r3, #7
}
 800249e:	4618      	mov	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	@ (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	@ (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	@ 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	@ 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002574:	d301      	bcc.n	800257a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002576:	2301      	movs	r3, #1
 8002578:	e00f      	b.n	800259a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257a:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <SysTick_Config+0x40>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002582:	210f      	movs	r1, #15
 8002584:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002588:	f7ff ff90 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800258c:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <SysTick_Config+0x40>)
 800258e:	2200      	movs	r2, #0
 8002590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002592:	4b04      	ldr	r3, [pc, #16]	@ (80025a4 <SysTick_Config+0x40>)
 8002594:	2207      	movs	r2, #7
 8002596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	e000e010 	.word	0xe000e010

080025a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff49 	bl	8002448 <__NVIC_SetPriorityGrouping>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b086      	sub	sp, #24
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
 80025ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d0:	f7ff ff5e 	bl	8002490 <__NVIC_GetPriorityGrouping>
 80025d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	68b9      	ldr	r1, [r7, #8]
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f7ff ff90 	bl	8002500 <NVIC_EncodePriority>
 80025e0:	4602      	mov	r2, r0
 80025e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff5f 	bl	80024ac <__NVIC_SetPriority>
}
 80025ee:	bf00      	nop
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff ffb0 	bl	8002564 <SysTick_Config>
 8002604:	4603      	mov	r3, r0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002610:	b480      	push	{r7}
 8002612:	b087      	sub	sp, #28
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800261e:	2300      	movs	r3, #0
 8002620:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002626:	e160      	b.n	80028ea <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2101      	movs	r1, #1
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	fa01 f303 	lsl.w	r3, r1, r3
 8002634:	4013      	ands	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 8152 	beq.w	80028e4 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b01      	cmp	r3, #1
 800264a:	d005      	beq.n	8002658 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002654:	2b02      	cmp	r3, #2
 8002656:	d130      	bne.n	80026ba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	2203      	movs	r2, #3
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800268e:	2201      	movs	r2, #1
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4013      	ands	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	091b      	lsrs	r3, r3, #4
 80026a4:	f003 0201 	and.w	r2, r3, #1
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	2b03      	cmp	r3, #3
 80026c4:	d017      	beq.n	80026f6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	2203      	movs	r2, #3
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43db      	mvns	r3, r3
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	4013      	ands	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d123      	bne.n	800274a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	08da      	lsrs	r2, r3, #3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	3208      	adds	r2, #8
 800270a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800270e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	220f      	movs	r2, #15
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43db      	mvns	r3, r3
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	4013      	ands	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	691a      	ldr	r2, [r3, #16]
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	08da      	lsrs	r2, r3, #3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3208      	adds	r2, #8
 8002744:	6939      	ldr	r1, [r7, #16]
 8002746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	2203      	movs	r2, #3
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43db      	mvns	r3, r3
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 0203 	and.w	r2, r3, #3
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80ac 	beq.w	80028e4 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278c:	4b5e      	ldr	r3, [pc, #376]	@ (8002908 <HAL_GPIO_Init+0x2f8>)
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4a5d      	ldr	r2, [pc, #372]	@ (8002908 <HAL_GPIO_Init+0x2f8>)
 8002792:	f043 0301 	orr.w	r3, r3, #1
 8002796:	6213      	str	r3, [r2, #32]
 8002798:	4b5b      	ldr	r3, [pc, #364]	@ (8002908 <HAL_GPIO_Init+0x2f8>)
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	60bb      	str	r3, [r7, #8]
 80027a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80027a4:	4a59      	ldr	r2, [pc, #356]	@ (800290c <HAL_GPIO_Init+0x2fc>)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	3302      	adds	r3, #2
 80027ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	220f      	movs	r2, #15
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	4013      	ands	r3, r2
 80027c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a51      	ldr	r2, [pc, #324]	@ (8002910 <HAL_GPIO_Init+0x300>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d025      	beq.n	800281c <HAL_GPIO_Init+0x20c>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a50      	ldr	r2, [pc, #320]	@ (8002914 <HAL_GPIO_Init+0x304>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d01f      	beq.n	8002818 <HAL_GPIO_Init+0x208>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a4f      	ldr	r2, [pc, #316]	@ (8002918 <HAL_GPIO_Init+0x308>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d019      	beq.n	8002814 <HAL_GPIO_Init+0x204>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a4e      	ldr	r2, [pc, #312]	@ (800291c <HAL_GPIO_Init+0x30c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d013      	beq.n	8002810 <HAL_GPIO_Init+0x200>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a4d      	ldr	r2, [pc, #308]	@ (8002920 <HAL_GPIO_Init+0x310>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d00d      	beq.n	800280c <HAL_GPIO_Init+0x1fc>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a4c      	ldr	r2, [pc, #304]	@ (8002924 <HAL_GPIO_Init+0x314>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d007      	beq.n	8002808 <HAL_GPIO_Init+0x1f8>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a4b      	ldr	r2, [pc, #300]	@ (8002928 <HAL_GPIO_Init+0x318>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d101      	bne.n	8002804 <HAL_GPIO_Init+0x1f4>
 8002800:	2306      	movs	r3, #6
 8002802:	e00c      	b.n	800281e <HAL_GPIO_Init+0x20e>
 8002804:	2307      	movs	r3, #7
 8002806:	e00a      	b.n	800281e <HAL_GPIO_Init+0x20e>
 8002808:	2305      	movs	r3, #5
 800280a:	e008      	b.n	800281e <HAL_GPIO_Init+0x20e>
 800280c:	2304      	movs	r3, #4
 800280e:	e006      	b.n	800281e <HAL_GPIO_Init+0x20e>
 8002810:	2303      	movs	r3, #3
 8002812:	e004      	b.n	800281e <HAL_GPIO_Init+0x20e>
 8002814:	2302      	movs	r3, #2
 8002816:	e002      	b.n	800281e <HAL_GPIO_Init+0x20e>
 8002818:	2301      	movs	r3, #1
 800281a:	e000      	b.n	800281e <HAL_GPIO_Init+0x20e>
 800281c:	2300      	movs	r3, #0
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	f002 0203 	and.w	r2, r2, #3
 8002824:	0092      	lsls	r2, r2, #2
 8002826:	4093      	lsls	r3, r2
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	4313      	orrs	r3, r2
 800282c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800282e:	4937      	ldr	r1, [pc, #220]	@ (800290c <HAL_GPIO_Init+0x2fc>)
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	089b      	lsrs	r3, r3, #2
 8002834:	3302      	adds	r3, #2
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800283c:	4b3b      	ldr	r3, [pc, #236]	@ (800292c <HAL_GPIO_Init+0x31c>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	43db      	mvns	r3, r3
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4013      	ands	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	4313      	orrs	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002860:	4a32      	ldr	r2, [pc, #200]	@ (800292c <HAL_GPIO_Init+0x31c>)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002866:	4b31      	ldr	r3, [pc, #196]	@ (800292c <HAL_GPIO_Init+0x31c>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	43db      	mvns	r3, r3
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	4013      	ands	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	4313      	orrs	r3, r2
 8002888:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800288a:	4a28      	ldr	r2, [pc, #160]	@ (800292c <HAL_GPIO_Init+0x31c>)
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002890:	4b26      	ldr	r3, [pc, #152]	@ (800292c <HAL_GPIO_Init+0x31c>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	43db      	mvns	r3, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80028b4:	4a1d      	ldr	r2, [pc, #116]	@ (800292c <HAL_GPIO_Init+0x31c>)
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028ba:	4b1c      	ldr	r3, [pc, #112]	@ (800292c <HAL_GPIO_Init+0x31c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	43db      	mvns	r3, r3
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4013      	ands	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80028de:	4a13      	ldr	r2, [pc, #76]	@ (800292c <HAL_GPIO_Init+0x31c>)
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	3301      	adds	r3, #1
 80028e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	fa22 f303 	lsr.w	r3, r2, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f47f ae97 	bne.w	8002628 <HAL_GPIO_Init+0x18>
  }
}
 80028fa:	bf00      	nop
 80028fc:	bf00      	nop
 80028fe:	371c      	adds	r7, #28
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	40023800 	.word	0x40023800
 800290c:	40010000 	.word	0x40010000
 8002910:	40020000 	.word	0x40020000
 8002914:	40020400 	.word	0x40020400
 8002918:	40020800 	.word	0x40020800
 800291c:	40020c00 	.word	0x40020c00
 8002920:	40021000 	.word	0x40021000
 8002924:	40021400 	.word	0x40021400
 8002928:	40021800 	.word	0x40021800
 800292c:	40010400 	.word	0x40010400

08002930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	807b      	strh	r3, [r7, #2]
 800293c:	4613      	mov	r3, r2
 800293e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002940:	787b      	ldrb	r3, [r7, #1]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002946:	887a      	ldrh	r2, [r7, #2]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800294c:	e003      	b.n	8002956 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800294e:	887b      	ldrh	r3, [r7, #2]
 8002950:	041a      	lsls	r2, r3, #16
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	619a      	str	r2, [r3, #24]
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr

08002960 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e31d      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002972:	4b94      	ldr	r3, [pc, #592]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
 800297a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800297c:	4b91      	ldr	r3, [pc, #580]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002984:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d07b      	beq.n	8002a8a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	2b08      	cmp	r3, #8
 8002996:	d006      	beq.n	80029a6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	2b0c      	cmp	r3, #12
 800299c:	d10f      	bne.n	80029be <HAL_RCC_OscConfig+0x5e>
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a4:	d10b      	bne.n	80029be <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a6:	4b87      	ldr	r3, [pc, #540]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d06a      	beq.n	8002a88 <HAL_RCC_OscConfig+0x128>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d166      	bne.n	8002a88 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e2f7      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d106      	bne.n	80029d4 <HAL_RCC_OscConfig+0x74>
 80029c6:	4b7f      	ldr	r3, [pc, #508]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a7e      	ldr	r2, [pc, #504]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	e02d      	b.n	8002a30 <HAL_RCC_OscConfig+0xd0>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10c      	bne.n	80029f6 <HAL_RCC_OscConfig+0x96>
 80029dc:	4b79      	ldr	r3, [pc, #484]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a78      	ldr	r2, [pc, #480]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	4b76      	ldr	r3, [pc, #472]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a75      	ldr	r2, [pc, #468]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 80029ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	e01c      	b.n	8002a30 <HAL_RCC_OscConfig+0xd0>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b05      	cmp	r3, #5
 80029fc:	d10c      	bne.n	8002a18 <HAL_RCC_OscConfig+0xb8>
 80029fe:	4b71      	ldr	r3, [pc, #452]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a70      	ldr	r2, [pc, #448]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	4b6e      	ldr	r3, [pc, #440]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6d      	ldr	r2, [pc, #436]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a14:	6013      	str	r3, [r2, #0]
 8002a16:	e00b      	b.n	8002a30 <HAL_RCC_OscConfig+0xd0>
 8002a18:	4b6a      	ldr	r3, [pc, #424]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a69      	ldr	r2, [pc, #420]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a22:	6013      	str	r3, [r2, #0]
 8002a24:	4b67      	ldr	r3, [pc, #412]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a66      	ldr	r2, [pc, #408]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d013      	beq.n	8002a60 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7ff f8d0 	bl	8001bdc <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a40:	f7ff f8cc 	bl	8001bdc <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b64      	cmp	r3, #100	@ 0x64
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e2ad      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a52:	4b5c      	ldr	r3, [pc, #368]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0xe0>
 8002a5e:	e014      	b.n	8002a8a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a60:	f7ff f8bc 	bl	8001bdc <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a68:	f7ff f8b8 	bl	8001bdc <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b64      	cmp	r3, #100	@ 0x64
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e299      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a7a:	4b52      	ldr	r3, [pc, #328]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x108>
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d05a      	beq.n	8002b4c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	2b04      	cmp	r3, #4
 8002a9a:	d005      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	2b0c      	cmp	r3, #12
 8002aa0:	d119      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x176>
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d116      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa8:	4b46      	ldr	r3, [pc, #280]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d005      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x160>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e276      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac0:	4b40      	ldr	r3, [pc, #256]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	493d      	ldr	r1, [pc, #244]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ad4:	e03a      	b.n	8002b4c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d020      	beq.n	8002b20 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ade:	4b3a      	ldr	r3, [pc, #232]	@ (8002bc8 <HAL_RCC_OscConfig+0x268>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae4:	f7ff f87a 	bl	8001bdc <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aec:	f7ff f876 	bl	8001bdc <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e257      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002afe:	4b31      	ldr	r3, [pc, #196]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	691b      	ldr	r3, [r3, #16]
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	492a      	ldr	r1, [pc, #168]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	604b      	str	r3, [r1, #4]
 8002b1e:	e015      	b.n	8002b4c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b20:	4b29      	ldr	r3, [pc, #164]	@ (8002bc8 <HAL_RCC_OscConfig+0x268>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b26:	f7ff f859 	bl	8001bdc <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b2e:	f7ff f855 	bl	8001bdc <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e236      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b40:	4b20      	ldr	r3, [pc, #128]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1f0      	bne.n	8002b2e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0310 	and.w	r3, r3, #16
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 80b8 	beq.w	8002cca <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d170      	bne.n	8002c42 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b60:	4b18      	ldr	r3, [pc, #96]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <HAL_RCC_OscConfig+0x218>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e21a      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1a      	ldr	r2, [r3, #32]
 8002b7c:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d921      	bls.n	8002bcc <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f000 fc7d 	bl	800348c <RCC_SetFlashLatencyFromMSIRange>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e208      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b9c:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	4906      	ldr	r1, [pc, #24]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	061b      	lsls	r3, r3, #24
 8002bbc:	4901      	ldr	r1, [pc, #4]	@ (8002bc4 <HAL_RCC_OscConfig+0x264>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	604b      	str	r3, [r1, #4]
 8002bc2:	e020      	b.n	8002c06 <HAL_RCC_OscConfig+0x2a6>
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bcc:	4b99      	ldr	r3, [pc, #612]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	4996      	ldr	r1, [pc, #600]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bde:	4b95      	ldr	r3, [pc, #596]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	061b      	lsls	r3, r3, #24
 8002bec:	4991      	ldr	r1, [pc, #580]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f000 fc48 	bl	800348c <RCC_SetFlashLatencyFromMSIRange>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e1d3      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	0b5b      	lsrs	r3, r3, #13
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002c16:	4a87      	ldr	r2, [pc, #540]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002c18:	6892      	ldr	r2, [r2, #8]
 8002c1a:	0912      	lsrs	r2, r2, #4
 8002c1c:	f002 020f 	and.w	r2, r2, #15
 8002c20:	4985      	ldr	r1, [pc, #532]	@ (8002e38 <HAL_RCC_OscConfig+0x4d8>)
 8002c22:	5c8a      	ldrb	r2, [r1, r2]
 8002c24:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c26:	4a85      	ldr	r2, [pc, #532]	@ (8002e3c <HAL_RCC_OscConfig+0x4dc>)
 8002c28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c2a:	4b85      	ldr	r3, [pc, #532]	@ (8002e40 <HAL_RCC_OscConfig+0x4e0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fe ff88 	bl	8001b44 <HAL_InitTick>
 8002c34:	4603      	mov	r3, r0
 8002c36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d045      	beq.n	8002cca <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
 8002c40:	e1b5      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d029      	beq.n	8002c9e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c4a:	4b7e      	ldr	r3, [pc, #504]	@ (8002e44 <HAL_RCC_OscConfig+0x4e4>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c50:	f7fe ffc4 	bl	8001bdc <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c58:	f7fe ffc0 	bl	8001bdc <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e1a1      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c6a:	4b72      	ldr	r3, [pc, #456]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c76:	4b6f      	ldr	r3, [pc, #444]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	496c      	ldr	r1, [pc, #432]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c88:	4b6a      	ldr	r3, [pc, #424]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	69db      	ldr	r3, [r3, #28]
 8002c94:	061b      	lsls	r3, r3, #24
 8002c96:	4967      	ldr	r1, [pc, #412]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	604b      	str	r3, [r1, #4]
 8002c9c:	e015      	b.n	8002cca <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c9e:	4b69      	ldr	r3, [pc, #420]	@ (8002e44 <HAL_RCC_OscConfig+0x4e4>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca4:	f7fe ff9a 	bl	8001bdc <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cac:	f7fe ff96 	bl	8001bdc <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e177      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002cbe:	4b5d      	ldr	r3, [pc, #372]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d030      	beq.n	8002d38 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d016      	beq.n	8002d0c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cde:	4b5a      	ldr	r3, [pc, #360]	@ (8002e48 <HAL_RCC_OscConfig+0x4e8>)
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce4:	f7fe ff7a 	bl	8001bdc <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cec:	f7fe ff76 	bl	8001bdc <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e157      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cfe:	4b4d      	ldr	r3, [pc, #308]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0f0      	beq.n	8002cec <HAL_RCC_OscConfig+0x38c>
 8002d0a:	e015      	b.n	8002d38 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d0c:	4b4e      	ldr	r3, [pc, #312]	@ (8002e48 <HAL_RCC_OscConfig+0x4e8>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d12:	f7fe ff63 	bl	8001bdc <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d18:	e008      	b.n	8002d2c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d1a:	f7fe ff5f 	bl	8001bdc <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e140      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d2c:	4b41      	ldr	r3, [pc, #260]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1f0      	bne.n	8002d1a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 80b5 	beq.w	8002eb0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d46:	2300      	movs	r3, #0
 8002d48:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d4a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10d      	bne.n	8002d72 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d56:	4b37      	ldr	r3, [pc, #220]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5a:	4a36      	ldr	r2, [pc, #216]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d60:	6253      	str	r3, [r2, #36]	@ 0x24
 8002d62:	4b34      	ldr	r3, [pc, #208]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6a:	60bb      	str	r3, [r7, #8]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d72:	4b36      	ldr	r3, [pc, #216]	@ (8002e4c <HAL_RCC_OscConfig+0x4ec>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d118      	bne.n	8002db0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d7e:	4b33      	ldr	r3, [pc, #204]	@ (8002e4c <HAL_RCC_OscConfig+0x4ec>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a32      	ldr	r2, [pc, #200]	@ (8002e4c <HAL_RCC_OscConfig+0x4ec>)
 8002d84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d8a:	f7fe ff27 	bl	8001bdc <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d92:	f7fe ff23 	bl	8001bdc <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b64      	cmp	r3, #100	@ 0x64
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e104      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da4:	4b29      	ldr	r3, [pc, #164]	@ (8002e4c <HAL_RCC_OscConfig+0x4ec>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0f0      	beq.n	8002d92 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d106      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x466>
 8002db8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002dbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc2:	6353      	str	r3, [r2, #52]	@ 0x34
 8002dc4:	e02d      	b.n	8002e22 <HAL_RCC_OscConfig+0x4c2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10c      	bne.n	8002de8 <HAL_RCC_OscConfig+0x488>
 8002dce:	4b19      	ldr	r3, [pc, #100]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd2:	4a18      	ldr	r2, [pc, #96]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dd8:	6353      	str	r3, [r2, #52]	@ 0x34
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dde:	4a15      	ldr	r2, [pc, #84]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002de0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002de4:	6353      	str	r3, [r2, #52]	@ 0x34
 8002de6:	e01c      	b.n	8002e22 <HAL_RCC_OscConfig+0x4c2>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	2b05      	cmp	r3, #5
 8002dee:	d10c      	bne.n	8002e0a <HAL_RCC_OscConfig+0x4aa>
 8002df0:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df4:	4a0f      	ldr	r2, [pc, #60]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002df6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dfa:	6353      	str	r3, [r2, #52]	@ 0x34
 8002dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e00:	4a0c      	ldr	r2, [pc, #48]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002e02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e06:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e08:	e00b      	b.n	8002e22 <HAL_RCC_OscConfig+0x4c2>
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e0e:	4a09      	ldr	r2, [pc, #36]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002e10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e14:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e16:	4b07      	ldr	r3, [pc, #28]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e1a:	4a06      	ldr	r2, [pc, #24]	@ (8002e34 <HAL_RCC_OscConfig+0x4d4>)
 8002e1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e20:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d024      	beq.n	8002e74 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e2a:	f7fe fed7 	bl	8001bdc <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e30:	e019      	b.n	8002e66 <HAL_RCC_OscConfig+0x506>
 8002e32:	bf00      	nop
 8002e34:	40023800 	.word	0x40023800
 8002e38:	08006410 	.word	0x08006410
 8002e3c:	20000000 	.word	0x20000000
 8002e40:	20000004 	.word	0x20000004
 8002e44:	42470020 	.word	0x42470020
 8002e48:	42470680 	.word	0x42470680
 8002e4c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e50:	f7fe fec4 	bl	8001bdc <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e0a3      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e66:	4b54      	ldr	r3, [pc, #336]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0ee      	beq.n	8002e50 <HAL_RCC_OscConfig+0x4f0>
 8002e72:	e014      	b.n	8002e9e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e74:	f7fe feb2 	bl	8001bdc <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e7a:	e00a      	b.n	8002e92 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e7c:	f7fe feae 	bl	8001bdc <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e08d      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e92:	4b49      	ldr	r3, [pc, #292]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1ee      	bne.n	8002e7c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e9e:	7ffb      	ldrb	r3, [r7, #31]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d105      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ea4:	4b44      	ldr	r3, [pc, #272]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	4a43      	ldr	r2, [pc, #268]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002eaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eae:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d079      	beq.n	8002fac <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	2b0c      	cmp	r3, #12
 8002ebc:	d056      	beq.n	8002f6c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d13b      	bne.n	8002f3e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fbc <HAL_RCC_OscConfig+0x65c>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ecc:	f7fe fe86 	bl	8001bdc <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed4:	f7fe fe82 	bl	8001bdc <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e063      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ee6:	4b34      	ldr	r3, [pc, #208]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f0      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ef2:	4b31      	ldr	r3, [pc, #196]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	4319      	orrs	r1, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f08:	430b      	orrs	r3, r1
 8002f0a:	492b      	ldr	r1, [pc, #172]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f10:	4b2a      	ldr	r3, [pc, #168]	@ (8002fbc <HAL_RCC_OscConfig+0x65c>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f16:	f7fe fe61 	bl	8001bdc <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f1e:	f7fe fe5d 	bl	8001bdc <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e03e      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f30:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x5be>
 8002f3c:	e036      	b.n	8002fac <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002fbc <HAL_RCC_OscConfig+0x65c>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fe4a 	bl	8001bdc <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7fe fe46 	bl	8001bdc <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e027      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f5e:	4b16      	ldr	r3, [pc, #88]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f0      	bne.n	8002f4c <HAL_RCC_OscConfig+0x5ec>
 8002f6a:	e01f      	b.n	8002fac <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e01a      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb8 <HAL_RCC_OscConfig+0x658>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d10d      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d106      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d001      	beq.n	8002fac <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3720      	adds	r7, #32
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	42470060 	.word	0x42470060

08002fc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e11a      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd4:	4b8f      	ldr	r3, [pc, #572]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d919      	bls.n	8003016 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d105      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x34>
 8002fe8:	4b8a      	ldr	r3, [pc, #552]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a89      	ldr	r2, [pc, #548]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8002fee:	f043 0304 	orr.w	r3, r3, #4
 8002ff2:	6013      	str	r3, [r2, #0]
 8002ff4:	4b87      	ldr	r3, [pc, #540]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f023 0201 	bic.w	r2, r3, #1
 8002ffc:	4985      	ldr	r1, [pc, #532]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	4313      	orrs	r3, r2
 8003002:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003004:	4b83      	ldr	r3, [pc, #524]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d001      	beq.n	8003016 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e0f9      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d008      	beq.n	8003034 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003022:	4b7d      	ldr	r3, [pc, #500]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	497a      	ldr	r1, [pc, #488]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 8003030:	4313      	orrs	r3, r2
 8003032:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	f000 808e 	beq.w	800315e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d107      	bne.n	800305a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800304a:	4b73      	ldr	r3, [pc, #460]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d121      	bne.n	800309a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e0d7      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b03      	cmp	r3, #3
 8003060:	d107      	bne.n	8003072 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003062:	4b6d      	ldr	r3, [pc, #436]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d115      	bne.n	800309a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0cb      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d107      	bne.n	800308a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800307a:	4b67      	ldr	r3, [pc, #412]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d109      	bne.n	800309a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e0bf      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800308a:	4b63      	ldr	r3, [pc, #396]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e0b7      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800309a:	4b5f      	ldr	r3, [pc, #380]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f023 0203 	bic.w	r2, r3, #3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	495c      	ldr	r1, [pc, #368]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030ac:	f7fe fd96 	bl	8001bdc <HAL_GetTick>
 80030b0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d112      	bne.n	80030e0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ba:	e00a      	b.n	80030d2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030bc:	f7fe fd8e 	bl	8001bdc <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e09b      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030d2:	4b51      	ldr	r3, [pc, #324]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d1ee      	bne.n	80030bc <HAL_RCC_ClockConfig+0xfc>
 80030de:	e03e      	b.n	800315e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	2b03      	cmp	r3, #3
 80030e6:	d112      	bne.n	800310e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030e8:	e00a      	b.n	8003100 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ea:	f7fe fd77 	bl	8001bdc <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e084      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003100:	4b45      	ldr	r3, [pc, #276]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 030c 	and.w	r3, r3, #12
 8003108:	2b0c      	cmp	r3, #12
 800310a:	d1ee      	bne.n	80030ea <HAL_RCC_ClockConfig+0x12a>
 800310c:	e027      	b.n	800315e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d11d      	bne.n	8003152 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003116:	e00a      	b.n	800312e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003118:	f7fe fd60 	bl	8001bdc <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003126:	4293      	cmp	r3, r2
 8003128:	d901      	bls.n	800312e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e06d      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800312e:	4b3a      	ldr	r3, [pc, #232]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	2b04      	cmp	r3, #4
 8003138:	d1ee      	bne.n	8003118 <HAL_RCC_ClockConfig+0x158>
 800313a:	e010      	b.n	800315e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800313c:	f7fe fd4e 	bl	8001bdc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314a:	4293      	cmp	r3, r2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e05b      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003152:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 030c 	and.w	r3, r3, #12
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1ee      	bne.n	800313c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800315e:	4b2d      	ldr	r3, [pc, #180]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d219      	bcs.n	80031a0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d105      	bne.n	800317e <HAL_RCC_ClockConfig+0x1be>
 8003172:	4b28      	ldr	r3, [pc, #160]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a27      	ldr	r2, [pc, #156]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003178:	f043 0304 	orr.w	r3, r3, #4
 800317c:	6013      	str	r3, [r2, #0]
 800317e:	4b25      	ldr	r3, [pc, #148]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 0201 	bic.w	r2, r3, #1
 8003186:	4923      	ldr	r1, [pc, #140]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b21      	ldr	r3, [pc, #132]	@ (8003214 <HAL_RCC_ClockConfig+0x254>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e034      	b.n	800320a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4917      	ldr	r1, [pc, #92]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ca:	4b13      	ldr	r3, [pc, #76]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	490f      	ldr	r1, [pc, #60]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031de:	f000 f823 	bl	8003228 <HAL_RCC_GetSysClockFreq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003218 <HAL_RCC_ClockConfig+0x258>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	490b      	ldr	r1, [pc, #44]	@ (800321c <HAL_RCC_ClockConfig+0x25c>)
 80031f0:	5ccb      	ldrb	r3, [r1, r3]
 80031f2:	fa22 f303 	lsr.w	r3, r2, r3
 80031f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003220 <HAL_RCC_ClockConfig+0x260>)
 80031f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003224 <HAL_RCC_ClockConfig+0x264>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe fca0 	bl	8001b44 <HAL_InitTick>
 8003204:	4603      	mov	r3, r0
 8003206:	72fb      	strb	r3, [r7, #11]

  return status;
 8003208:	7afb      	ldrb	r3, [r7, #11]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40023c00 	.word	0x40023c00
 8003218:	40023800 	.word	0x40023800
 800321c:	08006410 	.word	0x08006410
 8003220:	20000000 	.word	0x20000000
 8003224:	20000004 	.word	0x20000004

08003228 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800322c:	b092      	sub	sp, #72	@ 0x48
 800322e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003230:	4b79      	ldr	r3, [pc, #484]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003238:	f003 030c 	and.w	r3, r3, #12
 800323c:	2b0c      	cmp	r3, #12
 800323e:	d00d      	beq.n	800325c <HAL_RCC_GetSysClockFreq+0x34>
 8003240:	2b0c      	cmp	r3, #12
 8003242:	f200 80d5 	bhi.w	80033f0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8003246:	2b04      	cmp	r3, #4
 8003248:	d002      	beq.n	8003250 <HAL_RCC_GetSysClockFreq+0x28>
 800324a:	2b08      	cmp	r3, #8
 800324c:	d003      	beq.n	8003256 <HAL_RCC_GetSysClockFreq+0x2e>
 800324e:	e0cf      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003250:	4b72      	ldr	r3, [pc, #456]	@ (800341c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003252:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8003254:	e0da      	b.n	800340c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003256:	4b72      	ldr	r3, [pc, #456]	@ (8003420 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003258:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800325a:	e0d7      	b.n	800340c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800325c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800325e:	0c9b      	lsrs	r3, r3, #18
 8003260:	f003 020f 	and.w	r2, r3, #15
 8003264:	4b6f      	ldr	r3, [pc, #444]	@ (8003424 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003266:	5c9b      	ldrb	r3, [r3, r2]
 8003268:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800326a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800326c:	0d9b      	lsrs	r3, r3, #22
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	3301      	adds	r3, #1
 8003274:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003276:	4b68      	ldr	r3, [pc, #416]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d05d      	beq.n	800333e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003284:	2200      	movs	r2, #0
 8003286:	4618      	mov	r0, r3
 8003288:	4611      	mov	r1, r2
 800328a:	4604      	mov	r4, r0
 800328c:	460d      	mov	r5, r1
 800328e:	4622      	mov	r2, r4
 8003290:	462b      	mov	r3, r5
 8003292:	f04f 0000 	mov.w	r0, #0
 8003296:	f04f 0100 	mov.w	r1, #0
 800329a:	0159      	lsls	r1, r3, #5
 800329c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032a0:	0150      	lsls	r0, r2, #5
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	4621      	mov	r1, r4
 80032a8:	1a51      	subs	r1, r2, r1
 80032aa:	6139      	str	r1, [r7, #16]
 80032ac:	4629      	mov	r1, r5
 80032ae:	eb63 0301 	sbc.w	r3, r3, r1
 80032b2:	617b      	str	r3, [r7, #20]
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	f04f 0300 	mov.w	r3, #0
 80032bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032c0:	4659      	mov	r1, fp
 80032c2:	018b      	lsls	r3, r1, #6
 80032c4:	4651      	mov	r1, sl
 80032c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032ca:	4651      	mov	r1, sl
 80032cc:	018a      	lsls	r2, r1, #6
 80032ce:	46d4      	mov	ip, sl
 80032d0:	ebb2 080c 	subs.w	r8, r2, ip
 80032d4:	4659      	mov	r1, fp
 80032d6:	eb63 0901 	sbc.w	r9, r3, r1
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032ee:	4690      	mov	r8, r2
 80032f0:	4699      	mov	r9, r3
 80032f2:	4623      	mov	r3, r4
 80032f4:	eb18 0303 	adds.w	r3, r8, r3
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	462b      	mov	r3, r5
 80032fc:	eb49 0303 	adc.w	r3, r9, r3
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800330e:	4629      	mov	r1, r5
 8003310:	024b      	lsls	r3, r1, #9
 8003312:	4620      	mov	r0, r4
 8003314:	4629      	mov	r1, r5
 8003316:	4604      	mov	r4, r0
 8003318:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800331c:	4601      	mov	r1, r0
 800331e:	024a      	lsls	r2, r1, #9
 8003320:	4610      	mov	r0, r2
 8003322:	4619      	mov	r1, r3
 8003324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003326:	2200      	movs	r2, #0
 8003328:	62bb      	str	r3, [r7, #40]	@ 0x28
 800332a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800332c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003330:	f7fd fe96 	bl	8001060 <__aeabi_uldivmod>
 8003334:	4602      	mov	r2, r0
 8003336:	460b      	mov	r3, r1
 8003338:	4613      	mov	r3, r2
 800333a:	647b      	str	r3, [r7, #68]	@ 0x44
 800333c:	e055      	b.n	80033ea <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800333e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003340:	2200      	movs	r2, #0
 8003342:	623b      	str	r3, [r7, #32]
 8003344:	627a      	str	r2, [r7, #36]	@ 0x24
 8003346:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800334a:	4642      	mov	r2, r8
 800334c:	464b      	mov	r3, r9
 800334e:	f04f 0000 	mov.w	r0, #0
 8003352:	f04f 0100 	mov.w	r1, #0
 8003356:	0159      	lsls	r1, r3, #5
 8003358:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800335c:	0150      	lsls	r0, r2, #5
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	46c4      	mov	ip, r8
 8003364:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003368:	4640      	mov	r0, r8
 800336a:	4649      	mov	r1, r9
 800336c:	468c      	mov	ip, r1
 800336e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003372:	f04f 0200 	mov.w	r2, #0
 8003376:	f04f 0300 	mov.w	r3, #0
 800337a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800337e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003382:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003386:	ebb2 040a 	subs.w	r4, r2, sl
 800338a:	eb63 050b 	sbc.w	r5, r3, fp
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	00eb      	lsls	r3, r5, #3
 8003398:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800339c:	00e2      	lsls	r2, r4, #3
 800339e:	4614      	mov	r4, r2
 80033a0:	461d      	mov	r5, r3
 80033a2:	4603      	mov	r3, r0
 80033a4:	18e3      	adds	r3, r4, r3
 80033a6:	603b      	str	r3, [r7, #0]
 80033a8:	460b      	mov	r3, r1
 80033aa:	eb45 0303 	adc.w	r3, r5, r3
 80033ae:	607b      	str	r3, [r7, #4]
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033bc:	4629      	mov	r1, r5
 80033be:	028b      	lsls	r3, r1, #10
 80033c0:	4620      	mov	r0, r4
 80033c2:	4629      	mov	r1, r5
 80033c4:	4604      	mov	r4, r0
 80033c6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80033ca:	4601      	mov	r1, r0
 80033cc:	028a      	lsls	r2, r1, #10
 80033ce:	4610      	mov	r0, r2
 80033d0:	4619      	mov	r1, r3
 80033d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d4:	2200      	movs	r2, #0
 80033d6:	61bb      	str	r3, [r7, #24]
 80033d8:	61fa      	str	r2, [r7, #28]
 80033da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033de:	f7fd fe3f 	bl	8001060 <__aeabi_uldivmod>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4613      	mov	r3, r2
 80033e8:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 80033ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033ec:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80033ee:	e00d      	b.n	800340c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80033f0:	4b09      	ldr	r3, [pc, #36]	@ (8003418 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	0b5b      	lsrs	r3, r3, #13
 80033f6:	f003 0307 	and.w	r3, r3, #7
 80033fa:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80033fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fe:	3301      	adds	r3, #1
 8003400:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800340a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800340c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800340e:	4618      	mov	r0, r3
 8003410:	3748      	adds	r7, #72	@ 0x48
 8003412:	46bd      	mov	sp, r7
 8003414:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003418:	40023800 	.word	0x40023800
 800341c:	00f42400 	.word	0x00f42400
 8003420:	007a1200 	.word	0x007a1200
 8003424:	08006404 	.word	0x08006404

08003428 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800342c:	4b02      	ldr	r3, [pc, #8]	@ (8003438 <HAL_RCC_GetHCLKFreq+0x10>)
 800342e:	681b      	ldr	r3, [r3, #0]
}
 8003430:	4618      	mov	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr
 8003438:	20000000 	.word	0x20000000

0800343c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003440:	f7ff fff2 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 8003444:	4602      	mov	r2, r0
 8003446:	4b05      	ldr	r3, [pc, #20]	@ (800345c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	0a1b      	lsrs	r3, r3, #8
 800344c:	f003 0307 	and.w	r3, r3, #7
 8003450:	4903      	ldr	r1, [pc, #12]	@ (8003460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003452:	5ccb      	ldrb	r3, [r1, r3]
 8003454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003458:	4618      	mov	r0, r3
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40023800 	.word	0x40023800
 8003460:	08006420 	.word	0x08006420

08003464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003468:	f7ff ffde 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 800346c:	4602      	mov	r2, r0
 800346e:	4b05      	ldr	r3, [pc, #20]	@ (8003484 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	0adb      	lsrs	r3, r3, #11
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	4903      	ldr	r1, [pc, #12]	@ (8003488 <HAL_RCC_GetPCLK2Freq+0x24>)
 800347a:	5ccb      	ldrb	r3, [r1, r3]
 800347c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003480:	4618      	mov	r0, r3
 8003482:	bd80      	pop	{r7, pc}
 8003484:	40023800 	.word	0x40023800
 8003488:	08006420 	.word	0x08006420

0800348c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800348c:	b480      	push	{r7}
 800348e:	b087      	sub	sp, #28
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003494:	2300      	movs	r3, #0
 8003496:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003498:	4b29      	ldr	r3, [pc, #164]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d12c      	bne.n	80034fe <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80034a4:	4b26      	ldr	r3, [pc, #152]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80034b0:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	e016      	b.n	80034ea <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034bc:	4b20      	ldr	r3, [pc, #128]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c6:	6253      	str	r3, [r2, #36]	@ 0x24
 80034c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80034d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003544 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80034dc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80034de:	4b18      	ldr	r3, [pc, #96]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e2:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80034e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034e8:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80034f0:	d105      	bne.n	80034fe <RCC_SetFlashLatencyFromMSIRange+0x72>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80034f8:	d101      	bne.n	80034fe <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80034fa:	2301      	movs	r3, #1
 80034fc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d105      	bne.n	8003510 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003504:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a0f      	ldr	r2, [pc, #60]	@ (8003548 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800350a:	f043 0304 	orr.w	r3, r3, #4
 800350e:	6013      	str	r3, [r2, #0]
 8003510:	4b0d      	ldr	r3, [pc, #52]	@ (8003548 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f023 0201 	bic.w	r2, r3, #1
 8003518:	490b      	ldr	r1, [pc, #44]	@ (8003548 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	4313      	orrs	r3, r2
 800351e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003520:	4b09      	ldr	r3, [pc, #36]	@ (8003548 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	429a      	cmp	r2, r3
 800352c:	d001      	beq.n	8003532 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e000      	b.n	8003534 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	371c      	adds	r7, #28
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40023800 	.word	0x40023800
 8003544:	40007000 	.word	0x40007000
 8003548:	40023c00 	.word	0x40023c00

0800354c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e042      	b.n	80035e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fe f970 	bl	8001858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2224      	movs	r2, #36	@ 0x24
 800357c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800358e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 f971 	bl	8003878 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	691a      	ldr	r2, [r3, #16]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695a      	ldr	r2, [r3, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2220      	movs	r2, #32
 80035d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08a      	sub	sp, #40	@ 0x28
 80035f0:	af02      	add	r7, sp, #8
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	603b      	str	r3, [r7, #0]
 80035f8:	4613      	mov	r3, r2
 80035fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b20      	cmp	r3, #32
 800360a:	d175      	bne.n	80036f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d002      	beq.n	8003618 <HAL_UART_Transmit+0x2c>
 8003612:	88fb      	ldrh	r3, [r7, #6]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e06e      	b.n	80036fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2221      	movs	r2, #33	@ 0x21
 8003626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800362a:	f7fe fad7 	bl	8001bdc <HAL_GetTick>
 800362e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	88fa      	ldrh	r2, [r7, #6]
 8003634:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	88fa      	ldrh	r2, [r7, #6]
 800363a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003644:	d108      	bne.n	8003658 <HAL_UART_Transmit+0x6c>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d104      	bne.n	8003658 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	61bb      	str	r3, [r7, #24]
 8003656:	e003      	b.n	8003660 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800365c:	2300      	movs	r3, #0
 800365e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003660:	e02e      	b.n	80036c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2200      	movs	r2, #0
 800366a:	2180      	movs	r1, #128	@ 0x80
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 f848 	bl	8003702 <UART_WaitOnFlagUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e03a      	b.n	80036fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10b      	bne.n	80036a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003698:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	3302      	adds	r3, #2
 800369e:	61bb      	str	r3, [r7, #24]
 80036a0:	e007      	b.n	80036b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	781a      	ldrb	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	3301      	adds	r3, #1
 80036b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1cb      	bne.n	8003662 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	2200      	movs	r2, #0
 80036d2:	2140      	movs	r1, #64	@ 0x40
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 f814 	bl	8003702 <UART_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e006      	b.n	80036fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036f4:	2300      	movs	r3, #0
 80036f6:	e000      	b.n	80036fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036f8:	2302      	movs	r3, #2
  }
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3720      	adds	r7, #32
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b086      	sub	sp, #24
 8003706:	af00      	add	r7, sp, #0
 8003708:	60f8      	str	r0, [r7, #12]
 800370a:	60b9      	str	r1, [r7, #8]
 800370c:	603b      	str	r3, [r7, #0]
 800370e:	4613      	mov	r3, r2
 8003710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003712:	e03b      	b.n	800378c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003714:	6a3b      	ldr	r3, [r7, #32]
 8003716:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800371a:	d037      	beq.n	800378c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800371c:	f7fe fa5e 	bl	8001bdc <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	6a3a      	ldr	r2, [r7, #32]
 8003728:	429a      	cmp	r2, r3
 800372a:	d302      	bcc.n	8003732 <UART_WaitOnFlagUntilTimeout+0x30>
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e03a      	b.n	80037ac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d023      	beq.n	800378c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b80      	cmp	r3, #128	@ 0x80
 8003748:	d020      	beq.n	800378c <UART_WaitOnFlagUntilTimeout+0x8a>
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	2b40      	cmp	r3, #64	@ 0x40
 800374e:	d01d      	beq.n	800378c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	2b08      	cmp	r3, #8
 800375c:	d116      	bne.n	800378c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800375e:	2300      	movs	r3, #0
 8003760:	617b      	str	r3, [r7, #20]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 f81d 	bl	80037b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2208      	movs	r2, #8
 800377e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e00f      	b.n	80037ac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	4013      	ands	r3, r2
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	429a      	cmp	r2, r3
 800379a:	bf0c      	ite	eq
 800379c:	2301      	moveq	r3, #1
 800379e:	2300      	movne	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	461a      	mov	r2, r3
 80037a4:	79fb      	ldrb	r3, [r7, #7]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d0b4      	beq.n	8003714 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b095      	sub	sp, #84	@ 0x54
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	330c      	adds	r3, #12
 80037c2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c6:	e853 3f00 	ldrex	r3, [r3]
 80037ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	330c      	adds	r3, #12
 80037da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80037de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037e4:	e841 2300 	strex	r3, r2, [r1]
 80037e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1e5      	bne.n	80037bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3314      	adds	r3, #20
 80037f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	e853 3f00 	ldrex	r3, [r3]
 80037fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	f023 0301 	bic.w	r3, r3, #1
 8003806:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	3314      	adds	r3, #20
 800380e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003810:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003812:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003814:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003816:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003818:	e841 2300 	strex	r3, r2, [r1]
 800381c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800381e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1e5      	bne.n	80037f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003828:	2b01      	cmp	r3, #1
 800382a:	d119      	bne.n	8003860 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	330c      	adds	r3, #12
 8003832:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	e853 3f00 	ldrex	r3, [r3]
 800383a:	60bb      	str	r3, [r7, #8]
   return(result);
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f023 0310 	bic.w	r3, r3, #16
 8003842:	647b      	str	r3, [r7, #68]	@ 0x44
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	330c      	adds	r3, #12
 800384a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800384c:	61ba      	str	r2, [r7, #24]
 800384e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003850:	6979      	ldr	r1, [r7, #20]
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	e841 2300 	strex	r3, r2, [r1]
 8003858:	613b      	str	r3, [r7, #16]
   return(result);
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1e5      	bne.n	800382c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800386e:	bf00      	nop
 8003870:	3754      	adds	r7, #84	@ 0x54
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68da      	ldr	r2, [r3, #12]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80038b8:	f023 030c 	bic.w	r3, r3, #12
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	68b9      	ldr	r1, [r7, #8]
 80038c2:	430b      	orrs	r3, r1
 80038c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	699a      	ldr	r2, [r3, #24]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	430a      	orrs	r2, r1
 80038da:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a55      	ldr	r2, [pc, #340]	@ (8003a38 <UART_SetConfig+0x1c0>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d103      	bne.n	80038ee <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038e6:	f7ff fdbd 	bl	8003464 <HAL_RCC_GetPCLK2Freq>
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	e002      	b.n	80038f4 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80038ee:	f7ff fda5 	bl	800343c <HAL_RCC_GetPCLK1Freq>
 80038f2:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	69db      	ldr	r3, [r3, #28]
 80038f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038fc:	d14c      	bne.n	8003998 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	009a      	lsls	r2, r3, #2
 8003908:	441a      	add	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
 8003914:	4a49      	ldr	r2, [pc, #292]	@ (8003a3c <UART_SetConfig+0x1c4>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	0119      	lsls	r1, r3, #4
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	009a      	lsls	r2, r3, #2
 8003928:	441a      	add	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	fbb2 f2f3 	udiv	r2, r2, r3
 8003934:	4b41      	ldr	r3, [pc, #260]	@ (8003a3c <UART_SetConfig+0x1c4>)
 8003936:	fba3 0302 	umull	r0, r3, r3, r2
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	2064      	movs	r0, #100	@ 0x64
 800393e:	fb00 f303 	mul.w	r3, r0, r3
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	3332      	adds	r3, #50	@ 0x32
 8003948:	4a3c      	ldr	r2, [pc, #240]	@ (8003a3c <UART_SetConfig+0x1c4>)
 800394a:	fba2 2303 	umull	r2, r3, r2, r3
 800394e:	095b      	lsrs	r3, r3, #5
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003956:	4419      	add	r1, r3
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	4613      	mov	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	4413      	add	r3, r2
 8003960:	009a      	lsls	r2, r3, #2
 8003962:	441a      	add	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	fbb2 f2f3 	udiv	r2, r2, r3
 800396e:	4b33      	ldr	r3, [pc, #204]	@ (8003a3c <UART_SetConfig+0x1c4>)
 8003970:	fba3 0302 	umull	r0, r3, r3, r2
 8003974:	095b      	lsrs	r3, r3, #5
 8003976:	2064      	movs	r0, #100	@ 0x64
 8003978:	fb00 f303 	mul.w	r3, r0, r3
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	3332      	adds	r3, #50	@ 0x32
 8003982:	4a2e      	ldr	r2, [pc, #184]	@ (8003a3c <UART_SetConfig+0x1c4>)
 8003984:	fba2 2303 	umull	r2, r3, r2, r3
 8003988:	095b      	lsrs	r3, r3, #5
 800398a:	f003 0207 	and.w	r2, r3, #7
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	440a      	add	r2, r1
 8003994:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003996:	e04a      	b.n	8003a2e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	009a      	lsls	r2, r3, #2
 80039a2:	441a      	add	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ae:	4a23      	ldr	r2, [pc, #140]	@ (8003a3c <UART_SetConfig+0x1c4>)
 80039b0:	fba2 2303 	umull	r2, r3, r2, r3
 80039b4:	095b      	lsrs	r3, r3, #5
 80039b6:	0119      	lsls	r1, r3, #4
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009a      	lsls	r2, r3, #2
 80039c2:	441a      	add	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ce:	4b1b      	ldr	r3, [pc, #108]	@ (8003a3c <UART_SetConfig+0x1c4>)
 80039d0:	fba3 0302 	umull	r0, r3, r3, r2
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	2064      	movs	r0, #100	@ 0x64
 80039d8:	fb00 f303 	mul.w	r3, r0, r3
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	3332      	adds	r3, #50	@ 0x32
 80039e2:	4a16      	ldr	r2, [pc, #88]	@ (8003a3c <UART_SetConfig+0x1c4>)
 80039e4:	fba2 2303 	umull	r2, r3, r2, r3
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039ee:	4419      	add	r1, r3
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	009a      	lsls	r2, r3, #2
 80039fa:	441a      	add	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a06:	4b0d      	ldr	r3, [pc, #52]	@ (8003a3c <UART_SetConfig+0x1c4>)
 8003a08:	fba3 0302 	umull	r0, r3, r3, r2
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	2064      	movs	r0, #100	@ 0x64
 8003a10:	fb00 f303 	mul.w	r3, r0, r3
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	3332      	adds	r3, #50	@ 0x32
 8003a1a:	4a08      	ldr	r2, [pc, #32]	@ (8003a3c <UART_SetConfig+0x1c4>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	f003 020f 	and.w	r2, r3, #15
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	440a      	add	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]
}
 8003a2e:	bf00      	nop
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40013800 	.word	0x40013800
 8003a3c:	51eb851f 	.word	0x51eb851f

08003a40 <__cvt>:
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a46:	461d      	mov	r5, r3
 8003a48:	bfbb      	ittet	lt
 8003a4a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003a4e:	461d      	movlt	r5, r3
 8003a50:	2300      	movge	r3, #0
 8003a52:	232d      	movlt	r3, #45	@ 0x2d
 8003a54:	b088      	sub	sp, #32
 8003a56:	4614      	mov	r4, r2
 8003a58:	bfb8      	it	lt
 8003a5a:	4614      	movlt	r4, r2
 8003a5c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003a5e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003a60:	7013      	strb	r3, [r2, #0]
 8003a62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003a64:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003a68:	f023 0820 	bic.w	r8, r3, #32
 8003a6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003a70:	d005      	beq.n	8003a7e <__cvt+0x3e>
 8003a72:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003a76:	d100      	bne.n	8003a7a <__cvt+0x3a>
 8003a78:	3601      	adds	r6, #1
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e000      	b.n	8003a80 <__cvt+0x40>
 8003a7e:	2303      	movs	r3, #3
 8003a80:	aa07      	add	r2, sp, #28
 8003a82:	9204      	str	r2, [sp, #16]
 8003a84:	aa06      	add	r2, sp, #24
 8003a86:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003a8a:	e9cd 3600 	strd	r3, r6, [sp]
 8003a8e:	4622      	mov	r2, r4
 8003a90:	462b      	mov	r3, r5
 8003a92:	f000 fe5d 	bl	8004750 <_dtoa_r>
 8003a96:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003a9a:	4607      	mov	r7, r0
 8003a9c:	d119      	bne.n	8003ad2 <__cvt+0x92>
 8003a9e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003aa0:	07db      	lsls	r3, r3, #31
 8003aa2:	d50e      	bpl.n	8003ac2 <__cvt+0x82>
 8003aa4:	eb00 0906 	add.w	r9, r0, r6
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	2300      	movs	r3, #0
 8003aac:	4620      	mov	r0, r4
 8003aae:	4629      	mov	r1, r5
 8003ab0:	f7fc ff92 	bl	80009d8 <__aeabi_dcmpeq>
 8003ab4:	b108      	cbz	r0, 8003aba <__cvt+0x7a>
 8003ab6:	f8cd 901c 	str.w	r9, [sp, #28]
 8003aba:	2230      	movs	r2, #48	@ 0x30
 8003abc:	9b07      	ldr	r3, [sp, #28]
 8003abe:	454b      	cmp	r3, r9
 8003ac0:	d31e      	bcc.n	8003b00 <__cvt+0xc0>
 8003ac2:	4638      	mov	r0, r7
 8003ac4:	9b07      	ldr	r3, [sp, #28]
 8003ac6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003ac8:	1bdb      	subs	r3, r3, r7
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	b008      	add	sp, #32
 8003ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003ad6:	eb00 0906 	add.w	r9, r0, r6
 8003ada:	d1e5      	bne.n	8003aa8 <__cvt+0x68>
 8003adc:	7803      	ldrb	r3, [r0, #0]
 8003ade:	2b30      	cmp	r3, #48	@ 0x30
 8003ae0:	d10a      	bne.n	8003af8 <__cvt+0xb8>
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	4629      	mov	r1, r5
 8003aea:	f7fc ff75 	bl	80009d8 <__aeabi_dcmpeq>
 8003aee:	b918      	cbnz	r0, 8003af8 <__cvt+0xb8>
 8003af0:	f1c6 0601 	rsb	r6, r6, #1
 8003af4:	f8ca 6000 	str.w	r6, [sl]
 8003af8:	f8da 3000 	ldr.w	r3, [sl]
 8003afc:	4499      	add	r9, r3
 8003afe:	e7d3      	b.n	8003aa8 <__cvt+0x68>
 8003b00:	1c59      	adds	r1, r3, #1
 8003b02:	9107      	str	r1, [sp, #28]
 8003b04:	701a      	strb	r2, [r3, #0]
 8003b06:	e7d9      	b.n	8003abc <__cvt+0x7c>

08003b08 <__exponent>:
 8003b08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b0a:	2900      	cmp	r1, #0
 8003b0c:	bfb6      	itet	lt
 8003b0e:	232d      	movlt	r3, #45	@ 0x2d
 8003b10:	232b      	movge	r3, #43	@ 0x2b
 8003b12:	4249      	neglt	r1, r1
 8003b14:	2909      	cmp	r1, #9
 8003b16:	7002      	strb	r2, [r0, #0]
 8003b18:	7043      	strb	r3, [r0, #1]
 8003b1a:	dd29      	ble.n	8003b70 <__exponent+0x68>
 8003b1c:	f10d 0307 	add.w	r3, sp, #7
 8003b20:	461d      	mov	r5, r3
 8003b22:	270a      	movs	r7, #10
 8003b24:	fbb1 f6f7 	udiv	r6, r1, r7
 8003b28:	461a      	mov	r2, r3
 8003b2a:	fb07 1416 	mls	r4, r7, r6, r1
 8003b2e:	3430      	adds	r4, #48	@ 0x30
 8003b30:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003b34:	460c      	mov	r4, r1
 8003b36:	2c63      	cmp	r4, #99	@ 0x63
 8003b38:	4631      	mov	r1, r6
 8003b3a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003b3e:	dcf1      	bgt.n	8003b24 <__exponent+0x1c>
 8003b40:	3130      	adds	r1, #48	@ 0x30
 8003b42:	1e94      	subs	r4, r2, #2
 8003b44:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003b48:	4623      	mov	r3, r4
 8003b4a:	1c41      	adds	r1, r0, #1
 8003b4c:	42ab      	cmp	r3, r5
 8003b4e:	d30a      	bcc.n	8003b66 <__exponent+0x5e>
 8003b50:	f10d 0309 	add.w	r3, sp, #9
 8003b54:	1a9b      	subs	r3, r3, r2
 8003b56:	42ac      	cmp	r4, r5
 8003b58:	bf88      	it	hi
 8003b5a:	2300      	movhi	r3, #0
 8003b5c:	3302      	adds	r3, #2
 8003b5e:	4403      	add	r3, r0
 8003b60:	1a18      	subs	r0, r3, r0
 8003b62:	b003      	add	sp, #12
 8003b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b66:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003b6a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003b6e:	e7ed      	b.n	8003b4c <__exponent+0x44>
 8003b70:	2330      	movs	r3, #48	@ 0x30
 8003b72:	3130      	adds	r1, #48	@ 0x30
 8003b74:	7083      	strb	r3, [r0, #2]
 8003b76:	70c1      	strb	r1, [r0, #3]
 8003b78:	1d03      	adds	r3, r0, #4
 8003b7a:	e7f1      	b.n	8003b60 <__exponent+0x58>

08003b7c <_printf_float>:
 8003b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b80:	b091      	sub	sp, #68	@ 0x44
 8003b82:	460c      	mov	r4, r1
 8003b84:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003b88:	4616      	mov	r6, r2
 8003b8a:	461f      	mov	r7, r3
 8003b8c:	4605      	mov	r5, r0
 8003b8e:	f000 fcd1 	bl	8004534 <_localeconv_r>
 8003b92:	6803      	ldr	r3, [r0, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	9308      	str	r3, [sp, #32]
 8003b98:	f7fc faf2 	bl	8000180 <strlen>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003ba0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ba4:	9009      	str	r0, [sp, #36]	@ 0x24
 8003ba6:	3307      	adds	r3, #7
 8003ba8:	f023 0307 	bic.w	r3, r3, #7
 8003bac:	f103 0208 	add.w	r2, r3, #8
 8003bb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003bb4:	f8d4 b000 	ldr.w	fp, [r4]
 8003bb8:	f8c8 2000 	str.w	r2, [r8]
 8003bbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003bc0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003bc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003bc6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003bca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003bd2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003bd6:	4b9c      	ldr	r3, [pc, #624]	@ (8003e48 <_printf_float+0x2cc>)
 8003bd8:	f7fc ff30 	bl	8000a3c <__aeabi_dcmpun>
 8003bdc:	bb70      	cbnz	r0, 8003c3c <_printf_float+0xc0>
 8003bde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003be2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003be6:	4b98      	ldr	r3, [pc, #608]	@ (8003e48 <_printf_float+0x2cc>)
 8003be8:	f7fc ff0a 	bl	8000a00 <__aeabi_dcmple>
 8003bec:	bb30      	cbnz	r0, 8003c3c <_printf_float+0xc0>
 8003bee:	2200      	movs	r2, #0
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	4640      	mov	r0, r8
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	f7fc fef9 	bl	80009ec <__aeabi_dcmplt>
 8003bfa:	b110      	cbz	r0, 8003c02 <_printf_float+0x86>
 8003bfc:	232d      	movs	r3, #45	@ 0x2d
 8003bfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c02:	4a92      	ldr	r2, [pc, #584]	@ (8003e4c <_printf_float+0x2d0>)
 8003c04:	4b92      	ldr	r3, [pc, #584]	@ (8003e50 <_printf_float+0x2d4>)
 8003c06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003c0a:	bf8c      	ite	hi
 8003c0c:	4690      	movhi	r8, r2
 8003c0e:	4698      	movls	r8, r3
 8003c10:	2303      	movs	r3, #3
 8003c12:	f04f 0900 	mov.w	r9, #0
 8003c16:	6123      	str	r3, [r4, #16]
 8003c18:	f02b 0304 	bic.w	r3, fp, #4
 8003c1c:	6023      	str	r3, [r4, #0]
 8003c1e:	4633      	mov	r3, r6
 8003c20:	4621      	mov	r1, r4
 8003c22:	4628      	mov	r0, r5
 8003c24:	9700      	str	r7, [sp, #0]
 8003c26:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003c28:	f000 f9d4 	bl	8003fd4 <_printf_common>
 8003c2c:	3001      	adds	r0, #1
 8003c2e:	f040 8090 	bne.w	8003d52 <_printf_float+0x1d6>
 8003c32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c36:	b011      	add	sp, #68	@ 0x44
 8003c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c3c:	4642      	mov	r2, r8
 8003c3e:	464b      	mov	r3, r9
 8003c40:	4640      	mov	r0, r8
 8003c42:	4649      	mov	r1, r9
 8003c44:	f7fc fefa 	bl	8000a3c <__aeabi_dcmpun>
 8003c48:	b148      	cbz	r0, 8003c5e <_printf_float+0xe2>
 8003c4a:	464b      	mov	r3, r9
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	bfb8      	it	lt
 8003c50:	232d      	movlt	r3, #45	@ 0x2d
 8003c52:	4a80      	ldr	r2, [pc, #512]	@ (8003e54 <_printf_float+0x2d8>)
 8003c54:	bfb8      	it	lt
 8003c56:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003c5a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e58 <_printf_float+0x2dc>)
 8003c5c:	e7d3      	b.n	8003c06 <_printf_float+0x8a>
 8003c5e:	6863      	ldr	r3, [r4, #4]
 8003c60:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003c64:	1c5a      	adds	r2, r3, #1
 8003c66:	d13f      	bne.n	8003ce8 <_printf_float+0x16c>
 8003c68:	2306      	movs	r3, #6
 8003c6a:	6063      	str	r3, [r4, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003c72:	6023      	str	r3, [r4, #0]
 8003c74:	9206      	str	r2, [sp, #24]
 8003c76:	aa0e      	add	r2, sp, #56	@ 0x38
 8003c78:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003c7c:	aa0d      	add	r2, sp, #52	@ 0x34
 8003c7e:	9203      	str	r2, [sp, #12]
 8003c80:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003c84:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003c88:	6863      	ldr	r3, [r4, #4]
 8003c8a:	4642      	mov	r2, r8
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	4628      	mov	r0, r5
 8003c90:	464b      	mov	r3, r9
 8003c92:	910a      	str	r1, [sp, #40]	@ 0x28
 8003c94:	f7ff fed4 	bl	8003a40 <__cvt>
 8003c98:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003c9a:	4680      	mov	r8, r0
 8003c9c:	2947      	cmp	r1, #71	@ 0x47
 8003c9e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003ca0:	d128      	bne.n	8003cf4 <_printf_float+0x178>
 8003ca2:	1cc8      	adds	r0, r1, #3
 8003ca4:	db02      	blt.n	8003cac <_printf_float+0x130>
 8003ca6:	6863      	ldr	r3, [r4, #4]
 8003ca8:	4299      	cmp	r1, r3
 8003caa:	dd40      	ble.n	8003d2e <_printf_float+0x1b2>
 8003cac:	f1aa 0a02 	sub.w	sl, sl, #2
 8003cb0:	fa5f fa8a 	uxtb.w	sl, sl
 8003cb4:	4652      	mov	r2, sl
 8003cb6:	3901      	subs	r1, #1
 8003cb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003cbc:	910d      	str	r1, [sp, #52]	@ 0x34
 8003cbe:	f7ff ff23 	bl	8003b08 <__exponent>
 8003cc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003cc4:	4681      	mov	r9, r0
 8003cc6:	1813      	adds	r3, r2, r0
 8003cc8:	2a01      	cmp	r2, #1
 8003cca:	6123      	str	r3, [r4, #16]
 8003ccc:	dc02      	bgt.n	8003cd4 <_printf_float+0x158>
 8003cce:	6822      	ldr	r2, [r4, #0]
 8003cd0:	07d2      	lsls	r2, r2, #31
 8003cd2:	d501      	bpl.n	8003cd8 <_printf_float+0x15c>
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	6123      	str	r3, [r4, #16]
 8003cd8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d09e      	beq.n	8003c1e <_printf_float+0xa2>
 8003ce0:	232d      	movs	r3, #45	@ 0x2d
 8003ce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ce6:	e79a      	b.n	8003c1e <_printf_float+0xa2>
 8003ce8:	2947      	cmp	r1, #71	@ 0x47
 8003cea:	d1bf      	bne.n	8003c6c <_printf_float+0xf0>
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1bd      	bne.n	8003c6c <_printf_float+0xf0>
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e7ba      	b.n	8003c6a <_printf_float+0xee>
 8003cf4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003cf8:	d9dc      	bls.n	8003cb4 <_printf_float+0x138>
 8003cfa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003cfe:	d118      	bne.n	8003d32 <_printf_float+0x1b6>
 8003d00:	2900      	cmp	r1, #0
 8003d02:	6863      	ldr	r3, [r4, #4]
 8003d04:	dd0b      	ble.n	8003d1e <_printf_float+0x1a2>
 8003d06:	6121      	str	r1, [r4, #16]
 8003d08:	b913      	cbnz	r3, 8003d10 <_printf_float+0x194>
 8003d0a:	6822      	ldr	r2, [r4, #0]
 8003d0c:	07d0      	lsls	r0, r2, #31
 8003d0e:	d502      	bpl.n	8003d16 <_printf_float+0x19a>
 8003d10:	3301      	adds	r3, #1
 8003d12:	440b      	add	r3, r1
 8003d14:	6123      	str	r3, [r4, #16]
 8003d16:	f04f 0900 	mov.w	r9, #0
 8003d1a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003d1c:	e7dc      	b.n	8003cd8 <_printf_float+0x15c>
 8003d1e:	b913      	cbnz	r3, 8003d26 <_printf_float+0x1aa>
 8003d20:	6822      	ldr	r2, [r4, #0]
 8003d22:	07d2      	lsls	r2, r2, #31
 8003d24:	d501      	bpl.n	8003d2a <_printf_float+0x1ae>
 8003d26:	3302      	adds	r3, #2
 8003d28:	e7f4      	b.n	8003d14 <_printf_float+0x198>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e7f2      	b.n	8003d14 <_printf_float+0x198>
 8003d2e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003d32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003d34:	4299      	cmp	r1, r3
 8003d36:	db05      	blt.n	8003d44 <_printf_float+0x1c8>
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	6121      	str	r1, [r4, #16]
 8003d3c:	07d8      	lsls	r0, r3, #31
 8003d3e:	d5ea      	bpl.n	8003d16 <_printf_float+0x19a>
 8003d40:	1c4b      	adds	r3, r1, #1
 8003d42:	e7e7      	b.n	8003d14 <_printf_float+0x198>
 8003d44:	2900      	cmp	r1, #0
 8003d46:	bfcc      	ite	gt
 8003d48:	2201      	movgt	r2, #1
 8003d4a:	f1c1 0202 	rsble	r2, r1, #2
 8003d4e:	4413      	add	r3, r2
 8003d50:	e7e0      	b.n	8003d14 <_printf_float+0x198>
 8003d52:	6823      	ldr	r3, [r4, #0]
 8003d54:	055a      	lsls	r2, r3, #21
 8003d56:	d407      	bmi.n	8003d68 <_printf_float+0x1ec>
 8003d58:	6923      	ldr	r3, [r4, #16]
 8003d5a:	4642      	mov	r2, r8
 8003d5c:	4631      	mov	r1, r6
 8003d5e:	4628      	mov	r0, r5
 8003d60:	47b8      	blx	r7
 8003d62:	3001      	adds	r0, #1
 8003d64:	d12b      	bne.n	8003dbe <_printf_float+0x242>
 8003d66:	e764      	b.n	8003c32 <_printf_float+0xb6>
 8003d68:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003d6c:	f240 80dc 	bls.w	8003f28 <_printf_float+0x3ac>
 8003d70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003d74:	2200      	movs	r2, #0
 8003d76:	2300      	movs	r3, #0
 8003d78:	f7fc fe2e 	bl	80009d8 <__aeabi_dcmpeq>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	d033      	beq.n	8003de8 <_printf_float+0x26c>
 8003d80:	2301      	movs	r3, #1
 8003d82:	4631      	mov	r1, r6
 8003d84:	4628      	mov	r0, r5
 8003d86:	4a35      	ldr	r2, [pc, #212]	@ (8003e5c <_printf_float+0x2e0>)
 8003d88:	47b8      	blx	r7
 8003d8a:	3001      	adds	r0, #1
 8003d8c:	f43f af51 	beq.w	8003c32 <_printf_float+0xb6>
 8003d90:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003d94:	4543      	cmp	r3, r8
 8003d96:	db02      	blt.n	8003d9e <_printf_float+0x222>
 8003d98:	6823      	ldr	r3, [r4, #0]
 8003d9a:	07d8      	lsls	r0, r3, #31
 8003d9c:	d50f      	bpl.n	8003dbe <_printf_float+0x242>
 8003d9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003da2:	4631      	mov	r1, r6
 8003da4:	4628      	mov	r0, r5
 8003da6:	47b8      	blx	r7
 8003da8:	3001      	adds	r0, #1
 8003daa:	f43f af42 	beq.w	8003c32 <_printf_float+0xb6>
 8003dae:	f04f 0900 	mov.w	r9, #0
 8003db2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003db6:	f104 0a1a 	add.w	sl, r4, #26
 8003dba:	45c8      	cmp	r8, r9
 8003dbc:	dc09      	bgt.n	8003dd2 <_printf_float+0x256>
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	079b      	lsls	r3, r3, #30
 8003dc2:	f100 8102 	bmi.w	8003fca <_printf_float+0x44e>
 8003dc6:	68e0      	ldr	r0, [r4, #12]
 8003dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003dca:	4298      	cmp	r0, r3
 8003dcc:	bfb8      	it	lt
 8003dce:	4618      	movlt	r0, r3
 8003dd0:	e731      	b.n	8003c36 <_printf_float+0xba>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	4652      	mov	r2, sl
 8003dd6:	4631      	mov	r1, r6
 8003dd8:	4628      	mov	r0, r5
 8003dda:	47b8      	blx	r7
 8003ddc:	3001      	adds	r0, #1
 8003dde:	f43f af28 	beq.w	8003c32 <_printf_float+0xb6>
 8003de2:	f109 0901 	add.w	r9, r9, #1
 8003de6:	e7e8      	b.n	8003dba <_printf_float+0x23e>
 8003de8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	dc38      	bgt.n	8003e60 <_printf_float+0x2e4>
 8003dee:	2301      	movs	r3, #1
 8003df0:	4631      	mov	r1, r6
 8003df2:	4628      	mov	r0, r5
 8003df4:	4a19      	ldr	r2, [pc, #100]	@ (8003e5c <_printf_float+0x2e0>)
 8003df6:	47b8      	blx	r7
 8003df8:	3001      	adds	r0, #1
 8003dfa:	f43f af1a 	beq.w	8003c32 <_printf_float+0xb6>
 8003dfe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003e02:	ea59 0303 	orrs.w	r3, r9, r3
 8003e06:	d102      	bne.n	8003e0e <_printf_float+0x292>
 8003e08:	6823      	ldr	r3, [r4, #0]
 8003e0a:	07d9      	lsls	r1, r3, #31
 8003e0c:	d5d7      	bpl.n	8003dbe <_printf_float+0x242>
 8003e0e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003e12:	4631      	mov	r1, r6
 8003e14:	4628      	mov	r0, r5
 8003e16:	47b8      	blx	r7
 8003e18:	3001      	adds	r0, #1
 8003e1a:	f43f af0a 	beq.w	8003c32 <_printf_float+0xb6>
 8003e1e:	f04f 0a00 	mov.w	sl, #0
 8003e22:	f104 0b1a 	add.w	fp, r4, #26
 8003e26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e28:	425b      	negs	r3, r3
 8003e2a:	4553      	cmp	r3, sl
 8003e2c:	dc01      	bgt.n	8003e32 <_printf_float+0x2b6>
 8003e2e:	464b      	mov	r3, r9
 8003e30:	e793      	b.n	8003d5a <_printf_float+0x1de>
 8003e32:	2301      	movs	r3, #1
 8003e34:	465a      	mov	r2, fp
 8003e36:	4631      	mov	r1, r6
 8003e38:	4628      	mov	r0, r5
 8003e3a:	47b8      	blx	r7
 8003e3c:	3001      	adds	r0, #1
 8003e3e:	f43f aef8 	beq.w	8003c32 <_printf_float+0xb6>
 8003e42:	f10a 0a01 	add.w	sl, sl, #1
 8003e46:	e7ee      	b.n	8003e26 <_printf_float+0x2aa>
 8003e48:	7fefffff 	.word	0x7fefffff
 8003e4c:	0800642c 	.word	0x0800642c
 8003e50:	08006428 	.word	0x08006428
 8003e54:	08006434 	.word	0x08006434
 8003e58:	08006430 	.word	0x08006430
 8003e5c:	08006438 	.word	0x08006438
 8003e60:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e62:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003e66:	4553      	cmp	r3, sl
 8003e68:	bfa8      	it	ge
 8003e6a:	4653      	movge	r3, sl
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	4699      	mov	r9, r3
 8003e70:	dc36      	bgt.n	8003ee0 <_printf_float+0x364>
 8003e72:	f04f 0b00 	mov.w	fp, #0
 8003e76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e7a:	f104 021a 	add.w	r2, r4, #26
 8003e7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e80:	930a      	str	r3, [sp, #40]	@ 0x28
 8003e82:	eba3 0309 	sub.w	r3, r3, r9
 8003e86:	455b      	cmp	r3, fp
 8003e88:	dc31      	bgt.n	8003eee <_printf_float+0x372>
 8003e8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e8c:	459a      	cmp	sl, r3
 8003e8e:	dc3a      	bgt.n	8003f06 <_printf_float+0x38a>
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	07da      	lsls	r2, r3, #31
 8003e94:	d437      	bmi.n	8003f06 <_printf_float+0x38a>
 8003e96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e98:	ebaa 0903 	sub.w	r9, sl, r3
 8003e9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e9e:	ebaa 0303 	sub.w	r3, sl, r3
 8003ea2:	4599      	cmp	r9, r3
 8003ea4:	bfa8      	it	ge
 8003ea6:	4699      	movge	r9, r3
 8003ea8:	f1b9 0f00 	cmp.w	r9, #0
 8003eac:	dc33      	bgt.n	8003f16 <_printf_float+0x39a>
 8003eae:	f04f 0800 	mov.w	r8, #0
 8003eb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003eb6:	f104 0b1a 	add.w	fp, r4, #26
 8003eba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ebc:	ebaa 0303 	sub.w	r3, sl, r3
 8003ec0:	eba3 0309 	sub.w	r3, r3, r9
 8003ec4:	4543      	cmp	r3, r8
 8003ec6:	f77f af7a 	ble.w	8003dbe <_printf_float+0x242>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	465a      	mov	r2, fp
 8003ece:	4631      	mov	r1, r6
 8003ed0:	4628      	mov	r0, r5
 8003ed2:	47b8      	blx	r7
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	f43f aeac 	beq.w	8003c32 <_printf_float+0xb6>
 8003eda:	f108 0801 	add.w	r8, r8, #1
 8003ede:	e7ec      	b.n	8003eba <_printf_float+0x33e>
 8003ee0:	4642      	mov	r2, r8
 8003ee2:	4631      	mov	r1, r6
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b8      	blx	r7
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d1c2      	bne.n	8003e72 <_printf_float+0x2f6>
 8003eec:	e6a1      	b.n	8003c32 <_printf_float+0xb6>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	4631      	mov	r1, r6
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	920a      	str	r2, [sp, #40]	@ 0x28
 8003ef6:	47b8      	blx	r7
 8003ef8:	3001      	adds	r0, #1
 8003efa:	f43f ae9a 	beq.w	8003c32 <_printf_float+0xb6>
 8003efe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003f00:	f10b 0b01 	add.w	fp, fp, #1
 8003f04:	e7bb      	b.n	8003e7e <_printf_float+0x302>
 8003f06:	4631      	mov	r1, r6
 8003f08:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	47b8      	blx	r7
 8003f10:	3001      	adds	r0, #1
 8003f12:	d1c0      	bne.n	8003e96 <_printf_float+0x31a>
 8003f14:	e68d      	b.n	8003c32 <_printf_float+0xb6>
 8003f16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003f18:	464b      	mov	r3, r9
 8003f1a:	4631      	mov	r1, r6
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	4442      	add	r2, r8
 8003f20:	47b8      	blx	r7
 8003f22:	3001      	adds	r0, #1
 8003f24:	d1c3      	bne.n	8003eae <_printf_float+0x332>
 8003f26:	e684      	b.n	8003c32 <_printf_float+0xb6>
 8003f28:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003f2c:	f1ba 0f01 	cmp.w	sl, #1
 8003f30:	dc01      	bgt.n	8003f36 <_printf_float+0x3ba>
 8003f32:	07db      	lsls	r3, r3, #31
 8003f34:	d536      	bpl.n	8003fa4 <_printf_float+0x428>
 8003f36:	2301      	movs	r3, #1
 8003f38:	4642      	mov	r2, r8
 8003f3a:	4631      	mov	r1, r6
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	47b8      	blx	r7
 8003f40:	3001      	adds	r0, #1
 8003f42:	f43f ae76 	beq.w	8003c32 <_printf_float+0xb6>
 8003f46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f4a:	4631      	mov	r1, r6
 8003f4c:	4628      	mov	r0, r5
 8003f4e:	47b8      	blx	r7
 8003f50:	3001      	adds	r0, #1
 8003f52:	f43f ae6e 	beq.w	8003c32 <_printf_float+0xb6>
 8003f56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003f62:	f7fc fd39 	bl	80009d8 <__aeabi_dcmpeq>
 8003f66:	b9c0      	cbnz	r0, 8003f9a <_printf_float+0x41e>
 8003f68:	4653      	mov	r3, sl
 8003f6a:	f108 0201 	add.w	r2, r8, #1
 8003f6e:	4631      	mov	r1, r6
 8003f70:	4628      	mov	r0, r5
 8003f72:	47b8      	blx	r7
 8003f74:	3001      	adds	r0, #1
 8003f76:	d10c      	bne.n	8003f92 <_printf_float+0x416>
 8003f78:	e65b      	b.n	8003c32 <_printf_float+0xb6>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	465a      	mov	r2, fp
 8003f7e:	4631      	mov	r1, r6
 8003f80:	4628      	mov	r0, r5
 8003f82:	47b8      	blx	r7
 8003f84:	3001      	adds	r0, #1
 8003f86:	f43f ae54 	beq.w	8003c32 <_printf_float+0xb6>
 8003f8a:	f108 0801 	add.w	r8, r8, #1
 8003f8e:	45d0      	cmp	r8, sl
 8003f90:	dbf3      	blt.n	8003f7a <_printf_float+0x3fe>
 8003f92:	464b      	mov	r3, r9
 8003f94:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003f98:	e6e0      	b.n	8003d5c <_printf_float+0x1e0>
 8003f9a:	f04f 0800 	mov.w	r8, #0
 8003f9e:	f104 0b1a 	add.w	fp, r4, #26
 8003fa2:	e7f4      	b.n	8003f8e <_printf_float+0x412>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	4642      	mov	r2, r8
 8003fa8:	e7e1      	b.n	8003f6e <_printf_float+0x3f2>
 8003faa:	2301      	movs	r3, #1
 8003fac:	464a      	mov	r2, r9
 8003fae:	4631      	mov	r1, r6
 8003fb0:	4628      	mov	r0, r5
 8003fb2:	47b8      	blx	r7
 8003fb4:	3001      	adds	r0, #1
 8003fb6:	f43f ae3c 	beq.w	8003c32 <_printf_float+0xb6>
 8003fba:	f108 0801 	add.w	r8, r8, #1
 8003fbe:	68e3      	ldr	r3, [r4, #12]
 8003fc0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003fc2:	1a5b      	subs	r3, r3, r1
 8003fc4:	4543      	cmp	r3, r8
 8003fc6:	dcf0      	bgt.n	8003faa <_printf_float+0x42e>
 8003fc8:	e6fd      	b.n	8003dc6 <_printf_float+0x24a>
 8003fca:	f04f 0800 	mov.w	r8, #0
 8003fce:	f104 0919 	add.w	r9, r4, #25
 8003fd2:	e7f4      	b.n	8003fbe <_printf_float+0x442>

08003fd4 <_printf_common>:
 8003fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd8:	4616      	mov	r6, r2
 8003fda:	4698      	mov	r8, r3
 8003fdc:	688a      	ldr	r2, [r1, #8]
 8003fde:	690b      	ldr	r3, [r1, #16]
 8003fe0:	4607      	mov	r7, r0
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	bfb8      	it	lt
 8003fe6:	4613      	movlt	r3, r2
 8003fe8:	6033      	str	r3, [r6, #0]
 8003fea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003fee:	460c      	mov	r4, r1
 8003ff0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ff4:	b10a      	cbz	r2, 8003ffa <_printf_common+0x26>
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	6033      	str	r3, [r6, #0]
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	0699      	lsls	r1, r3, #26
 8003ffe:	bf42      	ittt	mi
 8004000:	6833      	ldrmi	r3, [r6, #0]
 8004002:	3302      	addmi	r3, #2
 8004004:	6033      	strmi	r3, [r6, #0]
 8004006:	6825      	ldr	r5, [r4, #0]
 8004008:	f015 0506 	ands.w	r5, r5, #6
 800400c:	d106      	bne.n	800401c <_printf_common+0x48>
 800400e:	f104 0a19 	add.w	sl, r4, #25
 8004012:	68e3      	ldr	r3, [r4, #12]
 8004014:	6832      	ldr	r2, [r6, #0]
 8004016:	1a9b      	subs	r3, r3, r2
 8004018:	42ab      	cmp	r3, r5
 800401a:	dc2b      	bgt.n	8004074 <_printf_common+0xa0>
 800401c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004020:	6822      	ldr	r2, [r4, #0]
 8004022:	3b00      	subs	r3, #0
 8004024:	bf18      	it	ne
 8004026:	2301      	movne	r3, #1
 8004028:	0692      	lsls	r2, r2, #26
 800402a:	d430      	bmi.n	800408e <_printf_common+0xba>
 800402c:	4641      	mov	r1, r8
 800402e:	4638      	mov	r0, r7
 8004030:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004034:	47c8      	blx	r9
 8004036:	3001      	adds	r0, #1
 8004038:	d023      	beq.n	8004082 <_printf_common+0xae>
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	6922      	ldr	r2, [r4, #16]
 800403e:	f003 0306 	and.w	r3, r3, #6
 8004042:	2b04      	cmp	r3, #4
 8004044:	bf14      	ite	ne
 8004046:	2500      	movne	r5, #0
 8004048:	6833      	ldreq	r3, [r6, #0]
 800404a:	f04f 0600 	mov.w	r6, #0
 800404e:	bf08      	it	eq
 8004050:	68e5      	ldreq	r5, [r4, #12]
 8004052:	f104 041a 	add.w	r4, r4, #26
 8004056:	bf08      	it	eq
 8004058:	1aed      	subeq	r5, r5, r3
 800405a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800405e:	bf08      	it	eq
 8004060:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004064:	4293      	cmp	r3, r2
 8004066:	bfc4      	itt	gt
 8004068:	1a9b      	subgt	r3, r3, r2
 800406a:	18ed      	addgt	r5, r5, r3
 800406c:	42b5      	cmp	r5, r6
 800406e:	d11a      	bne.n	80040a6 <_printf_common+0xd2>
 8004070:	2000      	movs	r0, #0
 8004072:	e008      	b.n	8004086 <_printf_common+0xb2>
 8004074:	2301      	movs	r3, #1
 8004076:	4652      	mov	r2, sl
 8004078:	4641      	mov	r1, r8
 800407a:	4638      	mov	r0, r7
 800407c:	47c8      	blx	r9
 800407e:	3001      	adds	r0, #1
 8004080:	d103      	bne.n	800408a <_printf_common+0xb6>
 8004082:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800408a:	3501      	adds	r5, #1
 800408c:	e7c1      	b.n	8004012 <_printf_common+0x3e>
 800408e:	2030      	movs	r0, #48	@ 0x30
 8004090:	18e1      	adds	r1, r4, r3
 8004092:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800409c:	4422      	add	r2, r4
 800409e:	3302      	adds	r3, #2
 80040a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80040a4:	e7c2      	b.n	800402c <_printf_common+0x58>
 80040a6:	2301      	movs	r3, #1
 80040a8:	4622      	mov	r2, r4
 80040aa:	4641      	mov	r1, r8
 80040ac:	4638      	mov	r0, r7
 80040ae:	47c8      	blx	r9
 80040b0:	3001      	adds	r0, #1
 80040b2:	d0e6      	beq.n	8004082 <_printf_common+0xae>
 80040b4:	3601      	adds	r6, #1
 80040b6:	e7d9      	b.n	800406c <_printf_common+0x98>

080040b8 <_printf_i>:
 80040b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040bc:	7e0f      	ldrb	r7, [r1, #24]
 80040be:	4691      	mov	r9, r2
 80040c0:	2f78      	cmp	r7, #120	@ 0x78
 80040c2:	4680      	mov	r8, r0
 80040c4:	460c      	mov	r4, r1
 80040c6:	469a      	mov	sl, r3
 80040c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80040ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80040ce:	d807      	bhi.n	80040e0 <_printf_i+0x28>
 80040d0:	2f62      	cmp	r7, #98	@ 0x62
 80040d2:	d80a      	bhi.n	80040ea <_printf_i+0x32>
 80040d4:	2f00      	cmp	r7, #0
 80040d6:	f000 80d1 	beq.w	800427c <_printf_i+0x1c4>
 80040da:	2f58      	cmp	r7, #88	@ 0x58
 80040dc:	f000 80b8 	beq.w	8004250 <_printf_i+0x198>
 80040e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80040e8:	e03a      	b.n	8004160 <_printf_i+0xa8>
 80040ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80040ee:	2b15      	cmp	r3, #21
 80040f0:	d8f6      	bhi.n	80040e0 <_printf_i+0x28>
 80040f2:	a101      	add	r1, pc, #4	@ (adr r1, 80040f8 <_printf_i+0x40>)
 80040f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040f8:	08004151 	.word	0x08004151
 80040fc:	08004165 	.word	0x08004165
 8004100:	080040e1 	.word	0x080040e1
 8004104:	080040e1 	.word	0x080040e1
 8004108:	080040e1 	.word	0x080040e1
 800410c:	080040e1 	.word	0x080040e1
 8004110:	08004165 	.word	0x08004165
 8004114:	080040e1 	.word	0x080040e1
 8004118:	080040e1 	.word	0x080040e1
 800411c:	080040e1 	.word	0x080040e1
 8004120:	080040e1 	.word	0x080040e1
 8004124:	08004263 	.word	0x08004263
 8004128:	0800418f 	.word	0x0800418f
 800412c:	0800421d 	.word	0x0800421d
 8004130:	080040e1 	.word	0x080040e1
 8004134:	080040e1 	.word	0x080040e1
 8004138:	08004285 	.word	0x08004285
 800413c:	080040e1 	.word	0x080040e1
 8004140:	0800418f 	.word	0x0800418f
 8004144:	080040e1 	.word	0x080040e1
 8004148:	080040e1 	.word	0x080040e1
 800414c:	08004225 	.word	0x08004225
 8004150:	6833      	ldr	r3, [r6, #0]
 8004152:	1d1a      	adds	r2, r3, #4
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6032      	str	r2, [r6, #0]
 8004158:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800415c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004160:	2301      	movs	r3, #1
 8004162:	e09c      	b.n	800429e <_printf_i+0x1e6>
 8004164:	6833      	ldr	r3, [r6, #0]
 8004166:	6820      	ldr	r0, [r4, #0]
 8004168:	1d19      	adds	r1, r3, #4
 800416a:	6031      	str	r1, [r6, #0]
 800416c:	0606      	lsls	r6, r0, #24
 800416e:	d501      	bpl.n	8004174 <_printf_i+0xbc>
 8004170:	681d      	ldr	r5, [r3, #0]
 8004172:	e003      	b.n	800417c <_printf_i+0xc4>
 8004174:	0645      	lsls	r5, r0, #25
 8004176:	d5fb      	bpl.n	8004170 <_printf_i+0xb8>
 8004178:	f9b3 5000 	ldrsh.w	r5, [r3]
 800417c:	2d00      	cmp	r5, #0
 800417e:	da03      	bge.n	8004188 <_printf_i+0xd0>
 8004180:	232d      	movs	r3, #45	@ 0x2d
 8004182:	426d      	negs	r5, r5
 8004184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004188:	230a      	movs	r3, #10
 800418a:	4858      	ldr	r0, [pc, #352]	@ (80042ec <_printf_i+0x234>)
 800418c:	e011      	b.n	80041b2 <_printf_i+0xfa>
 800418e:	6821      	ldr	r1, [r4, #0]
 8004190:	6833      	ldr	r3, [r6, #0]
 8004192:	0608      	lsls	r0, r1, #24
 8004194:	f853 5b04 	ldr.w	r5, [r3], #4
 8004198:	d402      	bmi.n	80041a0 <_printf_i+0xe8>
 800419a:	0649      	lsls	r1, r1, #25
 800419c:	bf48      	it	mi
 800419e:	b2ad      	uxthmi	r5, r5
 80041a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80041a2:	6033      	str	r3, [r6, #0]
 80041a4:	bf14      	ite	ne
 80041a6:	230a      	movne	r3, #10
 80041a8:	2308      	moveq	r3, #8
 80041aa:	4850      	ldr	r0, [pc, #320]	@ (80042ec <_printf_i+0x234>)
 80041ac:	2100      	movs	r1, #0
 80041ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80041b2:	6866      	ldr	r6, [r4, #4]
 80041b4:	2e00      	cmp	r6, #0
 80041b6:	60a6      	str	r6, [r4, #8]
 80041b8:	db05      	blt.n	80041c6 <_printf_i+0x10e>
 80041ba:	6821      	ldr	r1, [r4, #0]
 80041bc:	432e      	orrs	r6, r5
 80041be:	f021 0104 	bic.w	r1, r1, #4
 80041c2:	6021      	str	r1, [r4, #0]
 80041c4:	d04b      	beq.n	800425e <_printf_i+0x1a6>
 80041c6:	4616      	mov	r6, r2
 80041c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80041cc:	fb03 5711 	mls	r7, r3, r1, r5
 80041d0:	5dc7      	ldrb	r7, [r0, r7]
 80041d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041d6:	462f      	mov	r7, r5
 80041d8:	42bb      	cmp	r3, r7
 80041da:	460d      	mov	r5, r1
 80041dc:	d9f4      	bls.n	80041c8 <_printf_i+0x110>
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d10b      	bne.n	80041fa <_printf_i+0x142>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	07df      	lsls	r7, r3, #31
 80041e6:	d508      	bpl.n	80041fa <_printf_i+0x142>
 80041e8:	6923      	ldr	r3, [r4, #16]
 80041ea:	6861      	ldr	r1, [r4, #4]
 80041ec:	4299      	cmp	r1, r3
 80041ee:	bfde      	ittt	le
 80041f0:	2330      	movle	r3, #48	@ 0x30
 80041f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80041fa:	1b92      	subs	r2, r2, r6
 80041fc:	6122      	str	r2, [r4, #16]
 80041fe:	464b      	mov	r3, r9
 8004200:	4621      	mov	r1, r4
 8004202:	4640      	mov	r0, r8
 8004204:	f8cd a000 	str.w	sl, [sp]
 8004208:	aa03      	add	r2, sp, #12
 800420a:	f7ff fee3 	bl	8003fd4 <_printf_common>
 800420e:	3001      	adds	r0, #1
 8004210:	d14a      	bne.n	80042a8 <_printf_i+0x1f0>
 8004212:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004216:	b004      	add	sp, #16
 8004218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800421c:	6823      	ldr	r3, [r4, #0]
 800421e:	f043 0320 	orr.w	r3, r3, #32
 8004222:	6023      	str	r3, [r4, #0]
 8004224:	2778      	movs	r7, #120	@ 0x78
 8004226:	4832      	ldr	r0, [pc, #200]	@ (80042f0 <_printf_i+0x238>)
 8004228:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800422c:	6823      	ldr	r3, [r4, #0]
 800422e:	6831      	ldr	r1, [r6, #0]
 8004230:	061f      	lsls	r7, r3, #24
 8004232:	f851 5b04 	ldr.w	r5, [r1], #4
 8004236:	d402      	bmi.n	800423e <_printf_i+0x186>
 8004238:	065f      	lsls	r7, r3, #25
 800423a:	bf48      	it	mi
 800423c:	b2ad      	uxthmi	r5, r5
 800423e:	6031      	str	r1, [r6, #0]
 8004240:	07d9      	lsls	r1, r3, #31
 8004242:	bf44      	itt	mi
 8004244:	f043 0320 	orrmi.w	r3, r3, #32
 8004248:	6023      	strmi	r3, [r4, #0]
 800424a:	b11d      	cbz	r5, 8004254 <_printf_i+0x19c>
 800424c:	2310      	movs	r3, #16
 800424e:	e7ad      	b.n	80041ac <_printf_i+0xf4>
 8004250:	4826      	ldr	r0, [pc, #152]	@ (80042ec <_printf_i+0x234>)
 8004252:	e7e9      	b.n	8004228 <_printf_i+0x170>
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	f023 0320 	bic.w	r3, r3, #32
 800425a:	6023      	str	r3, [r4, #0]
 800425c:	e7f6      	b.n	800424c <_printf_i+0x194>
 800425e:	4616      	mov	r6, r2
 8004260:	e7bd      	b.n	80041de <_printf_i+0x126>
 8004262:	6833      	ldr	r3, [r6, #0]
 8004264:	6825      	ldr	r5, [r4, #0]
 8004266:	1d18      	adds	r0, r3, #4
 8004268:	6961      	ldr	r1, [r4, #20]
 800426a:	6030      	str	r0, [r6, #0]
 800426c:	062e      	lsls	r6, r5, #24
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	d501      	bpl.n	8004276 <_printf_i+0x1be>
 8004272:	6019      	str	r1, [r3, #0]
 8004274:	e002      	b.n	800427c <_printf_i+0x1c4>
 8004276:	0668      	lsls	r0, r5, #25
 8004278:	d5fb      	bpl.n	8004272 <_printf_i+0x1ba>
 800427a:	8019      	strh	r1, [r3, #0]
 800427c:	2300      	movs	r3, #0
 800427e:	4616      	mov	r6, r2
 8004280:	6123      	str	r3, [r4, #16]
 8004282:	e7bc      	b.n	80041fe <_printf_i+0x146>
 8004284:	6833      	ldr	r3, [r6, #0]
 8004286:	2100      	movs	r1, #0
 8004288:	1d1a      	adds	r2, r3, #4
 800428a:	6032      	str	r2, [r6, #0]
 800428c:	681e      	ldr	r6, [r3, #0]
 800428e:	6862      	ldr	r2, [r4, #4]
 8004290:	4630      	mov	r0, r6
 8004292:	f000 f9c6 	bl	8004622 <memchr>
 8004296:	b108      	cbz	r0, 800429c <_printf_i+0x1e4>
 8004298:	1b80      	subs	r0, r0, r6
 800429a:	6060      	str	r0, [r4, #4]
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	6123      	str	r3, [r4, #16]
 80042a0:	2300      	movs	r3, #0
 80042a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042a6:	e7aa      	b.n	80041fe <_printf_i+0x146>
 80042a8:	4632      	mov	r2, r6
 80042aa:	4649      	mov	r1, r9
 80042ac:	4640      	mov	r0, r8
 80042ae:	6923      	ldr	r3, [r4, #16]
 80042b0:	47d0      	blx	sl
 80042b2:	3001      	adds	r0, #1
 80042b4:	d0ad      	beq.n	8004212 <_printf_i+0x15a>
 80042b6:	6823      	ldr	r3, [r4, #0]
 80042b8:	079b      	lsls	r3, r3, #30
 80042ba:	d413      	bmi.n	80042e4 <_printf_i+0x22c>
 80042bc:	68e0      	ldr	r0, [r4, #12]
 80042be:	9b03      	ldr	r3, [sp, #12]
 80042c0:	4298      	cmp	r0, r3
 80042c2:	bfb8      	it	lt
 80042c4:	4618      	movlt	r0, r3
 80042c6:	e7a6      	b.n	8004216 <_printf_i+0x15e>
 80042c8:	2301      	movs	r3, #1
 80042ca:	4632      	mov	r2, r6
 80042cc:	4649      	mov	r1, r9
 80042ce:	4640      	mov	r0, r8
 80042d0:	47d0      	blx	sl
 80042d2:	3001      	adds	r0, #1
 80042d4:	d09d      	beq.n	8004212 <_printf_i+0x15a>
 80042d6:	3501      	adds	r5, #1
 80042d8:	68e3      	ldr	r3, [r4, #12]
 80042da:	9903      	ldr	r1, [sp, #12]
 80042dc:	1a5b      	subs	r3, r3, r1
 80042de:	42ab      	cmp	r3, r5
 80042e0:	dcf2      	bgt.n	80042c8 <_printf_i+0x210>
 80042e2:	e7eb      	b.n	80042bc <_printf_i+0x204>
 80042e4:	2500      	movs	r5, #0
 80042e6:	f104 0619 	add.w	r6, r4, #25
 80042ea:	e7f5      	b.n	80042d8 <_printf_i+0x220>
 80042ec:	0800643a 	.word	0x0800643a
 80042f0:	0800644b 	.word	0x0800644b

080042f4 <std>:
 80042f4:	2300      	movs	r3, #0
 80042f6:	b510      	push	{r4, lr}
 80042f8:	4604      	mov	r4, r0
 80042fa:	e9c0 3300 	strd	r3, r3, [r0]
 80042fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004302:	6083      	str	r3, [r0, #8]
 8004304:	8181      	strh	r1, [r0, #12]
 8004306:	6643      	str	r3, [r0, #100]	@ 0x64
 8004308:	81c2      	strh	r2, [r0, #14]
 800430a:	6183      	str	r3, [r0, #24]
 800430c:	4619      	mov	r1, r3
 800430e:	2208      	movs	r2, #8
 8004310:	305c      	adds	r0, #92	@ 0x5c
 8004312:	f000 f906 	bl	8004522 <memset>
 8004316:	4b0d      	ldr	r3, [pc, #52]	@ (800434c <std+0x58>)
 8004318:	6224      	str	r4, [r4, #32]
 800431a:	6263      	str	r3, [r4, #36]	@ 0x24
 800431c:	4b0c      	ldr	r3, [pc, #48]	@ (8004350 <std+0x5c>)
 800431e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004320:	4b0c      	ldr	r3, [pc, #48]	@ (8004354 <std+0x60>)
 8004322:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004324:	4b0c      	ldr	r3, [pc, #48]	@ (8004358 <std+0x64>)
 8004326:	6323      	str	r3, [r4, #48]	@ 0x30
 8004328:	4b0c      	ldr	r3, [pc, #48]	@ (800435c <std+0x68>)
 800432a:	429c      	cmp	r4, r3
 800432c:	d006      	beq.n	800433c <std+0x48>
 800432e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004332:	4294      	cmp	r4, r2
 8004334:	d002      	beq.n	800433c <std+0x48>
 8004336:	33d0      	adds	r3, #208	@ 0xd0
 8004338:	429c      	cmp	r4, r3
 800433a:	d105      	bne.n	8004348 <std+0x54>
 800433c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004344:	f000 b96a 	b.w	800461c <__retarget_lock_init_recursive>
 8004348:	bd10      	pop	{r4, pc}
 800434a:	bf00      	nop
 800434c:	0800449d 	.word	0x0800449d
 8004350:	080044bf 	.word	0x080044bf
 8004354:	080044f7 	.word	0x080044f7
 8004358:	0800451b 	.word	0x0800451b
 800435c:	20000294 	.word	0x20000294

08004360 <stdio_exit_handler>:
 8004360:	4a02      	ldr	r2, [pc, #8]	@ (800436c <stdio_exit_handler+0xc>)
 8004362:	4903      	ldr	r1, [pc, #12]	@ (8004370 <stdio_exit_handler+0x10>)
 8004364:	4803      	ldr	r0, [pc, #12]	@ (8004374 <stdio_exit_handler+0x14>)
 8004366:	f000 b869 	b.w	800443c <_fwalk_sglue>
 800436a:	bf00      	nop
 800436c:	2000000c 	.word	0x2000000c
 8004370:	08005f69 	.word	0x08005f69
 8004374:	2000001c 	.word	0x2000001c

08004378 <cleanup_stdio>:
 8004378:	6841      	ldr	r1, [r0, #4]
 800437a:	4b0c      	ldr	r3, [pc, #48]	@ (80043ac <cleanup_stdio+0x34>)
 800437c:	b510      	push	{r4, lr}
 800437e:	4299      	cmp	r1, r3
 8004380:	4604      	mov	r4, r0
 8004382:	d001      	beq.n	8004388 <cleanup_stdio+0x10>
 8004384:	f001 fdf0 	bl	8005f68 <_fflush_r>
 8004388:	68a1      	ldr	r1, [r4, #8]
 800438a:	4b09      	ldr	r3, [pc, #36]	@ (80043b0 <cleanup_stdio+0x38>)
 800438c:	4299      	cmp	r1, r3
 800438e:	d002      	beq.n	8004396 <cleanup_stdio+0x1e>
 8004390:	4620      	mov	r0, r4
 8004392:	f001 fde9 	bl	8005f68 <_fflush_r>
 8004396:	68e1      	ldr	r1, [r4, #12]
 8004398:	4b06      	ldr	r3, [pc, #24]	@ (80043b4 <cleanup_stdio+0x3c>)
 800439a:	4299      	cmp	r1, r3
 800439c:	d004      	beq.n	80043a8 <cleanup_stdio+0x30>
 800439e:	4620      	mov	r0, r4
 80043a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043a4:	f001 bde0 	b.w	8005f68 <_fflush_r>
 80043a8:	bd10      	pop	{r4, pc}
 80043aa:	bf00      	nop
 80043ac:	20000294 	.word	0x20000294
 80043b0:	200002fc 	.word	0x200002fc
 80043b4:	20000364 	.word	0x20000364

080043b8 <global_stdio_init.part.0>:
 80043b8:	b510      	push	{r4, lr}
 80043ba:	4b0b      	ldr	r3, [pc, #44]	@ (80043e8 <global_stdio_init.part.0+0x30>)
 80043bc:	4c0b      	ldr	r4, [pc, #44]	@ (80043ec <global_stdio_init.part.0+0x34>)
 80043be:	4a0c      	ldr	r2, [pc, #48]	@ (80043f0 <global_stdio_init.part.0+0x38>)
 80043c0:	4620      	mov	r0, r4
 80043c2:	601a      	str	r2, [r3, #0]
 80043c4:	2104      	movs	r1, #4
 80043c6:	2200      	movs	r2, #0
 80043c8:	f7ff ff94 	bl	80042f4 <std>
 80043cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80043d0:	2201      	movs	r2, #1
 80043d2:	2109      	movs	r1, #9
 80043d4:	f7ff ff8e 	bl	80042f4 <std>
 80043d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043dc:	2202      	movs	r2, #2
 80043de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043e2:	2112      	movs	r1, #18
 80043e4:	f7ff bf86 	b.w	80042f4 <std>
 80043e8:	200003cc 	.word	0x200003cc
 80043ec:	20000294 	.word	0x20000294
 80043f0:	08004361 	.word	0x08004361

080043f4 <__sfp_lock_acquire>:
 80043f4:	4801      	ldr	r0, [pc, #4]	@ (80043fc <__sfp_lock_acquire+0x8>)
 80043f6:	f000 b912 	b.w	800461e <__retarget_lock_acquire_recursive>
 80043fa:	bf00      	nop
 80043fc:	200003d5 	.word	0x200003d5

08004400 <__sfp_lock_release>:
 8004400:	4801      	ldr	r0, [pc, #4]	@ (8004408 <__sfp_lock_release+0x8>)
 8004402:	f000 b90d 	b.w	8004620 <__retarget_lock_release_recursive>
 8004406:	bf00      	nop
 8004408:	200003d5 	.word	0x200003d5

0800440c <__sinit>:
 800440c:	b510      	push	{r4, lr}
 800440e:	4604      	mov	r4, r0
 8004410:	f7ff fff0 	bl	80043f4 <__sfp_lock_acquire>
 8004414:	6a23      	ldr	r3, [r4, #32]
 8004416:	b11b      	cbz	r3, 8004420 <__sinit+0x14>
 8004418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800441c:	f7ff bff0 	b.w	8004400 <__sfp_lock_release>
 8004420:	4b04      	ldr	r3, [pc, #16]	@ (8004434 <__sinit+0x28>)
 8004422:	6223      	str	r3, [r4, #32]
 8004424:	4b04      	ldr	r3, [pc, #16]	@ (8004438 <__sinit+0x2c>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1f5      	bne.n	8004418 <__sinit+0xc>
 800442c:	f7ff ffc4 	bl	80043b8 <global_stdio_init.part.0>
 8004430:	e7f2      	b.n	8004418 <__sinit+0xc>
 8004432:	bf00      	nop
 8004434:	08004379 	.word	0x08004379
 8004438:	200003cc 	.word	0x200003cc

0800443c <_fwalk_sglue>:
 800443c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004440:	4607      	mov	r7, r0
 8004442:	4688      	mov	r8, r1
 8004444:	4614      	mov	r4, r2
 8004446:	2600      	movs	r6, #0
 8004448:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800444c:	f1b9 0901 	subs.w	r9, r9, #1
 8004450:	d505      	bpl.n	800445e <_fwalk_sglue+0x22>
 8004452:	6824      	ldr	r4, [r4, #0]
 8004454:	2c00      	cmp	r4, #0
 8004456:	d1f7      	bne.n	8004448 <_fwalk_sglue+0xc>
 8004458:	4630      	mov	r0, r6
 800445a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800445e:	89ab      	ldrh	r3, [r5, #12]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d907      	bls.n	8004474 <_fwalk_sglue+0x38>
 8004464:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004468:	3301      	adds	r3, #1
 800446a:	d003      	beq.n	8004474 <_fwalk_sglue+0x38>
 800446c:	4629      	mov	r1, r5
 800446e:	4638      	mov	r0, r7
 8004470:	47c0      	blx	r8
 8004472:	4306      	orrs	r6, r0
 8004474:	3568      	adds	r5, #104	@ 0x68
 8004476:	e7e9      	b.n	800444c <_fwalk_sglue+0x10>

08004478 <iprintf>:
 8004478:	b40f      	push	{r0, r1, r2, r3}
 800447a:	b507      	push	{r0, r1, r2, lr}
 800447c:	4906      	ldr	r1, [pc, #24]	@ (8004498 <iprintf+0x20>)
 800447e:	ab04      	add	r3, sp, #16
 8004480:	6808      	ldr	r0, [r1, #0]
 8004482:	f853 2b04 	ldr.w	r2, [r3], #4
 8004486:	6881      	ldr	r1, [r0, #8]
 8004488:	9301      	str	r3, [sp, #4]
 800448a:	f001 fbd5 	bl	8005c38 <_vfiprintf_r>
 800448e:	b003      	add	sp, #12
 8004490:	f85d eb04 	ldr.w	lr, [sp], #4
 8004494:	b004      	add	sp, #16
 8004496:	4770      	bx	lr
 8004498:	20000018 	.word	0x20000018

0800449c <__sread>:
 800449c:	b510      	push	{r4, lr}
 800449e:	460c      	mov	r4, r1
 80044a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044a4:	f000 f86c 	bl	8004580 <_read_r>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	bfab      	itete	ge
 80044ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80044ae:	89a3      	ldrhlt	r3, [r4, #12]
 80044b0:	181b      	addge	r3, r3, r0
 80044b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80044b6:	bfac      	ite	ge
 80044b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80044ba:	81a3      	strhlt	r3, [r4, #12]
 80044bc:	bd10      	pop	{r4, pc}

080044be <__swrite>:
 80044be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c2:	461f      	mov	r7, r3
 80044c4:	898b      	ldrh	r3, [r1, #12]
 80044c6:	4605      	mov	r5, r0
 80044c8:	05db      	lsls	r3, r3, #23
 80044ca:	460c      	mov	r4, r1
 80044cc:	4616      	mov	r6, r2
 80044ce:	d505      	bpl.n	80044dc <__swrite+0x1e>
 80044d0:	2302      	movs	r3, #2
 80044d2:	2200      	movs	r2, #0
 80044d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044d8:	f000 f840 	bl	800455c <_lseek_r>
 80044dc:	89a3      	ldrh	r3, [r4, #12]
 80044de:	4632      	mov	r2, r6
 80044e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044e4:	81a3      	strh	r3, [r4, #12]
 80044e6:	4628      	mov	r0, r5
 80044e8:	463b      	mov	r3, r7
 80044ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044f2:	f000 b857 	b.w	80045a4 <_write_r>

080044f6 <__sseek>:
 80044f6:	b510      	push	{r4, lr}
 80044f8:	460c      	mov	r4, r1
 80044fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044fe:	f000 f82d 	bl	800455c <_lseek_r>
 8004502:	1c43      	adds	r3, r0, #1
 8004504:	89a3      	ldrh	r3, [r4, #12]
 8004506:	bf15      	itete	ne
 8004508:	6560      	strne	r0, [r4, #84]	@ 0x54
 800450a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800450e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004512:	81a3      	strheq	r3, [r4, #12]
 8004514:	bf18      	it	ne
 8004516:	81a3      	strhne	r3, [r4, #12]
 8004518:	bd10      	pop	{r4, pc}

0800451a <__sclose>:
 800451a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800451e:	f000 b80d 	b.w	800453c <_close_r>

08004522 <memset>:
 8004522:	4603      	mov	r3, r0
 8004524:	4402      	add	r2, r0
 8004526:	4293      	cmp	r3, r2
 8004528:	d100      	bne.n	800452c <memset+0xa>
 800452a:	4770      	bx	lr
 800452c:	f803 1b01 	strb.w	r1, [r3], #1
 8004530:	e7f9      	b.n	8004526 <memset+0x4>
	...

08004534 <_localeconv_r>:
 8004534:	4800      	ldr	r0, [pc, #0]	@ (8004538 <_localeconv_r+0x4>)
 8004536:	4770      	bx	lr
 8004538:	20000158 	.word	0x20000158

0800453c <_close_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	2300      	movs	r3, #0
 8004540:	4d05      	ldr	r5, [pc, #20]	@ (8004558 <_close_r+0x1c>)
 8004542:	4604      	mov	r4, r0
 8004544:	4608      	mov	r0, r1
 8004546:	602b      	str	r3, [r5, #0]
 8004548:	f7fd fa51 	bl	80019ee <_close>
 800454c:	1c43      	adds	r3, r0, #1
 800454e:	d102      	bne.n	8004556 <_close_r+0x1a>
 8004550:	682b      	ldr	r3, [r5, #0]
 8004552:	b103      	cbz	r3, 8004556 <_close_r+0x1a>
 8004554:	6023      	str	r3, [r4, #0]
 8004556:	bd38      	pop	{r3, r4, r5, pc}
 8004558:	200003d0 	.word	0x200003d0

0800455c <_lseek_r>:
 800455c:	b538      	push	{r3, r4, r5, lr}
 800455e:	4604      	mov	r4, r0
 8004560:	4608      	mov	r0, r1
 8004562:	4611      	mov	r1, r2
 8004564:	2200      	movs	r2, #0
 8004566:	4d05      	ldr	r5, [pc, #20]	@ (800457c <_lseek_r+0x20>)
 8004568:	602a      	str	r2, [r5, #0]
 800456a:	461a      	mov	r2, r3
 800456c:	f7fd fa63 	bl	8001a36 <_lseek>
 8004570:	1c43      	adds	r3, r0, #1
 8004572:	d102      	bne.n	800457a <_lseek_r+0x1e>
 8004574:	682b      	ldr	r3, [r5, #0]
 8004576:	b103      	cbz	r3, 800457a <_lseek_r+0x1e>
 8004578:	6023      	str	r3, [r4, #0]
 800457a:	bd38      	pop	{r3, r4, r5, pc}
 800457c:	200003d0 	.word	0x200003d0

08004580 <_read_r>:
 8004580:	b538      	push	{r3, r4, r5, lr}
 8004582:	4604      	mov	r4, r0
 8004584:	4608      	mov	r0, r1
 8004586:	4611      	mov	r1, r2
 8004588:	2200      	movs	r2, #0
 800458a:	4d05      	ldr	r5, [pc, #20]	@ (80045a0 <_read_r+0x20>)
 800458c:	602a      	str	r2, [r5, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	f7fd f9f4 	bl	800197c <_read>
 8004594:	1c43      	adds	r3, r0, #1
 8004596:	d102      	bne.n	800459e <_read_r+0x1e>
 8004598:	682b      	ldr	r3, [r5, #0]
 800459a:	b103      	cbz	r3, 800459e <_read_r+0x1e>
 800459c:	6023      	str	r3, [r4, #0]
 800459e:	bd38      	pop	{r3, r4, r5, pc}
 80045a0:	200003d0 	.word	0x200003d0

080045a4 <_write_r>:
 80045a4:	b538      	push	{r3, r4, r5, lr}
 80045a6:	4604      	mov	r4, r0
 80045a8:	4608      	mov	r0, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	2200      	movs	r2, #0
 80045ae:	4d05      	ldr	r5, [pc, #20]	@ (80045c4 <_write_r+0x20>)
 80045b0:	602a      	str	r2, [r5, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	f7fd f9ff 	bl	80019b6 <_write>
 80045b8:	1c43      	adds	r3, r0, #1
 80045ba:	d102      	bne.n	80045c2 <_write_r+0x1e>
 80045bc:	682b      	ldr	r3, [r5, #0]
 80045be:	b103      	cbz	r3, 80045c2 <_write_r+0x1e>
 80045c0:	6023      	str	r3, [r4, #0]
 80045c2:	bd38      	pop	{r3, r4, r5, pc}
 80045c4:	200003d0 	.word	0x200003d0

080045c8 <__errno>:
 80045c8:	4b01      	ldr	r3, [pc, #4]	@ (80045d0 <__errno+0x8>)
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20000018 	.word	0x20000018

080045d4 <__libc_init_array>:
 80045d4:	b570      	push	{r4, r5, r6, lr}
 80045d6:	2600      	movs	r6, #0
 80045d8:	4d0c      	ldr	r5, [pc, #48]	@ (800460c <__libc_init_array+0x38>)
 80045da:	4c0d      	ldr	r4, [pc, #52]	@ (8004610 <__libc_init_array+0x3c>)
 80045dc:	1b64      	subs	r4, r4, r5
 80045de:	10a4      	asrs	r4, r4, #2
 80045e0:	42a6      	cmp	r6, r4
 80045e2:	d109      	bne.n	80045f8 <__libc_init_array+0x24>
 80045e4:	f001 fece 	bl	8006384 <_init>
 80045e8:	2600      	movs	r6, #0
 80045ea:	4d0a      	ldr	r5, [pc, #40]	@ (8004614 <__libc_init_array+0x40>)
 80045ec:	4c0a      	ldr	r4, [pc, #40]	@ (8004618 <__libc_init_array+0x44>)
 80045ee:	1b64      	subs	r4, r4, r5
 80045f0:	10a4      	asrs	r4, r4, #2
 80045f2:	42a6      	cmp	r6, r4
 80045f4:	d105      	bne.n	8004602 <__libc_init_array+0x2e>
 80045f6:	bd70      	pop	{r4, r5, r6, pc}
 80045f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045fc:	4798      	blx	r3
 80045fe:	3601      	adds	r6, #1
 8004600:	e7ee      	b.n	80045e0 <__libc_init_array+0xc>
 8004602:	f855 3b04 	ldr.w	r3, [r5], #4
 8004606:	4798      	blx	r3
 8004608:	3601      	adds	r6, #1
 800460a:	e7f2      	b.n	80045f2 <__libc_init_array+0x1e>
 800460c:	080067a4 	.word	0x080067a4
 8004610:	080067a4 	.word	0x080067a4
 8004614:	080067a4 	.word	0x080067a4
 8004618:	080067a8 	.word	0x080067a8

0800461c <__retarget_lock_init_recursive>:
 800461c:	4770      	bx	lr

0800461e <__retarget_lock_acquire_recursive>:
 800461e:	4770      	bx	lr

08004620 <__retarget_lock_release_recursive>:
 8004620:	4770      	bx	lr

08004622 <memchr>:
 8004622:	4603      	mov	r3, r0
 8004624:	b510      	push	{r4, lr}
 8004626:	b2c9      	uxtb	r1, r1
 8004628:	4402      	add	r2, r0
 800462a:	4293      	cmp	r3, r2
 800462c:	4618      	mov	r0, r3
 800462e:	d101      	bne.n	8004634 <memchr+0x12>
 8004630:	2000      	movs	r0, #0
 8004632:	e003      	b.n	800463c <memchr+0x1a>
 8004634:	7804      	ldrb	r4, [r0, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	428c      	cmp	r4, r1
 800463a:	d1f6      	bne.n	800462a <memchr+0x8>
 800463c:	bd10      	pop	{r4, pc}

0800463e <quorem>:
 800463e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004642:	6903      	ldr	r3, [r0, #16]
 8004644:	690c      	ldr	r4, [r1, #16]
 8004646:	4607      	mov	r7, r0
 8004648:	42a3      	cmp	r3, r4
 800464a:	db7e      	blt.n	800474a <quorem+0x10c>
 800464c:	3c01      	subs	r4, #1
 800464e:	00a3      	lsls	r3, r4, #2
 8004650:	f100 0514 	add.w	r5, r0, #20
 8004654:	f101 0814 	add.w	r8, r1, #20
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800465e:	9301      	str	r3, [sp, #4]
 8004660:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004664:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004668:	3301      	adds	r3, #1
 800466a:	429a      	cmp	r2, r3
 800466c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004670:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004674:	d32e      	bcc.n	80046d4 <quorem+0x96>
 8004676:	f04f 0a00 	mov.w	sl, #0
 800467a:	46c4      	mov	ip, r8
 800467c:	46ae      	mov	lr, r5
 800467e:	46d3      	mov	fp, sl
 8004680:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004684:	b298      	uxth	r0, r3
 8004686:	fb06 a000 	mla	r0, r6, r0, sl
 800468a:	0c1b      	lsrs	r3, r3, #16
 800468c:	0c02      	lsrs	r2, r0, #16
 800468e:	fb06 2303 	mla	r3, r6, r3, r2
 8004692:	f8de 2000 	ldr.w	r2, [lr]
 8004696:	b280      	uxth	r0, r0
 8004698:	b292      	uxth	r2, r2
 800469a:	1a12      	subs	r2, r2, r0
 800469c:	445a      	add	r2, fp
 800469e:	f8de 0000 	ldr.w	r0, [lr]
 80046a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80046ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80046b0:	b292      	uxth	r2, r2
 80046b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80046b6:	45e1      	cmp	r9, ip
 80046b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80046bc:	f84e 2b04 	str.w	r2, [lr], #4
 80046c0:	d2de      	bcs.n	8004680 <quorem+0x42>
 80046c2:	9b00      	ldr	r3, [sp, #0]
 80046c4:	58eb      	ldr	r3, [r5, r3]
 80046c6:	b92b      	cbnz	r3, 80046d4 <quorem+0x96>
 80046c8:	9b01      	ldr	r3, [sp, #4]
 80046ca:	3b04      	subs	r3, #4
 80046cc:	429d      	cmp	r5, r3
 80046ce:	461a      	mov	r2, r3
 80046d0:	d32f      	bcc.n	8004732 <quorem+0xf4>
 80046d2:	613c      	str	r4, [r7, #16]
 80046d4:	4638      	mov	r0, r7
 80046d6:	f001 f97f 	bl	80059d8 <__mcmp>
 80046da:	2800      	cmp	r0, #0
 80046dc:	db25      	blt.n	800472a <quorem+0xec>
 80046de:	4629      	mov	r1, r5
 80046e0:	2000      	movs	r0, #0
 80046e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80046e6:	f8d1 c000 	ldr.w	ip, [r1]
 80046ea:	fa1f fe82 	uxth.w	lr, r2
 80046ee:	fa1f f38c 	uxth.w	r3, ip
 80046f2:	eba3 030e 	sub.w	r3, r3, lr
 80046f6:	4403      	add	r3, r0
 80046f8:	0c12      	lsrs	r2, r2, #16
 80046fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80046fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004702:	b29b      	uxth	r3, r3
 8004704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004708:	45c1      	cmp	r9, r8
 800470a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800470e:	f841 3b04 	str.w	r3, [r1], #4
 8004712:	d2e6      	bcs.n	80046e2 <quorem+0xa4>
 8004714:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004718:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800471c:	b922      	cbnz	r2, 8004728 <quorem+0xea>
 800471e:	3b04      	subs	r3, #4
 8004720:	429d      	cmp	r5, r3
 8004722:	461a      	mov	r2, r3
 8004724:	d30b      	bcc.n	800473e <quorem+0x100>
 8004726:	613c      	str	r4, [r7, #16]
 8004728:	3601      	adds	r6, #1
 800472a:	4630      	mov	r0, r6
 800472c:	b003      	add	sp, #12
 800472e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004732:	6812      	ldr	r2, [r2, #0]
 8004734:	3b04      	subs	r3, #4
 8004736:	2a00      	cmp	r2, #0
 8004738:	d1cb      	bne.n	80046d2 <quorem+0x94>
 800473a:	3c01      	subs	r4, #1
 800473c:	e7c6      	b.n	80046cc <quorem+0x8e>
 800473e:	6812      	ldr	r2, [r2, #0]
 8004740:	3b04      	subs	r3, #4
 8004742:	2a00      	cmp	r2, #0
 8004744:	d1ef      	bne.n	8004726 <quorem+0xe8>
 8004746:	3c01      	subs	r4, #1
 8004748:	e7ea      	b.n	8004720 <quorem+0xe2>
 800474a:	2000      	movs	r0, #0
 800474c:	e7ee      	b.n	800472c <quorem+0xee>
	...

08004750 <_dtoa_r>:
 8004750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004754:	4614      	mov	r4, r2
 8004756:	461d      	mov	r5, r3
 8004758:	69c7      	ldr	r7, [r0, #28]
 800475a:	b097      	sub	sp, #92	@ 0x5c
 800475c:	4681      	mov	r9, r0
 800475e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004762:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004764:	b97f      	cbnz	r7, 8004786 <_dtoa_r+0x36>
 8004766:	2010      	movs	r0, #16
 8004768:	f000 fe0e 	bl	8005388 <malloc>
 800476c:	4602      	mov	r2, r0
 800476e:	f8c9 001c 	str.w	r0, [r9, #28]
 8004772:	b920      	cbnz	r0, 800477e <_dtoa_r+0x2e>
 8004774:	21ef      	movs	r1, #239	@ 0xef
 8004776:	4bac      	ldr	r3, [pc, #688]	@ (8004a28 <_dtoa_r+0x2d8>)
 8004778:	48ac      	ldr	r0, [pc, #688]	@ (8004a2c <_dtoa_r+0x2dc>)
 800477a:	f001 fccf 	bl	800611c <__assert_func>
 800477e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004782:	6007      	str	r7, [r0, #0]
 8004784:	60c7      	str	r7, [r0, #12]
 8004786:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800478a:	6819      	ldr	r1, [r3, #0]
 800478c:	b159      	cbz	r1, 80047a6 <_dtoa_r+0x56>
 800478e:	685a      	ldr	r2, [r3, #4]
 8004790:	2301      	movs	r3, #1
 8004792:	4093      	lsls	r3, r2
 8004794:	604a      	str	r2, [r1, #4]
 8004796:	608b      	str	r3, [r1, #8]
 8004798:	4648      	mov	r0, r9
 800479a:	f000 feeb 	bl	8005574 <_Bfree>
 800479e:	2200      	movs	r2, #0
 80047a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	1e2b      	subs	r3, r5, #0
 80047a8:	bfaf      	iteee	ge
 80047aa:	2300      	movge	r3, #0
 80047ac:	2201      	movlt	r2, #1
 80047ae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80047b2:	9307      	strlt	r3, [sp, #28]
 80047b4:	bfa8      	it	ge
 80047b6:	6033      	strge	r3, [r6, #0]
 80047b8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80047bc:	4b9c      	ldr	r3, [pc, #624]	@ (8004a30 <_dtoa_r+0x2e0>)
 80047be:	bfb8      	it	lt
 80047c0:	6032      	strlt	r2, [r6, #0]
 80047c2:	ea33 0308 	bics.w	r3, r3, r8
 80047c6:	d112      	bne.n	80047ee <_dtoa_r+0x9e>
 80047c8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80047cc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80047d4:	4323      	orrs	r3, r4
 80047d6:	f000 855e 	beq.w	8005296 <_dtoa_r+0xb46>
 80047da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004a34 <_dtoa_r+0x2e4>
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 8560 	beq.w	80052a6 <_dtoa_r+0xb56>
 80047e6:	f10a 0303 	add.w	r3, sl, #3
 80047ea:	f000 bd5a 	b.w	80052a2 <_dtoa_r+0xb52>
 80047ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80047f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80047fa:	2200      	movs	r2, #0
 80047fc:	2300      	movs	r3, #0
 80047fe:	f7fc f8eb 	bl	80009d8 <__aeabi_dcmpeq>
 8004802:	4607      	mov	r7, r0
 8004804:	b158      	cbz	r0, 800481e <_dtoa_r+0xce>
 8004806:	2301      	movs	r3, #1
 8004808:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800480a:	6013      	str	r3, [r2, #0]
 800480c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800480e:	b113      	cbz	r3, 8004816 <_dtoa_r+0xc6>
 8004810:	4b89      	ldr	r3, [pc, #548]	@ (8004a38 <_dtoa_r+0x2e8>)
 8004812:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8004a3c <_dtoa_r+0x2ec>
 800481a:	f000 bd44 	b.w	80052a6 <_dtoa_r+0xb56>
 800481e:	ab14      	add	r3, sp, #80	@ 0x50
 8004820:	9301      	str	r3, [sp, #4]
 8004822:	ab15      	add	r3, sp, #84	@ 0x54
 8004824:	9300      	str	r3, [sp, #0]
 8004826:	4648      	mov	r0, r9
 8004828:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800482c:	f001 f984 	bl	8005b38 <__d2b>
 8004830:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004834:	9003      	str	r0, [sp, #12]
 8004836:	2e00      	cmp	r6, #0
 8004838:	d078      	beq.n	800492c <_dtoa_r+0x1dc>
 800483a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800483e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004840:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004848:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800484c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004850:	9712      	str	r7, [sp, #72]	@ 0x48
 8004852:	4619      	mov	r1, r3
 8004854:	2200      	movs	r2, #0
 8004856:	4b7a      	ldr	r3, [pc, #488]	@ (8004a40 <_dtoa_r+0x2f0>)
 8004858:	f7fb fc9e 	bl	8000198 <__aeabi_dsub>
 800485c:	a36c      	add	r3, pc, #432	@ (adr r3, 8004a10 <_dtoa_r+0x2c0>)
 800485e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004862:	f7fb fe51 	bl	8000508 <__aeabi_dmul>
 8004866:	a36c      	add	r3, pc, #432	@ (adr r3, 8004a18 <_dtoa_r+0x2c8>)
 8004868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486c:	f7fb fc96 	bl	800019c <__adddf3>
 8004870:	4604      	mov	r4, r0
 8004872:	4630      	mov	r0, r6
 8004874:	460d      	mov	r5, r1
 8004876:	f7fb fddd 	bl	8000434 <__aeabi_i2d>
 800487a:	a369      	add	r3, pc, #420	@ (adr r3, 8004a20 <_dtoa_r+0x2d0>)
 800487c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004880:	f7fb fe42 	bl	8000508 <__aeabi_dmul>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4620      	mov	r0, r4
 800488a:	4629      	mov	r1, r5
 800488c:	f7fb fc86 	bl	800019c <__adddf3>
 8004890:	4604      	mov	r4, r0
 8004892:	460d      	mov	r5, r1
 8004894:	f7fc f8e8 	bl	8000a68 <__aeabi_d2iz>
 8004898:	2200      	movs	r2, #0
 800489a:	4607      	mov	r7, r0
 800489c:	2300      	movs	r3, #0
 800489e:	4620      	mov	r0, r4
 80048a0:	4629      	mov	r1, r5
 80048a2:	f7fc f8a3 	bl	80009ec <__aeabi_dcmplt>
 80048a6:	b140      	cbz	r0, 80048ba <_dtoa_r+0x16a>
 80048a8:	4638      	mov	r0, r7
 80048aa:	f7fb fdc3 	bl	8000434 <__aeabi_i2d>
 80048ae:	4622      	mov	r2, r4
 80048b0:	462b      	mov	r3, r5
 80048b2:	f7fc f891 	bl	80009d8 <__aeabi_dcmpeq>
 80048b6:	b900      	cbnz	r0, 80048ba <_dtoa_r+0x16a>
 80048b8:	3f01      	subs	r7, #1
 80048ba:	2f16      	cmp	r7, #22
 80048bc:	d854      	bhi.n	8004968 <_dtoa_r+0x218>
 80048be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048c2:	4b60      	ldr	r3, [pc, #384]	@ (8004a44 <_dtoa_r+0x2f4>)
 80048c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80048c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048cc:	f7fc f88e 	bl	80009ec <__aeabi_dcmplt>
 80048d0:	2800      	cmp	r0, #0
 80048d2:	d04b      	beq.n	800496c <_dtoa_r+0x21c>
 80048d4:	2300      	movs	r3, #0
 80048d6:	3f01      	subs	r7, #1
 80048d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80048da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048dc:	1b9b      	subs	r3, r3, r6
 80048de:	1e5a      	subs	r2, r3, #1
 80048e0:	bf49      	itett	mi
 80048e2:	f1c3 0301 	rsbmi	r3, r3, #1
 80048e6:	2300      	movpl	r3, #0
 80048e8:	9304      	strmi	r3, [sp, #16]
 80048ea:	2300      	movmi	r3, #0
 80048ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80048ee:	bf54      	ite	pl
 80048f0:	9304      	strpl	r3, [sp, #16]
 80048f2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80048f4:	2f00      	cmp	r7, #0
 80048f6:	db3b      	blt.n	8004970 <_dtoa_r+0x220>
 80048f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048fa:	970e      	str	r7, [sp, #56]	@ 0x38
 80048fc:	443b      	add	r3, r7
 80048fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004900:	2300      	movs	r3, #0
 8004902:	930a      	str	r3, [sp, #40]	@ 0x28
 8004904:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004906:	2b09      	cmp	r3, #9
 8004908:	d865      	bhi.n	80049d6 <_dtoa_r+0x286>
 800490a:	2b05      	cmp	r3, #5
 800490c:	bfc4      	itt	gt
 800490e:	3b04      	subgt	r3, #4
 8004910:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004912:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004914:	bfc8      	it	gt
 8004916:	2400      	movgt	r4, #0
 8004918:	f1a3 0302 	sub.w	r3, r3, #2
 800491c:	bfd8      	it	le
 800491e:	2401      	movle	r4, #1
 8004920:	2b03      	cmp	r3, #3
 8004922:	d864      	bhi.n	80049ee <_dtoa_r+0x29e>
 8004924:	e8df f003 	tbb	[pc, r3]
 8004928:	2c385553 	.word	0x2c385553
 800492c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004930:	441e      	add	r6, r3
 8004932:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004936:	2b20      	cmp	r3, #32
 8004938:	bfc1      	itttt	gt
 800493a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800493e:	fa08 f803 	lslgt.w	r8, r8, r3
 8004942:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004946:	fa24 f303 	lsrgt.w	r3, r4, r3
 800494a:	bfd6      	itet	le
 800494c:	f1c3 0320 	rsble	r3, r3, #32
 8004950:	ea48 0003 	orrgt.w	r0, r8, r3
 8004954:	fa04 f003 	lslle.w	r0, r4, r3
 8004958:	f7fb fd5c 	bl	8000414 <__aeabi_ui2d>
 800495c:	2201      	movs	r2, #1
 800495e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004962:	3e01      	subs	r6, #1
 8004964:	9212      	str	r2, [sp, #72]	@ 0x48
 8004966:	e774      	b.n	8004852 <_dtoa_r+0x102>
 8004968:	2301      	movs	r3, #1
 800496a:	e7b5      	b.n	80048d8 <_dtoa_r+0x188>
 800496c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800496e:	e7b4      	b.n	80048da <_dtoa_r+0x18a>
 8004970:	9b04      	ldr	r3, [sp, #16]
 8004972:	1bdb      	subs	r3, r3, r7
 8004974:	9304      	str	r3, [sp, #16]
 8004976:	427b      	negs	r3, r7
 8004978:	930a      	str	r3, [sp, #40]	@ 0x28
 800497a:	2300      	movs	r3, #0
 800497c:	930e      	str	r3, [sp, #56]	@ 0x38
 800497e:	e7c1      	b.n	8004904 <_dtoa_r+0x1b4>
 8004980:	2301      	movs	r3, #1
 8004982:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004984:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004986:	eb07 0b03 	add.w	fp, r7, r3
 800498a:	f10b 0301 	add.w	r3, fp, #1
 800498e:	2b01      	cmp	r3, #1
 8004990:	9308      	str	r3, [sp, #32]
 8004992:	bfb8      	it	lt
 8004994:	2301      	movlt	r3, #1
 8004996:	e006      	b.n	80049a6 <_dtoa_r+0x256>
 8004998:	2301      	movs	r3, #1
 800499a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800499c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800499e:	2b00      	cmp	r3, #0
 80049a0:	dd28      	ble.n	80049f4 <_dtoa_r+0x2a4>
 80049a2:	469b      	mov	fp, r3
 80049a4:	9308      	str	r3, [sp, #32]
 80049a6:	2100      	movs	r1, #0
 80049a8:	2204      	movs	r2, #4
 80049aa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80049ae:	f102 0514 	add.w	r5, r2, #20
 80049b2:	429d      	cmp	r5, r3
 80049b4:	d926      	bls.n	8004a04 <_dtoa_r+0x2b4>
 80049b6:	6041      	str	r1, [r0, #4]
 80049b8:	4648      	mov	r0, r9
 80049ba:	f000 fd9b 	bl	80054f4 <_Balloc>
 80049be:	4682      	mov	sl, r0
 80049c0:	2800      	cmp	r0, #0
 80049c2:	d143      	bne.n	8004a4c <_dtoa_r+0x2fc>
 80049c4:	4602      	mov	r2, r0
 80049c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80049ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004a48 <_dtoa_r+0x2f8>)
 80049cc:	e6d4      	b.n	8004778 <_dtoa_r+0x28>
 80049ce:	2300      	movs	r3, #0
 80049d0:	e7e3      	b.n	800499a <_dtoa_r+0x24a>
 80049d2:	2300      	movs	r3, #0
 80049d4:	e7d5      	b.n	8004982 <_dtoa_r+0x232>
 80049d6:	2401      	movs	r4, #1
 80049d8:	2300      	movs	r3, #0
 80049da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80049dc:	9320      	str	r3, [sp, #128]	@ 0x80
 80049de:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80049e2:	2200      	movs	r2, #0
 80049e4:	2312      	movs	r3, #18
 80049e6:	f8cd b020 	str.w	fp, [sp, #32]
 80049ea:	9221      	str	r2, [sp, #132]	@ 0x84
 80049ec:	e7db      	b.n	80049a6 <_dtoa_r+0x256>
 80049ee:	2301      	movs	r3, #1
 80049f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049f2:	e7f4      	b.n	80049de <_dtoa_r+0x28e>
 80049f4:	f04f 0b01 	mov.w	fp, #1
 80049f8:	465b      	mov	r3, fp
 80049fa:	f8cd b020 	str.w	fp, [sp, #32]
 80049fe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8004a02:	e7d0      	b.n	80049a6 <_dtoa_r+0x256>
 8004a04:	3101      	adds	r1, #1
 8004a06:	0052      	lsls	r2, r2, #1
 8004a08:	e7d1      	b.n	80049ae <_dtoa_r+0x25e>
 8004a0a:	bf00      	nop
 8004a0c:	f3af 8000 	nop.w
 8004a10:	636f4361 	.word	0x636f4361
 8004a14:	3fd287a7 	.word	0x3fd287a7
 8004a18:	8b60c8b3 	.word	0x8b60c8b3
 8004a1c:	3fc68a28 	.word	0x3fc68a28
 8004a20:	509f79fb 	.word	0x509f79fb
 8004a24:	3fd34413 	.word	0x3fd34413
 8004a28:	08006469 	.word	0x08006469
 8004a2c:	08006480 	.word	0x08006480
 8004a30:	7ff00000 	.word	0x7ff00000
 8004a34:	08006465 	.word	0x08006465
 8004a38:	08006439 	.word	0x08006439
 8004a3c:	08006438 	.word	0x08006438
 8004a40:	3ff80000 	.word	0x3ff80000
 8004a44:	080065d0 	.word	0x080065d0
 8004a48:	080064d8 	.word	0x080064d8
 8004a4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004a50:	6018      	str	r0, [r3, #0]
 8004a52:	9b08      	ldr	r3, [sp, #32]
 8004a54:	2b0e      	cmp	r3, #14
 8004a56:	f200 80a1 	bhi.w	8004b9c <_dtoa_r+0x44c>
 8004a5a:	2c00      	cmp	r4, #0
 8004a5c:	f000 809e 	beq.w	8004b9c <_dtoa_r+0x44c>
 8004a60:	2f00      	cmp	r7, #0
 8004a62:	dd33      	ble.n	8004acc <_dtoa_r+0x37c>
 8004a64:	4b9c      	ldr	r3, [pc, #624]	@ (8004cd8 <_dtoa_r+0x588>)
 8004a66:	f007 020f 	and.w	r2, r7, #15
 8004a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a6e:	05f8      	lsls	r0, r7, #23
 8004a70:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a74:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004a78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004a7c:	d516      	bpl.n	8004aac <_dtoa_r+0x35c>
 8004a7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a82:	4b96      	ldr	r3, [pc, #600]	@ (8004cdc <_dtoa_r+0x58c>)
 8004a84:	2603      	movs	r6, #3
 8004a86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a8a:	f7fb fe67 	bl	800075c <__aeabi_ddiv>
 8004a8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a92:	f004 040f 	and.w	r4, r4, #15
 8004a96:	4d91      	ldr	r5, [pc, #580]	@ (8004cdc <_dtoa_r+0x58c>)
 8004a98:	b954      	cbnz	r4, 8004ab0 <_dtoa_r+0x360>
 8004a9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004aa2:	f7fb fe5b 	bl	800075c <__aeabi_ddiv>
 8004aa6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004aaa:	e028      	b.n	8004afe <_dtoa_r+0x3ae>
 8004aac:	2602      	movs	r6, #2
 8004aae:	e7f2      	b.n	8004a96 <_dtoa_r+0x346>
 8004ab0:	07e1      	lsls	r1, r4, #31
 8004ab2:	d508      	bpl.n	8004ac6 <_dtoa_r+0x376>
 8004ab4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004ab8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004abc:	f7fb fd24 	bl	8000508 <__aeabi_dmul>
 8004ac0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004ac4:	3601      	adds	r6, #1
 8004ac6:	1064      	asrs	r4, r4, #1
 8004ac8:	3508      	adds	r5, #8
 8004aca:	e7e5      	b.n	8004a98 <_dtoa_r+0x348>
 8004acc:	f000 80af 	beq.w	8004c2e <_dtoa_r+0x4de>
 8004ad0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ad4:	427c      	negs	r4, r7
 8004ad6:	4b80      	ldr	r3, [pc, #512]	@ (8004cd8 <_dtoa_r+0x588>)
 8004ad8:	f004 020f 	and.w	r2, r4, #15
 8004adc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	f7fb fd10 	bl	8000508 <__aeabi_dmul>
 8004ae8:	2602      	movs	r6, #2
 8004aea:	2300      	movs	r3, #0
 8004aec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004af0:	4d7a      	ldr	r5, [pc, #488]	@ (8004cdc <_dtoa_r+0x58c>)
 8004af2:	1124      	asrs	r4, r4, #4
 8004af4:	2c00      	cmp	r4, #0
 8004af6:	f040 808f 	bne.w	8004c18 <_dtoa_r+0x4c8>
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1d3      	bne.n	8004aa6 <_dtoa_r+0x356>
 8004afe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004b02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 8094 	beq.w	8004c32 <_dtoa_r+0x4e2>
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	4629      	mov	r1, r5
 8004b10:	4b73      	ldr	r3, [pc, #460]	@ (8004ce0 <_dtoa_r+0x590>)
 8004b12:	f7fb ff6b 	bl	80009ec <__aeabi_dcmplt>
 8004b16:	2800      	cmp	r0, #0
 8004b18:	f000 808b 	beq.w	8004c32 <_dtoa_r+0x4e2>
 8004b1c:	9b08      	ldr	r3, [sp, #32]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 8087 	beq.w	8004c32 <_dtoa_r+0x4e2>
 8004b24:	f1bb 0f00 	cmp.w	fp, #0
 8004b28:	dd34      	ble.n	8004b94 <_dtoa_r+0x444>
 8004b2a:	4620      	mov	r0, r4
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	4629      	mov	r1, r5
 8004b30:	4b6c      	ldr	r3, [pc, #432]	@ (8004ce4 <_dtoa_r+0x594>)
 8004b32:	f7fb fce9 	bl	8000508 <__aeabi_dmul>
 8004b36:	465c      	mov	r4, fp
 8004b38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004b3c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004b40:	3601      	adds	r6, #1
 8004b42:	4630      	mov	r0, r6
 8004b44:	f7fb fc76 	bl	8000434 <__aeabi_i2d>
 8004b48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b4c:	f7fb fcdc 	bl	8000508 <__aeabi_dmul>
 8004b50:	2200      	movs	r2, #0
 8004b52:	4b65      	ldr	r3, [pc, #404]	@ (8004ce8 <_dtoa_r+0x598>)
 8004b54:	f7fb fb22 	bl	800019c <__adddf3>
 8004b58:	4605      	mov	r5, r0
 8004b5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004b5e:	2c00      	cmp	r4, #0
 8004b60:	d16a      	bne.n	8004c38 <_dtoa_r+0x4e8>
 8004b62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b66:	2200      	movs	r2, #0
 8004b68:	4b60      	ldr	r3, [pc, #384]	@ (8004cec <_dtoa_r+0x59c>)
 8004b6a:	f7fb fb15 	bl	8000198 <__aeabi_dsub>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	460b      	mov	r3, r1
 8004b72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b76:	462a      	mov	r2, r5
 8004b78:	4633      	mov	r3, r6
 8004b7a:	f7fb ff55 	bl	8000a28 <__aeabi_dcmpgt>
 8004b7e:	2800      	cmp	r0, #0
 8004b80:	f040 8298 	bne.w	80050b4 <_dtoa_r+0x964>
 8004b84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b88:	462a      	mov	r2, r5
 8004b8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004b8e:	f7fb ff2d 	bl	80009ec <__aeabi_dcmplt>
 8004b92:	bb38      	cbnz	r0, 8004be4 <_dtoa_r+0x494>
 8004b94:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004b98:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004b9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f2c0 8157 	blt.w	8004e52 <_dtoa_r+0x702>
 8004ba4:	2f0e      	cmp	r7, #14
 8004ba6:	f300 8154 	bgt.w	8004e52 <_dtoa_r+0x702>
 8004baa:	4b4b      	ldr	r3, [pc, #300]	@ (8004cd8 <_dtoa_r+0x588>)
 8004bac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004bb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bb4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004bb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f280 80e5 	bge.w	8004d8a <_dtoa_r+0x63a>
 8004bc0:	9b08      	ldr	r3, [sp, #32]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f300 80e1 	bgt.w	8004d8a <_dtoa_r+0x63a>
 8004bc8:	d10c      	bne.n	8004be4 <_dtoa_r+0x494>
 8004bca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	4b46      	ldr	r3, [pc, #280]	@ (8004cec <_dtoa_r+0x59c>)
 8004bd2:	f7fb fc99 	bl	8000508 <__aeabi_dmul>
 8004bd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bda:	f7fb ff1b 	bl	8000a14 <__aeabi_dcmpge>
 8004bde:	2800      	cmp	r0, #0
 8004be0:	f000 8266 	beq.w	80050b0 <_dtoa_r+0x960>
 8004be4:	2400      	movs	r4, #0
 8004be6:	4625      	mov	r5, r4
 8004be8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bea:	4656      	mov	r6, sl
 8004bec:	ea6f 0803 	mvn.w	r8, r3
 8004bf0:	2700      	movs	r7, #0
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4648      	mov	r0, r9
 8004bf6:	f000 fcbd 	bl	8005574 <_Bfree>
 8004bfa:	2d00      	cmp	r5, #0
 8004bfc:	f000 80bd 	beq.w	8004d7a <_dtoa_r+0x62a>
 8004c00:	b12f      	cbz	r7, 8004c0e <_dtoa_r+0x4be>
 8004c02:	42af      	cmp	r7, r5
 8004c04:	d003      	beq.n	8004c0e <_dtoa_r+0x4be>
 8004c06:	4639      	mov	r1, r7
 8004c08:	4648      	mov	r0, r9
 8004c0a:	f000 fcb3 	bl	8005574 <_Bfree>
 8004c0e:	4629      	mov	r1, r5
 8004c10:	4648      	mov	r0, r9
 8004c12:	f000 fcaf 	bl	8005574 <_Bfree>
 8004c16:	e0b0      	b.n	8004d7a <_dtoa_r+0x62a>
 8004c18:	07e2      	lsls	r2, r4, #31
 8004c1a:	d505      	bpl.n	8004c28 <_dtoa_r+0x4d8>
 8004c1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c20:	f7fb fc72 	bl	8000508 <__aeabi_dmul>
 8004c24:	2301      	movs	r3, #1
 8004c26:	3601      	adds	r6, #1
 8004c28:	1064      	asrs	r4, r4, #1
 8004c2a:	3508      	adds	r5, #8
 8004c2c:	e762      	b.n	8004af4 <_dtoa_r+0x3a4>
 8004c2e:	2602      	movs	r6, #2
 8004c30:	e765      	b.n	8004afe <_dtoa_r+0x3ae>
 8004c32:	46b8      	mov	r8, r7
 8004c34:	9c08      	ldr	r4, [sp, #32]
 8004c36:	e784      	b.n	8004b42 <_dtoa_r+0x3f2>
 8004c38:	4b27      	ldr	r3, [pc, #156]	@ (8004cd8 <_dtoa_r+0x588>)
 8004c3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c44:	4454      	add	r4, sl
 8004c46:	2900      	cmp	r1, #0
 8004c48:	d054      	beq.n	8004cf4 <_dtoa_r+0x5a4>
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	4928      	ldr	r1, [pc, #160]	@ (8004cf0 <_dtoa_r+0x5a0>)
 8004c4e:	f7fb fd85 	bl	800075c <__aeabi_ddiv>
 8004c52:	4633      	mov	r3, r6
 8004c54:	462a      	mov	r2, r5
 8004c56:	f7fb fa9f 	bl	8000198 <__aeabi_dsub>
 8004c5a:	4656      	mov	r6, sl
 8004c5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004c60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c64:	f7fb ff00 	bl	8000a68 <__aeabi_d2iz>
 8004c68:	4605      	mov	r5, r0
 8004c6a:	f7fb fbe3 	bl	8000434 <__aeabi_i2d>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c76:	f7fb fa8f 	bl	8000198 <__aeabi_dsub>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	3530      	adds	r5, #48	@ 0x30
 8004c80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004c84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004c88:	f806 5b01 	strb.w	r5, [r6], #1
 8004c8c:	f7fb feae 	bl	80009ec <__aeabi_dcmplt>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	d172      	bne.n	8004d7a <_dtoa_r+0x62a>
 8004c94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c98:	2000      	movs	r0, #0
 8004c9a:	4911      	ldr	r1, [pc, #68]	@ (8004ce0 <_dtoa_r+0x590>)
 8004c9c:	f7fb fa7c 	bl	8000198 <__aeabi_dsub>
 8004ca0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004ca4:	f7fb fea2 	bl	80009ec <__aeabi_dcmplt>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	f040 80b4 	bne.w	8004e16 <_dtoa_r+0x6c6>
 8004cae:	42a6      	cmp	r6, r4
 8004cb0:	f43f af70 	beq.w	8004b94 <_dtoa_r+0x444>
 8004cb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004cb8:	2200      	movs	r2, #0
 8004cba:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <_dtoa_r+0x594>)
 8004cbc:	f7fb fc24 	bl	8000508 <__aeabi_dmul>
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004cc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cca:	4b06      	ldr	r3, [pc, #24]	@ (8004ce4 <_dtoa_r+0x594>)
 8004ccc:	f7fb fc1c 	bl	8000508 <__aeabi_dmul>
 8004cd0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004cd4:	e7c4      	b.n	8004c60 <_dtoa_r+0x510>
 8004cd6:	bf00      	nop
 8004cd8:	080065d0 	.word	0x080065d0
 8004cdc:	080065a8 	.word	0x080065a8
 8004ce0:	3ff00000 	.word	0x3ff00000
 8004ce4:	40240000 	.word	0x40240000
 8004ce8:	401c0000 	.word	0x401c0000
 8004cec:	40140000 	.word	0x40140000
 8004cf0:	3fe00000 	.word	0x3fe00000
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	f7fb fc06 	bl	8000508 <__aeabi_dmul>
 8004cfc:	4656      	mov	r6, sl
 8004cfe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d02:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004d04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d08:	f7fb feae 	bl	8000a68 <__aeabi_d2iz>
 8004d0c:	4605      	mov	r5, r0
 8004d0e:	f7fb fb91 	bl	8000434 <__aeabi_i2d>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d1a:	f7fb fa3d 	bl	8000198 <__aeabi_dsub>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	3530      	adds	r5, #48	@ 0x30
 8004d24:	f806 5b01 	strb.w	r5, [r6], #1
 8004d28:	42a6      	cmp	r6, r4
 8004d2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	d124      	bne.n	8004d7e <_dtoa_r+0x62e>
 8004d34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d38:	4bae      	ldr	r3, [pc, #696]	@ (8004ff4 <_dtoa_r+0x8a4>)
 8004d3a:	f7fb fa2f 	bl	800019c <__adddf3>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d46:	f7fb fe6f 	bl	8000a28 <__aeabi_dcmpgt>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	d163      	bne.n	8004e16 <_dtoa_r+0x6c6>
 8004d4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d52:	2000      	movs	r0, #0
 8004d54:	49a7      	ldr	r1, [pc, #668]	@ (8004ff4 <_dtoa_r+0x8a4>)
 8004d56:	f7fb fa1f 	bl	8000198 <__aeabi_dsub>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d62:	f7fb fe43 	bl	80009ec <__aeabi_dcmplt>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	f43f af14 	beq.w	8004b94 <_dtoa_r+0x444>
 8004d6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004d6e:	1e73      	subs	r3, r6, #1
 8004d70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004d76:	2b30      	cmp	r3, #48	@ 0x30
 8004d78:	d0f8      	beq.n	8004d6c <_dtoa_r+0x61c>
 8004d7a:	4647      	mov	r7, r8
 8004d7c:	e03b      	b.n	8004df6 <_dtoa_r+0x6a6>
 8004d7e:	4b9e      	ldr	r3, [pc, #632]	@ (8004ff8 <_dtoa_r+0x8a8>)
 8004d80:	f7fb fbc2 	bl	8000508 <__aeabi_dmul>
 8004d84:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d88:	e7bc      	b.n	8004d04 <_dtoa_r+0x5b4>
 8004d8a:	4656      	mov	r6, sl
 8004d8c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d94:	4620      	mov	r0, r4
 8004d96:	4629      	mov	r1, r5
 8004d98:	f7fb fce0 	bl	800075c <__aeabi_ddiv>
 8004d9c:	f7fb fe64 	bl	8000a68 <__aeabi_d2iz>
 8004da0:	4680      	mov	r8, r0
 8004da2:	f7fb fb47 	bl	8000434 <__aeabi_i2d>
 8004da6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004daa:	f7fb fbad 	bl	8000508 <__aeabi_dmul>
 8004dae:	4602      	mov	r2, r0
 8004db0:	460b      	mov	r3, r1
 8004db2:	4620      	mov	r0, r4
 8004db4:	4629      	mov	r1, r5
 8004db6:	f7fb f9ef 	bl	8000198 <__aeabi_dsub>
 8004dba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004dbe:	9d08      	ldr	r5, [sp, #32]
 8004dc0:	f806 4b01 	strb.w	r4, [r6], #1
 8004dc4:	eba6 040a 	sub.w	r4, r6, sl
 8004dc8:	42a5      	cmp	r5, r4
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	d133      	bne.n	8004e38 <_dtoa_r+0x6e8>
 8004dd0:	f7fb f9e4 	bl	800019c <__adddf3>
 8004dd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dd8:	4604      	mov	r4, r0
 8004dda:	460d      	mov	r5, r1
 8004ddc:	f7fb fe24 	bl	8000a28 <__aeabi_dcmpgt>
 8004de0:	b9c0      	cbnz	r0, 8004e14 <_dtoa_r+0x6c4>
 8004de2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004de6:	4620      	mov	r0, r4
 8004de8:	4629      	mov	r1, r5
 8004dea:	f7fb fdf5 	bl	80009d8 <__aeabi_dcmpeq>
 8004dee:	b110      	cbz	r0, 8004df6 <_dtoa_r+0x6a6>
 8004df0:	f018 0f01 	tst.w	r8, #1
 8004df4:	d10e      	bne.n	8004e14 <_dtoa_r+0x6c4>
 8004df6:	4648      	mov	r0, r9
 8004df8:	9903      	ldr	r1, [sp, #12]
 8004dfa:	f000 fbbb 	bl	8005574 <_Bfree>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	7033      	strb	r3, [r6, #0]
 8004e02:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004e04:	3701      	adds	r7, #1
 8004e06:	601f      	str	r7, [r3, #0]
 8004e08:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 824b 	beq.w	80052a6 <_dtoa_r+0xb56>
 8004e10:	601e      	str	r6, [r3, #0]
 8004e12:	e248      	b.n	80052a6 <_dtoa_r+0xb56>
 8004e14:	46b8      	mov	r8, r7
 8004e16:	4633      	mov	r3, r6
 8004e18:	461e      	mov	r6, r3
 8004e1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e1e:	2a39      	cmp	r2, #57	@ 0x39
 8004e20:	d106      	bne.n	8004e30 <_dtoa_r+0x6e0>
 8004e22:	459a      	cmp	sl, r3
 8004e24:	d1f8      	bne.n	8004e18 <_dtoa_r+0x6c8>
 8004e26:	2230      	movs	r2, #48	@ 0x30
 8004e28:	f108 0801 	add.w	r8, r8, #1
 8004e2c:	f88a 2000 	strb.w	r2, [sl]
 8004e30:	781a      	ldrb	r2, [r3, #0]
 8004e32:	3201      	adds	r2, #1
 8004e34:	701a      	strb	r2, [r3, #0]
 8004e36:	e7a0      	b.n	8004d7a <_dtoa_r+0x62a>
 8004e38:	2200      	movs	r2, #0
 8004e3a:	4b6f      	ldr	r3, [pc, #444]	@ (8004ff8 <_dtoa_r+0x8a8>)
 8004e3c:	f7fb fb64 	bl	8000508 <__aeabi_dmul>
 8004e40:	2200      	movs	r2, #0
 8004e42:	2300      	movs	r3, #0
 8004e44:	4604      	mov	r4, r0
 8004e46:	460d      	mov	r5, r1
 8004e48:	f7fb fdc6 	bl	80009d8 <__aeabi_dcmpeq>
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	d09f      	beq.n	8004d90 <_dtoa_r+0x640>
 8004e50:	e7d1      	b.n	8004df6 <_dtoa_r+0x6a6>
 8004e52:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e54:	2a00      	cmp	r2, #0
 8004e56:	f000 80ea 	beq.w	800502e <_dtoa_r+0x8de>
 8004e5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e5c:	2a01      	cmp	r2, #1
 8004e5e:	f300 80cd 	bgt.w	8004ffc <_dtoa_r+0x8ac>
 8004e62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e64:	2a00      	cmp	r2, #0
 8004e66:	f000 80c1 	beq.w	8004fec <_dtoa_r+0x89c>
 8004e6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004e6e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004e70:	9e04      	ldr	r6, [sp, #16]
 8004e72:	9a04      	ldr	r2, [sp, #16]
 8004e74:	2101      	movs	r1, #1
 8004e76:	441a      	add	r2, r3
 8004e78:	9204      	str	r2, [sp, #16]
 8004e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e7c:	4648      	mov	r0, r9
 8004e7e:	441a      	add	r2, r3
 8004e80:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e82:	f000 fc2b 	bl	80056dc <__i2b>
 8004e86:	4605      	mov	r5, r0
 8004e88:	b166      	cbz	r6, 8004ea4 <_dtoa_r+0x754>
 8004e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	dd09      	ble.n	8004ea4 <_dtoa_r+0x754>
 8004e90:	42b3      	cmp	r3, r6
 8004e92:	bfa8      	it	ge
 8004e94:	4633      	movge	r3, r6
 8004e96:	9a04      	ldr	r2, [sp, #16]
 8004e98:	1af6      	subs	r6, r6, r3
 8004e9a:	1ad2      	subs	r2, r2, r3
 8004e9c:	9204      	str	r2, [sp, #16]
 8004e9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ea6:	b30b      	cbz	r3, 8004eec <_dtoa_r+0x79c>
 8004ea8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 80c6 	beq.w	800503c <_dtoa_r+0x8ec>
 8004eb0:	2c00      	cmp	r4, #0
 8004eb2:	f000 80c0 	beq.w	8005036 <_dtoa_r+0x8e6>
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	4622      	mov	r2, r4
 8004eba:	4648      	mov	r0, r9
 8004ebc:	f000 fcc6 	bl	800584c <__pow5mult>
 8004ec0:	9a03      	ldr	r2, [sp, #12]
 8004ec2:	4601      	mov	r1, r0
 8004ec4:	4605      	mov	r5, r0
 8004ec6:	4648      	mov	r0, r9
 8004ec8:	f000 fc1e 	bl	8005708 <__multiply>
 8004ecc:	9903      	ldr	r1, [sp, #12]
 8004ece:	4680      	mov	r8, r0
 8004ed0:	4648      	mov	r0, r9
 8004ed2:	f000 fb4f 	bl	8005574 <_Bfree>
 8004ed6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ed8:	1b1b      	subs	r3, r3, r4
 8004eda:	930a      	str	r3, [sp, #40]	@ 0x28
 8004edc:	f000 80b1 	beq.w	8005042 <_dtoa_r+0x8f2>
 8004ee0:	4641      	mov	r1, r8
 8004ee2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ee4:	4648      	mov	r0, r9
 8004ee6:	f000 fcb1 	bl	800584c <__pow5mult>
 8004eea:	9003      	str	r0, [sp, #12]
 8004eec:	2101      	movs	r1, #1
 8004eee:	4648      	mov	r0, r9
 8004ef0:	f000 fbf4 	bl	80056dc <__i2b>
 8004ef4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ef6:	4604      	mov	r4, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f000 81d8 	beq.w	80052ae <_dtoa_r+0xb5e>
 8004efe:	461a      	mov	r2, r3
 8004f00:	4601      	mov	r1, r0
 8004f02:	4648      	mov	r0, r9
 8004f04:	f000 fca2 	bl	800584c <__pow5mult>
 8004f08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	f300 809f 	bgt.w	8005050 <_dtoa_r+0x900>
 8004f12:	9b06      	ldr	r3, [sp, #24]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f040 8097 	bne.w	8005048 <_dtoa_r+0x8f8>
 8004f1a:	9b07      	ldr	r3, [sp, #28]
 8004f1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f040 8093 	bne.w	800504c <_dtoa_r+0x8fc>
 8004f26:	9b07      	ldr	r3, [sp, #28]
 8004f28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f2c:	0d1b      	lsrs	r3, r3, #20
 8004f2e:	051b      	lsls	r3, r3, #20
 8004f30:	b133      	cbz	r3, 8004f40 <_dtoa_r+0x7f0>
 8004f32:	9b04      	ldr	r3, [sp, #16]
 8004f34:	3301      	adds	r3, #1
 8004f36:	9304      	str	r3, [sp, #16]
 8004f38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f3e:	2301      	movs	r3, #1
 8004f40:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 81b8 	beq.w	80052ba <_dtoa_r+0xb6a>
 8004f4a:	6923      	ldr	r3, [r4, #16]
 8004f4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f50:	6918      	ldr	r0, [r3, #16]
 8004f52:	f000 fb77 	bl	8005644 <__hi0bits>
 8004f56:	f1c0 0020 	rsb	r0, r0, #32
 8004f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f5c:	4418      	add	r0, r3
 8004f5e:	f010 001f 	ands.w	r0, r0, #31
 8004f62:	f000 8082 	beq.w	800506a <_dtoa_r+0x91a>
 8004f66:	f1c0 0320 	rsb	r3, r0, #32
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	dd73      	ble.n	8005056 <_dtoa_r+0x906>
 8004f6e:	9b04      	ldr	r3, [sp, #16]
 8004f70:	f1c0 001c 	rsb	r0, r0, #28
 8004f74:	4403      	add	r3, r0
 8004f76:	9304      	str	r3, [sp, #16]
 8004f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f7a:	4406      	add	r6, r0
 8004f7c:	4403      	add	r3, r0
 8004f7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f80:	9b04      	ldr	r3, [sp, #16]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	dd05      	ble.n	8004f92 <_dtoa_r+0x842>
 8004f86:	461a      	mov	r2, r3
 8004f88:	4648      	mov	r0, r9
 8004f8a:	9903      	ldr	r1, [sp, #12]
 8004f8c:	f000 fcb8 	bl	8005900 <__lshift>
 8004f90:	9003      	str	r0, [sp, #12]
 8004f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	dd05      	ble.n	8004fa4 <_dtoa_r+0x854>
 8004f98:	4621      	mov	r1, r4
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	4648      	mov	r0, r9
 8004f9e:	f000 fcaf 	bl	8005900 <__lshift>
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d061      	beq.n	800506e <_dtoa_r+0x91e>
 8004faa:	4621      	mov	r1, r4
 8004fac:	9803      	ldr	r0, [sp, #12]
 8004fae:	f000 fd13 	bl	80059d8 <__mcmp>
 8004fb2:	2800      	cmp	r0, #0
 8004fb4:	da5b      	bge.n	800506e <_dtoa_r+0x91e>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	220a      	movs	r2, #10
 8004fba:	4648      	mov	r0, r9
 8004fbc:	9903      	ldr	r1, [sp, #12]
 8004fbe:	f000 fafb 	bl	80055b8 <__multadd>
 8004fc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fc4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004fc8:	9003      	str	r0, [sp, #12]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 8177 	beq.w	80052be <_dtoa_r+0xb6e>
 8004fd0:	4629      	mov	r1, r5
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	220a      	movs	r2, #10
 8004fd6:	4648      	mov	r0, r9
 8004fd8:	f000 faee 	bl	80055b8 <__multadd>
 8004fdc:	f1bb 0f00 	cmp.w	fp, #0
 8004fe0:	4605      	mov	r5, r0
 8004fe2:	dc6f      	bgt.n	80050c4 <_dtoa_r+0x974>
 8004fe4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	dc49      	bgt.n	800507e <_dtoa_r+0x92e>
 8004fea:	e06b      	b.n	80050c4 <_dtoa_r+0x974>
 8004fec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004ff2:	e73c      	b.n	8004e6e <_dtoa_r+0x71e>
 8004ff4:	3fe00000 	.word	0x3fe00000
 8004ff8:	40240000 	.word	0x40240000
 8004ffc:	9b08      	ldr	r3, [sp, #32]
 8004ffe:	1e5c      	subs	r4, r3, #1
 8005000:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005002:	42a3      	cmp	r3, r4
 8005004:	db09      	blt.n	800501a <_dtoa_r+0x8ca>
 8005006:	1b1c      	subs	r4, r3, r4
 8005008:	9b08      	ldr	r3, [sp, #32]
 800500a:	2b00      	cmp	r3, #0
 800500c:	f6bf af30 	bge.w	8004e70 <_dtoa_r+0x720>
 8005010:	9b04      	ldr	r3, [sp, #16]
 8005012:	9a08      	ldr	r2, [sp, #32]
 8005014:	1a9e      	subs	r6, r3, r2
 8005016:	2300      	movs	r3, #0
 8005018:	e72b      	b.n	8004e72 <_dtoa_r+0x722>
 800501a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800501c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800501e:	1ae3      	subs	r3, r4, r3
 8005020:	441a      	add	r2, r3
 8005022:	940a      	str	r4, [sp, #40]	@ 0x28
 8005024:	9e04      	ldr	r6, [sp, #16]
 8005026:	2400      	movs	r4, #0
 8005028:	9b08      	ldr	r3, [sp, #32]
 800502a:	920e      	str	r2, [sp, #56]	@ 0x38
 800502c:	e721      	b.n	8004e72 <_dtoa_r+0x722>
 800502e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005030:	9e04      	ldr	r6, [sp, #16]
 8005032:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005034:	e728      	b.n	8004e88 <_dtoa_r+0x738>
 8005036:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800503a:	e751      	b.n	8004ee0 <_dtoa_r+0x790>
 800503c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800503e:	9903      	ldr	r1, [sp, #12]
 8005040:	e750      	b.n	8004ee4 <_dtoa_r+0x794>
 8005042:	f8cd 800c 	str.w	r8, [sp, #12]
 8005046:	e751      	b.n	8004eec <_dtoa_r+0x79c>
 8005048:	2300      	movs	r3, #0
 800504a:	e779      	b.n	8004f40 <_dtoa_r+0x7f0>
 800504c:	9b06      	ldr	r3, [sp, #24]
 800504e:	e777      	b.n	8004f40 <_dtoa_r+0x7f0>
 8005050:	2300      	movs	r3, #0
 8005052:	930a      	str	r3, [sp, #40]	@ 0x28
 8005054:	e779      	b.n	8004f4a <_dtoa_r+0x7fa>
 8005056:	d093      	beq.n	8004f80 <_dtoa_r+0x830>
 8005058:	9a04      	ldr	r2, [sp, #16]
 800505a:	331c      	adds	r3, #28
 800505c:	441a      	add	r2, r3
 800505e:	9204      	str	r2, [sp, #16]
 8005060:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005062:	441e      	add	r6, r3
 8005064:	441a      	add	r2, r3
 8005066:	9209      	str	r2, [sp, #36]	@ 0x24
 8005068:	e78a      	b.n	8004f80 <_dtoa_r+0x830>
 800506a:	4603      	mov	r3, r0
 800506c:	e7f4      	b.n	8005058 <_dtoa_r+0x908>
 800506e:	9b08      	ldr	r3, [sp, #32]
 8005070:	46b8      	mov	r8, r7
 8005072:	2b00      	cmp	r3, #0
 8005074:	dc20      	bgt.n	80050b8 <_dtoa_r+0x968>
 8005076:	469b      	mov	fp, r3
 8005078:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800507a:	2b02      	cmp	r3, #2
 800507c:	dd1e      	ble.n	80050bc <_dtoa_r+0x96c>
 800507e:	f1bb 0f00 	cmp.w	fp, #0
 8005082:	f47f adb1 	bne.w	8004be8 <_dtoa_r+0x498>
 8005086:	4621      	mov	r1, r4
 8005088:	465b      	mov	r3, fp
 800508a:	2205      	movs	r2, #5
 800508c:	4648      	mov	r0, r9
 800508e:	f000 fa93 	bl	80055b8 <__multadd>
 8005092:	4601      	mov	r1, r0
 8005094:	4604      	mov	r4, r0
 8005096:	9803      	ldr	r0, [sp, #12]
 8005098:	f000 fc9e 	bl	80059d8 <__mcmp>
 800509c:	2800      	cmp	r0, #0
 800509e:	f77f ada3 	ble.w	8004be8 <_dtoa_r+0x498>
 80050a2:	4656      	mov	r6, sl
 80050a4:	2331      	movs	r3, #49	@ 0x31
 80050a6:	f108 0801 	add.w	r8, r8, #1
 80050aa:	f806 3b01 	strb.w	r3, [r6], #1
 80050ae:	e59f      	b.n	8004bf0 <_dtoa_r+0x4a0>
 80050b0:	46b8      	mov	r8, r7
 80050b2:	9c08      	ldr	r4, [sp, #32]
 80050b4:	4625      	mov	r5, r4
 80050b6:	e7f4      	b.n	80050a2 <_dtoa_r+0x952>
 80050b8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80050bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f000 8101 	beq.w	80052c6 <_dtoa_r+0xb76>
 80050c4:	2e00      	cmp	r6, #0
 80050c6:	dd05      	ble.n	80050d4 <_dtoa_r+0x984>
 80050c8:	4629      	mov	r1, r5
 80050ca:	4632      	mov	r2, r6
 80050cc:	4648      	mov	r0, r9
 80050ce:	f000 fc17 	bl	8005900 <__lshift>
 80050d2:	4605      	mov	r5, r0
 80050d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d05c      	beq.n	8005194 <_dtoa_r+0xa44>
 80050da:	4648      	mov	r0, r9
 80050dc:	6869      	ldr	r1, [r5, #4]
 80050de:	f000 fa09 	bl	80054f4 <_Balloc>
 80050e2:	4606      	mov	r6, r0
 80050e4:	b928      	cbnz	r0, 80050f2 <_dtoa_r+0x9a2>
 80050e6:	4602      	mov	r2, r0
 80050e8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80050ec:	4b80      	ldr	r3, [pc, #512]	@ (80052f0 <_dtoa_r+0xba0>)
 80050ee:	f7ff bb43 	b.w	8004778 <_dtoa_r+0x28>
 80050f2:	692a      	ldr	r2, [r5, #16]
 80050f4:	f105 010c 	add.w	r1, r5, #12
 80050f8:	3202      	adds	r2, #2
 80050fa:	0092      	lsls	r2, r2, #2
 80050fc:	300c      	adds	r0, #12
 80050fe:	f000 ffff 	bl	8006100 <memcpy>
 8005102:	2201      	movs	r2, #1
 8005104:	4631      	mov	r1, r6
 8005106:	4648      	mov	r0, r9
 8005108:	f000 fbfa 	bl	8005900 <__lshift>
 800510c:	462f      	mov	r7, r5
 800510e:	4605      	mov	r5, r0
 8005110:	f10a 0301 	add.w	r3, sl, #1
 8005114:	9304      	str	r3, [sp, #16]
 8005116:	eb0a 030b 	add.w	r3, sl, fp
 800511a:	930a      	str	r3, [sp, #40]	@ 0x28
 800511c:	9b06      	ldr	r3, [sp, #24]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	9309      	str	r3, [sp, #36]	@ 0x24
 8005124:	9b04      	ldr	r3, [sp, #16]
 8005126:	4621      	mov	r1, r4
 8005128:	9803      	ldr	r0, [sp, #12]
 800512a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800512e:	f7ff fa86 	bl	800463e <quorem>
 8005132:	4603      	mov	r3, r0
 8005134:	4639      	mov	r1, r7
 8005136:	3330      	adds	r3, #48	@ 0x30
 8005138:	9006      	str	r0, [sp, #24]
 800513a:	9803      	ldr	r0, [sp, #12]
 800513c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800513e:	f000 fc4b 	bl	80059d8 <__mcmp>
 8005142:	462a      	mov	r2, r5
 8005144:	9008      	str	r0, [sp, #32]
 8005146:	4621      	mov	r1, r4
 8005148:	4648      	mov	r0, r9
 800514a:	f000 fc61 	bl	8005a10 <__mdiff>
 800514e:	68c2      	ldr	r2, [r0, #12]
 8005150:	4606      	mov	r6, r0
 8005152:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005154:	bb02      	cbnz	r2, 8005198 <_dtoa_r+0xa48>
 8005156:	4601      	mov	r1, r0
 8005158:	9803      	ldr	r0, [sp, #12]
 800515a:	f000 fc3d 	bl	80059d8 <__mcmp>
 800515e:	4602      	mov	r2, r0
 8005160:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005162:	4631      	mov	r1, r6
 8005164:	4648      	mov	r0, r9
 8005166:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800516a:	f000 fa03 	bl	8005574 <_Bfree>
 800516e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005170:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005172:	9e04      	ldr	r6, [sp, #16]
 8005174:	ea42 0103 	orr.w	r1, r2, r3
 8005178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800517a:	4319      	orrs	r1, r3
 800517c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800517e:	d10d      	bne.n	800519c <_dtoa_r+0xa4c>
 8005180:	2b39      	cmp	r3, #57	@ 0x39
 8005182:	d027      	beq.n	80051d4 <_dtoa_r+0xa84>
 8005184:	9a08      	ldr	r2, [sp, #32]
 8005186:	2a00      	cmp	r2, #0
 8005188:	dd01      	ble.n	800518e <_dtoa_r+0xa3e>
 800518a:	9b06      	ldr	r3, [sp, #24]
 800518c:	3331      	adds	r3, #49	@ 0x31
 800518e:	f88b 3000 	strb.w	r3, [fp]
 8005192:	e52e      	b.n	8004bf2 <_dtoa_r+0x4a2>
 8005194:	4628      	mov	r0, r5
 8005196:	e7b9      	b.n	800510c <_dtoa_r+0x9bc>
 8005198:	2201      	movs	r2, #1
 800519a:	e7e2      	b.n	8005162 <_dtoa_r+0xa12>
 800519c:	9908      	ldr	r1, [sp, #32]
 800519e:	2900      	cmp	r1, #0
 80051a0:	db04      	blt.n	80051ac <_dtoa_r+0xa5c>
 80051a2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80051a4:	4301      	orrs	r1, r0
 80051a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051a8:	4301      	orrs	r1, r0
 80051aa:	d120      	bne.n	80051ee <_dtoa_r+0xa9e>
 80051ac:	2a00      	cmp	r2, #0
 80051ae:	ddee      	ble.n	800518e <_dtoa_r+0xa3e>
 80051b0:	2201      	movs	r2, #1
 80051b2:	9903      	ldr	r1, [sp, #12]
 80051b4:	4648      	mov	r0, r9
 80051b6:	9304      	str	r3, [sp, #16]
 80051b8:	f000 fba2 	bl	8005900 <__lshift>
 80051bc:	4621      	mov	r1, r4
 80051be:	9003      	str	r0, [sp, #12]
 80051c0:	f000 fc0a 	bl	80059d8 <__mcmp>
 80051c4:	2800      	cmp	r0, #0
 80051c6:	9b04      	ldr	r3, [sp, #16]
 80051c8:	dc02      	bgt.n	80051d0 <_dtoa_r+0xa80>
 80051ca:	d1e0      	bne.n	800518e <_dtoa_r+0xa3e>
 80051cc:	07da      	lsls	r2, r3, #31
 80051ce:	d5de      	bpl.n	800518e <_dtoa_r+0xa3e>
 80051d0:	2b39      	cmp	r3, #57	@ 0x39
 80051d2:	d1da      	bne.n	800518a <_dtoa_r+0xa3a>
 80051d4:	2339      	movs	r3, #57	@ 0x39
 80051d6:	f88b 3000 	strb.w	r3, [fp]
 80051da:	4633      	mov	r3, r6
 80051dc:	461e      	mov	r6, r3
 80051de:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80051e2:	3b01      	subs	r3, #1
 80051e4:	2a39      	cmp	r2, #57	@ 0x39
 80051e6:	d04e      	beq.n	8005286 <_dtoa_r+0xb36>
 80051e8:	3201      	adds	r2, #1
 80051ea:	701a      	strb	r2, [r3, #0]
 80051ec:	e501      	b.n	8004bf2 <_dtoa_r+0x4a2>
 80051ee:	2a00      	cmp	r2, #0
 80051f0:	dd03      	ble.n	80051fa <_dtoa_r+0xaaa>
 80051f2:	2b39      	cmp	r3, #57	@ 0x39
 80051f4:	d0ee      	beq.n	80051d4 <_dtoa_r+0xa84>
 80051f6:	3301      	adds	r3, #1
 80051f8:	e7c9      	b.n	800518e <_dtoa_r+0xa3e>
 80051fa:	9a04      	ldr	r2, [sp, #16]
 80051fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005202:	428a      	cmp	r2, r1
 8005204:	d028      	beq.n	8005258 <_dtoa_r+0xb08>
 8005206:	2300      	movs	r3, #0
 8005208:	220a      	movs	r2, #10
 800520a:	9903      	ldr	r1, [sp, #12]
 800520c:	4648      	mov	r0, r9
 800520e:	f000 f9d3 	bl	80055b8 <__multadd>
 8005212:	42af      	cmp	r7, r5
 8005214:	9003      	str	r0, [sp, #12]
 8005216:	f04f 0300 	mov.w	r3, #0
 800521a:	f04f 020a 	mov.w	r2, #10
 800521e:	4639      	mov	r1, r7
 8005220:	4648      	mov	r0, r9
 8005222:	d107      	bne.n	8005234 <_dtoa_r+0xae4>
 8005224:	f000 f9c8 	bl	80055b8 <__multadd>
 8005228:	4607      	mov	r7, r0
 800522a:	4605      	mov	r5, r0
 800522c:	9b04      	ldr	r3, [sp, #16]
 800522e:	3301      	adds	r3, #1
 8005230:	9304      	str	r3, [sp, #16]
 8005232:	e777      	b.n	8005124 <_dtoa_r+0x9d4>
 8005234:	f000 f9c0 	bl	80055b8 <__multadd>
 8005238:	4629      	mov	r1, r5
 800523a:	4607      	mov	r7, r0
 800523c:	2300      	movs	r3, #0
 800523e:	220a      	movs	r2, #10
 8005240:	4648      	mov	r0, r9
 8005242:	f000 f9b9 	bl	80055b8 <__multadd>
 8005246:	4605      	mov	r5, r0
 8005248:	e7f0      	b.n	800522c <_dtoa_r+0xadc>
 800524a:	f1bb 0f00 	cmp.w	fp, #0
 800524e:	bfcc      	ite	gt
 8005250:	465e      	movgt	r6, fp
 8005252:	2601      	movle	r6, #1
 8005254:	2700      	movs	r7, #0
 8005256:	4456      	add	r6, sl
 8005258:	2201      	movs	r2, #1
 800525a:	9903      	ldr	r1, [sp, #12]
 800525c:	4648      	mov	r0, r9
 800525e:	9304      	str	r3, [sp, #16]
 8005260:	f000 fb4e 	bl	8005900 <__lshift>
 8005264:	4621      	mov	r1, r4
 8005266:	9003      	str	r0, [sp, #12]
 8005268:	f000 fbb6 	bl	80059d8 <__mcmp>
 800526c:	2800      	cmp	r0, #0
 800526e:	dcb4      	bgt.n	80051da <_dtoa_r+0xa8a>
 8005270:	d102      	bne.n	8005278 <_dtoa_r+0xb28>
 8005272:	9b04      	ldr	r3, [sp, #16]
 8005274:	07db      	lsls	r3, r3, #31
 8005276:	d4b0      	bmi.n	80051da <_dtoa_r+0xa8a>
 8005278:	4633      	mov	r3, r6
 800527a:	461e      	mov	r6, r3
 800527c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005280:	2a30      	cmp	r2, #48	@ 0x30
 8005282:	d0fa      	beq.n	800527a <_dtoa_r+0xb2a>
 8005284:	e4b5      	b.n	8004bf2 <_dtoa_r+0x4a2>
 8005286:	459a      	cmp	sl, r3
 8005288:	d1a8      	bne.n	80051dc <_dtoa_r+0xa8c>
 800528a:	2331      	movs	r3, #49	@ 0x31
 800528c:	f108 0801 	add.w	r8, r8, #1
 8005290:	f88a 3000 	strb.w	r3, [sl]
 8005294:	e4ad      	b.n	8004bf2 <_dtoa_r+0x4a2>
 8005296:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005298:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80052f4 <_dtoa_r+0xba4>
 800529c:	b11b      	cbz	r3, 80052a6 <_dtoa_r+0xb56>
 800529e:	f10a 0308 	add.w	r3, sl, #8
 80052a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	4650      	mov	r0, sl
 80052a8:	b017      	add	sp, #92	@ 0x5c
 80052aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	f77f ae2e 	ble.w	8004f12 <_dtoa_r+0x7c2>
 80052b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80052ba:	2001      	movs	r0, #1
 80052bc:	e64d      	b.n	8004f5a <_dtoa_r+0x80a>
 80052be:	f1bb 0f00 	cmp.w	fp, #0
 80052c2:	f77f aed9 	ble.w	8005078 <_dtoa_r+0x928>
 80052c6:	4656      	mov	r6, sl
 80052c8:	4621      	mov	r1, r4
 80052ca:	9803      	ldr	r0, [sp, #12]
 80052cc:	f7ff f9b7 	bl	800463e <quorem>
 80052d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80052d4:	f806 3b01 	strb.w	r3, [r6], #1
 80052d8:	eba6 020a 	sub.w	r2, r6, sl
 80052dc:	4593      	cmp	fp, r2
 80052de:	ddb4      	ble.n	800524a <_dtoa_r+0xafa>
 80052e0:	2300      	movs	r3, #0
 80052e2:	220a      	movs	r2, #10
 80052e4:	4648      	mov	r0, r9
 80052e6:	9903      	ldr	r1, [sp, #12]
 80052e8:	f000 f966 	bl	80055b8 <__multadd>
 80052ec:	9003      	str	r0, [sp, #12]
 80052ee:	e7eb      	b.n	80052c8 <_dtoa_r+0xb78>
 80052f0:	080064d8 	.word	0x080064d8
 80052f4:	0800645c 	.word	0x0800645c

080052f8 <_free_r>:
 80052f8:	b538      	push	{r3, r4, r5, lr}
 80052fa:	4605      	mov	r5, r0
 80052fc:	2900      	cmp	r1, #0
 80052fe:	d040      	beq.n	8005382 <_free_r+0x8a>
 8005300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005304:	1f0c      	subs	r4, r1, #4
 8005306:	2b00      	cmp	r3, #0
 8005308:	bfb8      	it	lt
 800530a:	18e4      	addlt	r4, r4, r3
 800530c:	f000 f8e6 	bl	80054dc <__malloc_lock>
 8005310:	4a1c      	ldr	r2, [pc, #112]	@ (8005384 <_free_r+0x8c>)
 8005312:	6813      	ldr	r3, [r2, #0]
 8005314:	b933      	cbnz	r3, 8005324 <_free_r+0x2c>
 8005316:	6063      	str	r3, [r4, #4]
 8005318:	6014      	str	r4, [r2, #0]
 800531a:	4628      	mov	r0, r5
 800531c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005320:	f000 b8e2 	b.w	80054e8 <__malloc_unlock>
 8005324:	42a3      	cmp	r3, r4
 8005326:	d908      	bls.n	800533a <_free_r+0x42>
 8005328:	6820      	ldr	r0, [r4, #0]
 800532a:	1821      	adds	r1, r4, r0
 800532c:	428b      	cmp	r3, r1
 800532e:	bf01      	itttt	eq
 8005330:	6819      	ldreq	r1, [r3, #0]
 8005332:	685b      	ldreq	r3, [r3, #4]
 8005334:	1809      	addeq	r1, r1, r0
 8005336:	6021      	streq	r1, [r4, #0]
 8005338:	e7ed      	b.n	8005316 <_free_r+0x1e>
 800533a:	461a      	mov	r2, r3
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	b10b      	cbz	r3, 8005344 <_free_r+0x4c>
 8005340:	42a3      	cmp	r3, r4
 8005342:	d9fa      	bls.n	800533a <_free_r+0x42>
 8005344:	6811      	ldr	r1, [r2, #0]
 8005346:	1850      	adds	r0, r2, r1
 8005348:	42a0      	cmp	r0, r4
 800534a:	d10b      	bne.n	8005364 <_free_r+0x6c>
 800534c:	6820      	ldr	r0, [r4, #0]
 800534e:	4401      	add	r1, r0
 8005350:	1850      	adds	r0, r2, r1
 8005352:	4283      	cmp	r3, r0
 8005354:	6011      	str	r1, [r2, #0]
 8005356:	d1e0      	bne.n	800531a <_free_r+0x22>
 8005358:	6818      	ldr	r0, [r3, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	4408      	add	r0, r1
 800535e:	6010      	str	r0, [r2, #0]
 8005360:	6053      	str	r3, [r2, #4]
 8005362:	e7da      	b.n	800531a <_free_r+0x22>
 8005364:	d902      	bls.n	800536c <_free_r+0x74>
 8005366:	230c      	movs	r3, #12
 8005368:	602b      	str	r3, [r5, #0]
 800536a:	e7d6      	b.n	800531a <_free_r+0x22>
 800536c:	6820      	ldr	r0, [r4, #0]
 800536e:	1821      	adds	r1, r4, r0
 8005370:	428b      	cmp	r3, r1
 8005372:	bf01      	itttt	eq
 8005374:	6819      	ldreq	r1, [r3, #0]
 8005376:	685b      	ldreq	r3, [r3, #4]
 8005378:	1809      	addeq	r1, r1, r0
 800537a:	6021      	streq	r1, [r4, #0]
 800537c:	6063      	str	r3, [r4, #4]
 800537e:	6054      	str	r4, [r2, #4]
 8005380:	e7cb      	b.n	800531a <_free_r+0x22>
 8005382:	bd38      	pop	{r3, r4, r5, pc}
 8005384:	200003dc 	.word	0x200003dc

08005388 <malloc>:
 8005388:	4b02      	ldr	r3, [pc, #8]	@ (8005394 <malloc+0xc>)
 800538a:	4601      	mov	r1, r0
 800538c:	6818      	ldr	r0, [r3, #0]
 800538e:	f000 b825 	b.w	80053dc <_malloc_r>
 8005392:	bf00      	nop
 8005394:	20000018 	.word	0x20000018

08005398 <sbrk_aligned>:
 8005398:	b570      	push	{r4, r5, r6, lr}
 800539a:	4e0f      	ldr	r6, [pc, #60]	@ (80053d8 <sbrk_aligned+0x40>)
 800539c:	460c      	mov	r4, r1
 800539e:	6831      	ldr	r1, [r6, #0]
 80053a0:	4605      	mov	r5, r0
 80053a2:	b911      	cbnz	r1, 80053aa <sbrk_aligned+0x12>
 80053a4:	f000 fe9c 	bl	80060e0 <_sbrk_r>
 80053a8:	6030      	str	r0, [r6, #0]
 80053aa:	4621      	mov	r1, r4
 80053ac:	4628      	mov	r0, r5
 80053ae:	f000 fe97 	bl	80060e0 <_sbrk_r>
 80053b2:	1c43      	adds	r3, r0, #1
 80053b4:	d103      	bne.n	80053be <sbrk_aligned+0x26>
 80053b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80053ba:	4620      	mov	r0, r4
 80053bc:	bd70      	pop	{r4, r5, r6, pc}
 80053be:	1cc4      	adds	r4, r0, #3
 80053c0:	f024 0403 	bic.w	r4, r4, #3
 80053c4:	42a0      	cmp	r0, r4
 80053c6:	d0f8      	beq.n	80053ba <sbrk_aligned+0x22>
 80053c8:	1a21      	subs	r1, r4, r0
 80053ca:	4628      	mov	r0, r5
 80053cc:	f000 fe88 	bl	80060e0 <_sbrk_r>
 80053d0:	3001      	adds	r0, #1
 80053d2:	d1f2      	bne.n	80053ba <sbrk_aligned+0x22>
 80053d4:	e7ef      	b.n	80053b6 <sbrk_aligned+0x1e>
 80053d6:	bf00      	nop
 80053d8:	200003d8 	.word	0x200003d8

080053dc <_malloc_r>:
 80053dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053e0:	1ccd      	adds	r5, r1, #3
 80053e2:	f025 0503 	bic.w	r5, r5, #3
 80053e6:	3508      	adds	r5, #8
 80053e8:	2d0c      	cmp	r5, #12
 80053ea:	bf38      	it	cc
 80053ec:	250c      	movcc	r5, #12
 80053ee:	2d00      	cmp	r5, #0
 80053f0:	4606      	mov	r6, r0
 80053f2:	db01      	blt.n	80053f8 <_malloc_r+0x1c>
 80053f4:	42a9      	cmp	r1, r5
 80053f6:	d904      	bls.n	8005402 <_malloc_r+0x26>
 80053f8:	230c      	movs	r3, #12
 80053fa:	6033      	str	r3, [r6, #0]
 80053fc:	2000      	movs	r0, #0
 80053fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005402:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054d8 <_malloc_r+0xfc>
 8005406:	f000 f869 	bl	80054dc <__malloc_lock>
 800540a:	f8d8 3000 	ldr.w	r3, [r8]
 800540e:	461c      	mov	r4, r3
 8005410:	bb44      	cbnz	r4, 8005464 <_malloc_r+0x88>
 8005412:	4629      	mov	r1, r5
 8005414:	4630      	mov	r0, r6
 8005416:	f7ff ffbf 	bl	8005398 <sbrk_aligned>
 800541a:	1c43      	adds	r3, r0, #1
 800541c:	4604      	mov	r4, r0
 800541e:	d158      	bne.n	80054d2 <_malloc_r+0xf6>
 8005420:	f8d8 4000 	ldr.w	r4, [r8]
 8005424:	4627      	mov	r7, r4
 8005426:	2f00      	cmp	r7, #0
 8005428:	d143      	bne.n	80054b2 <_malloc_r+0xd6>
 800542a:	2c00      	cmp	r4, #0
 800542c:	d04b      	beq.n	80054c6 <_malloc_r+0xea>
 800542e:	6823      	ldr	r3, [r4, #0]
 8005430:	4639      	mov	r1, r7
 8005432:	4630      	mov	r0, r6
 8005434:	eb04 0903 	add.w	r9, r4, r3
 8005438:	f000 fe52 	bl	80060e0 <_sbrk_r>
 800543c:	4581      	cmp	r9, r0
 800543e:	d142      	bne.n	80054c6 <_malloc_r+0xea>
 8005440:	6821      	ldr	r1, [r4, #0]
 8005442:	4630      	mov	r0, r6
 8005444:	1a6d      	subs	r5, r5, r1
 8005446:	4629      	mov	r1, r5
 8005448:	f7ff ffa6 	bl	8005398 <sbrk_aligned>
 800544c:	3001      	adds	r0, #1
 800544e:	d03a      	beq.n	80054c6 <_malloc_r+0xea>
 8005450:	6823      	ldr	r3, [r4, #0]
 8005452:	442b      	add	r3, r5
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	f8d8 3000 	ldr.w	r3, [r8]
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	bb62      	cbnz	r2, 80054b8 <_malloc_r+0xdc>
 800545e:	f8c8 7000 	str.w	r7, [r8]
 8005462:	e00f      	b.n	8005484 <_malloc_r+0xa8>
 8005464:	6822      	ldr	r2, [r4, #0]
 8005466:	1b52      	subs	r2, r2, r5
 8005468:	d420      	bmi.n	80054ac <_malloc_r+0xd0>
 800546a:	2a0b      	cmp	r2, #11
 800546c:	d917      	bls.n	800549e <_malloc_r+0xc2>
 800546e:	1961      	adds	r1, r4, r5
 8005470:	42a3      	cmp	r3, r4
 8005472:	6025      	str	r5, [r4, #0]
 8005474:	bf18      	it	ne
 8005476:	6059      	strne	r1, [r3, #4]
 8005478:	6863      	ldr	r3, [r4, #4]
 800547a:	bf08      	it	eq
 800547c:	f8c8 1000 	streq.w	r1, [r8]
 8005480:	5162      	str	r2, [r4, r5]
 8005482:	604b      	str	r3, [r1, #4]
 8005484:	4630      	mov	r0, r6
 8005486:	f000 f82f 	bl	80054e8 <__malloc_unlock>
 800548a:	f104 000b 	add.w	r0, r4, #11
 800548e:	1d23      	adds	r3, r4, #4
 8005490:	f020 0007 	bic.w	r0, r0, #7
 8005494:	1ac2      	subs	r2, r0, r3
 8005496:	bf1c      	itt	ne
 8005498:	1a1b      	subne	r3, r3, r0
 800549a:	50a3      	strne	r3, [r4, r2]
 800549c:	e7af      	b.n	80053fe <_malloc_r+0x22>
 800549e:	6862      	ldr	r2, [r4, #4]
 80054a0:	42a3      	cmp	r3, r4
 80054a2:	bf0c      	ite	eq
 80054a4:	f8c8 2000 	streq.w	r2, [r8]
 80054a8:	605a      	strne	r2, [r3, #4]
 80054aa:	e7eb      	b.n	8005484 <_malloc_r+0xa8>
 80054ac:	4623      	mov	r3, r4
 80054ae:	6864      	ldr	r4, [r4, #4]
 80054b0:	e7ae      	b.n	8005410 <_malloc_r+0x34>
 80054b2:	463c      	mov	r4, r7
 80054b4:	687f      	ldr	r7, [r7, #4]
 80054b6:	e7b6      	b.n	8005426 <_malloc_r+0x4a>
 80054b8:	461a      	mov	r2, r3
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	42a3      	cmp	r3, r4
 80054be:	d1fb      	bne.n	80054b8 <_malloc_r+0xdc>
 80054c0:	2300      	movs	r3, #0
 80054c2:	6053      	str	r3, [r2, #4]
 80054c4:	e7de      	b.n	8005484 <_malloc_r+0xa8>
 80054c6:	230c      	movs	r3, #12
 80054c8:	4630      	mov	r0, r6
 80054ca:	6033      	str	r3, [r6, #0]
 80054cc:	f000 f80c 	bl	80054e8 <__malloc_unlock>
 80054d0:	e794      	b.n	80053fc <_malloc_r+0x20>
 80054d2:	6005      	str	r5, [r0, #0]
 80054d4:	e7d6      	b.n	8005484 <_malloc_r+0xa8>
 80054d6:	bf00      	nop
 80054d8:	200003dc 	.word	0x200003dc

080054dc <__malloc_lock>:
 80054dc:	4801      	ldr	r0, [pc, #4]	@ (80054e4 <__malloc_lock+0x8>)
 80054de:	f7ff b89e 	b.w	800461e <__retarget_lock_acquire_recursive>
 80054e2:	bf00      	nop
 80054e4:	200003d4 	.word	0x200003d4

080054e8 <__malloc_unlock>:
 80054e8:	4801      	ldr	r0, [pc, #4]	@ (80054f0 <__malloc_unlock+0x8>)
 80054ea:	f7ff b899 	b.w	8004620 <__retarget_lock_release_recursive>
 80054ee:	bf00      	nop
 80054f0:	200003d4 	.word	0x200003d4

080054f4 <_Balloc>:
 80054f4:	b570      	push	{r4, r5, r6, lr}
 80054f6:	69c6      	ldr	r6, [r0, #28]
 80054f8:	4604      	mov	r4, r0
 80054fa:	460d      	mov	r5, r1
 80054fc:	b976      	cbnz	r6, 800551c <_Balloc+0x28>
 80054fe:	2010      	movs	r0, #16
 8005500:	f7ff ff42 	bl	8005388 <malloc>
 8005504:	4602      	mov	r2, r0
 8005506:	61e0      	str	r0, [r4, #28]
 8005508:	b920      	cbnz	r0, 8005514 <_Balloc+0x20>
 800550a:	216b      	movs	r1, #107	@ 0x6b
 800550c:	4b17      	ldr	r3, [pc, #92]	@ (800556c <_Balloc+0x78>)
 800550e:	4818      	ldr	r0, [pc, #96]	@ (8005570 <_Balloc+0x7c>)
 8005510:	f000 fe04 	bl	800611c <__assert_func>
 8005514:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005518:	6006      	str	r6, [r0, #0]
 800551a:	60c6      	str	r6, [r0, #12]
 800551c:	69e6      	ldr	r6, [r4, #28]
 800551e:	68f3      	ldr	r3, [r6, #12]
 8005520:	b183      	cbz	r3, 8005544 <_Balloc+0x50>
 8005522:	69e3      	ldr	r3, [r4, #28]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800552a:	b9b8      	cbnz	r0, 800555c <_Balloc+0x68>
 800552c:	2101      	movs	r1, #1
 800552e:	fa01 f605 	lsl.w	r6, r1, r5
 8005532:	1d72      	adds	r2, r6, #5
 8005534:	4620      	mov	r0, r4
 8005536:	0092      	lsls	r2, r2, #2
 8005538:	f000 fe0e 	bl	8006158 <_calloc_r>
 800553c:	b160      	cbz	r0, 8005558 <_Balloc+0x64>
 800553e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005542:	e00e      	b.n	8005562 <_Balloc+0x6e>
 8005544:	2221      	movs	r2, #33	@ 0x21
 8005546:	2104      	movs	r1, #4
 8005548:	4620      	mov	r0, r4
 800554a:	f000 fe05 	bl	8006158 <_calloc_r>
 800554e:	69e3      	ldr	r3, [r4, #28]
 8005550:	60f0      	str	r0, [r6, #12]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1e4      	bne.n	8005522 <_Balloc+0x2e>
 8005558:	2000      	movs	r0, #0
 800555a:	bd70      	pop	{r4, r5, r6, pc}
 800555c:	6802      	ldr	r2, [r0, #0]
 800555e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005562:	2300      	movs	r3, #0
 8005564:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005568:	e7f7      	b.n	800555a <_Balloc+0x66>
 800556a:	bf00      	nop
 800556c:	08006469 	.word	0x08006469
 8005570:	080064e9 	.word	0x080064e9

08005574 <_Bfree>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	69c6      	ldr	r6, [r0, #28]
 8005578:	4605      	mov	r5, r0
 800557a:	460c      	mov	r4, r1
 800557c:	b976      	cbnz	r6, 800559c <_Bfree+0x28>
 800557e:	2010      	movs	r0, #16
 8005580:	f7ff ff02 	bl	8005388 <malloc>
 8005584:	4602      	mov	r2, r0
 8005586:	61e8      	str	r0, [r5, #28]
 8005588:	b920      	cbnz	r0, 8005594 <_Bfree+0x20>
 800558a:	218f      	movs	r1, #143	@ 0x8f
 800558c:	4b08      	ldr	r3, [pc, #32]	@ (80055b0 <_Bfree+0x3c>)
 800558e:	4809      	ldr	r0, [pc, #36]	@ (80055b4 <_Bfree+0x40>)
 8005590:	f000 fdc4 	bl	800611c <__assert_func>
 8005594:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005598:	6006      	str	r6, [r0, #0]
 800559a:	60c6      	str	r6, [r0, #12]
 800559c:	b13c      	cbz	r4, 80055ae <_Bfree+0x3a>
 800559e:	69eb      	ldr	r3, [r5, #28]
 80055a0:	6862      	ldr	r2, [r4, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055a8:	6021      	str	r1, [r4, #0]
 80055aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80055ae:	bd70      	pop	{r4, r5, r6, pc}
 80055b0:	08006469 	.word	0x08006469
 80055b4:	080064e9 	.word	0x080064e9

080055b8 <__multadd>:
 80055b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055bc:	4607      	mov	r7, r0
 80055be:	460c      	mov	r4, r1
 80055c0:	461e      	mov	r6, r3
 80055c2:	2000      	movs	r0, #0
 80055c4:	690d      	ldr	r5, [r1, #16]
 80055c6:	f101 0c14 	add.w	ip, r1, #20
 80055ca:	f8dc 3000 	ldr.w	r3, [ip]
 80055ce:	3001      	adds	r0, #1
 80055d0:	b299      	uxth	r1, r3
 80055d2:	fb02 6101 	mla	r1, r2, r1, r6
 80055d6:	0c1e      	lsrs	r6, r3, #16
 80055d8:	0c0b      	lsrs	r3, r1, #16
 80055da:	fb02 3306 	mla	r3, r2, r6, r3
 80055de:	b289      	uxth	r1, r1
 80055e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055e4:	4285      	cmp	r5, r0
 80055e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055ea:	f84c 1b04 	str.w	r1, [ip], #4
 80055ee:	dcec      	bgt.n	80055ca <__multadd+0x12>
 80055f0:	b30e      	cbz	r6, 8005636 <__multadd+0x7e>
 80055f2:	68a3      	ldr	r3, [r4, #8]
 80055f4:	42ab      	cmp	r3, r5
 80055f6:	dc19      	bgt.n	800562c <__multadd+0x74>
 80055f8:	6861      	ldr	r1, [r4, #4]
 80055fa:	4638      	mov	r0, r7
 80055fc:	3101      	adds	r1, #1
 80055fe:	f7ff ff79 	bl	80054f4 <_Balloc>
 8005602:	4680      	mov	r8, r0
 8005604:	b928      	cbnz	r0, 8005612 <__multadd+0x5a>
 8005606:	4602      	mov	r2, r0
 8005608:	21ba      	movs	r1, #186	@ 0xba
 800560a:	4b0c      	ldr	r3, [pc, #48]	@ (800563c <__multadd+0x84>)
 800560c:	480c      	ldr	r0, [pc, #48]	@ (8005640 <__multadd+0x88>)
 800560e:	f000 fd85 	bl	800611c <__assert_func>
 8005612:	6922      	ldr	r2, [r4, #16]
 8005614:	f104 010c 	add.w	r1, r4, #12
 8005618:	3202      	adds	r2, #2
 800561a:	0092      	lsls	r2, r2, #2
 800561c:	300c      	adds	r0, #12
 800561e:	f000 fd6f 	bl	8006100 <memcpy>
 8005622:	4621      	mov	r1, r4
 8005624:	4638      	mov	r0, r7
 8005626:	f7ff ffa5 	bl	8005574 <_Bfree>
 800562a:	4644      	mov	r4, r8
 800562c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005630:	3501      	adds	r5, #1
 8005632:	615e      	str	r6, [r3, #20]
 8005634:	6125      	str	r5, [r4, #16]
 8005636:	4620      	mov	r0, r4
 8005638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800563c:	080064d8 	.word	0x080064d8
 8005640:	080064e9 	.word	0x080064e9

08005644 <__hi0bits>:
 8005644:	4603      	mov	r3, r0
 8005646:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800564a:	bf3a      	itte	cc
 800564c:	0403      	lslcc	r3, r0, #16
 800564e:	2010      	movcc	r0, #16
 8005650:	2000      	movcs	r0, #0
 8005652:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005656:	bf3c      	itt	cc
 8005658:	021b      	lslcc	r3, r3, #8
 800565a:	3008      	addcc	r0, #8
 800565c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005660:	bf3c      	itt	cc
 8005662:	011b      	lslcc	r3, r3, #4
 8005664:	3004      	addcc	r0, #4
 8005666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800566a:	bf3c      	itt	cc
 800566c:	009b      	lslcc	r3, r3, #2
 800566e:	3002      	addcc	r0, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	db05      	blt.n	8005680 <__hi0bits+0x3c>
 8005674:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005678:	f100 0001 	add.w	r0, r0, #1
 800567c:	bf08      	it	eq
 800567e:	2020      	moveq	r0, #32
 8005680:	4770      	bx	lr

08005682 <__lo0bits>:
 8005682:	6803      	ldr	r3, [r0, #0]
 8005684:	4602      	mov	r2, r0
 8005686:	f013 0007 	ands.w	r0, r3, #7
 800568a:	d00b      	beq.n	80056a4 <__lo0bits+0x22>
 800568c:	07d9      	lsls	r1, r3, #31
 800568e:	d421      	bmi.n	80056d4 <__lo0bits+0x52>
 8005690:	0798      	lsls	r0, r3, #30
 8005692:	bf49      	itett	mi
 8005694:	085b      	lsrmi	r3, r3, #1
 8005696:	089b      	lsrpl	r3, r3, #2
 8005698:	2001      	movmi	r0, #1
 800569a:	6013      	strmi	r3, [r2, #0]
 800569c:	bf5c      	itt	pl
 800569e:	2002      	movpl	r0, #2
 80056a0:	6013      	strpl	r3, [r2, #0]
 80056a2:	4770      	bx	lr
 80056a4:	b299      	uxth	r1, r3
 80056a6:	b909      	cbnz	r1, 80056ac <__lo0bits+0x2a>
 80056a8:	2010      	movs	r0, #16
 80056aa:	0c1b      	lsrs	r3, r3, #16
 80056ac:	b2d9      	uxtb	r1, r3
 80056ae:	b909      	cbnz	r1, 80056b4 <__lo0bits+0x32>
 80056b0:	3008      	adds	r0, #8
 80056b2:	0a1b      	lsrs	r3, r3, #8
 80056b4:	0719      	lsls	r1, r3, #28
 80056b6:	bf04      	itt	eq
 80056b8:	091b      	lsreq	r3, r3, #4
 80056ba:	3004      	addeq	r0, #4
 80056bc:	0799      	lsls	r1, r3, #30
 80056be:	bf04      	itt	eq
 80056c0:	089b      	lsreq	r3, r3, #2
 80056c2:	3002      	addeq	r0, #2
 80056c4:	07d9      	lsls	r1, r3, #31
 80056c6:	d403      	bmi.n	80056d0 <__lo0bits+0x4e>
 80056c8:	085b      	lsrs	r3, r3, #1
 80056ca:	f100 0001 	add.w	r0, r0, #1
 80056ce:	d003      	beq.n	80056d8 <__lo0bits+0x56>
 80056d0:	6013      	str	r3, [r2, #0]
 80056d2:	4770      	bx	lr
 80056d4:	2000      	movs	r0, #0
 80056d6:	4770      	bx	lr
 80056d8:	2020      	movs	r0, #32
 80056da:	4770      	bx	lr

080056dc <__i2b>:
 80056dc:	b510      	push	{r4, lr}
 80056de:	460c      	mov	r4, r1
 80056e0:	2101      	movs	r1, #1
 80056e2:	f7ff ff07 	bl	80054f4 <_Balloc>
 80056e6:	4602      	mov	r2, r0
 80056e8:	b928      	cbnz	r0, 80056f6 <__i2b+0x1a>
 80056ea:	f240 1145 	movw	r1, #325	@ 0x145
 80056ee:	4b04      	ldr	r3, [pc, #16]	@ (8005700 <__i2b+0x24>)
 80056f0:	4804      	ldr	r0, [pc, #16]	@ (8005704 <__i2b+0x28>)
 80056f2:	f000 fd13 	bl	800611c <__assert_func>
 80056f6:	2301      	movs	r3, #1
 80056f8:	6144      	str	r4, [r0, #20]
 80056fa:	6103      	str	r3, [r0, #16]
 80056fc:	bd10      	pop	{r4, pc}
 80056fe:	bf00      	nop
 8005700:	080064d8 	.word	0x080064d8
 8005704:	080064e9 	.word	0x080064e9

08005708 <__multiply>:
 8005708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800570c:	4617      	mov	r7, r2
 800570e:	690a      	ldr	r2, [r1, #16]
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	4689      	mov	r9, r1
 8005714:	429a      	cmp	r2, r3
 8005716:	bfa2      	ittt	ge
 8005718:	463b      	movge	r3, r7
 800571a:	460f      	movge	r7, r1
 800571c:	4699      	movge	r9, r3
 800571e:	693d      	ldr	r5, [r7, #16]
 8005720:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	eb05 060a 	add.w	r6, r5, sl
 800572c:	42b3      	cmp	r3, r6
 800572e:	b085      	sub	sp, #20
 8005730:	bfb8      	it	lt
 8005732:	3101      	addlt	r1, #1
 8005734:	f7ff fede 	bl	80054f4 <_Balloc>
 8005738:	b930      	cbnz	r0, 8005748 <__multiply+0x40>
 800573a:	4602      	mov	r2, r0
 800573c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005740:	4b40      	ldr	r3, [pc, #256]	@ (8005844 <__multiply+0x13c>)
 8005742:	4841      	ldr	r0, [pc, #260]	@ (8005848 <__multiply+0x140>)
 8005744:	f000 fcea 	bl	800611c <__assert_func>
 8005748:	f100 0414 	add.w	r4, r0, #20
 800574c:	4623      	mov	r3, r4
 800574e:	2200      	movs	r2, #0
 8005750:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005754:	4573      	cmp	r3, lr
 8005756:	d320      	bcc.n	800579a <__multiply+0x92>
 8005758:	f107 0814 	add.w	r8, r7, #20
 800575c:	f109 0114 	add.w	r1, r9, #20
 8005760:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005764:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005768:	9302      	str	r3, [sp, #8]
 800576a:	1beb      	subs	r3, r5, r7
 800576c:	3b15      	subs	r3, #21
 800576e:	f023 0303 	bic.w	r3, r3, #3
 8005772:	3304      	adds	r3, #4
 8005774:	3715      	adds	r7, #21
 8005776:	42bd      	cmp	r5, r7
 8005778:	bf38      	it	cc
 800577a:	2304      	movcc	r3, #4
 800577c:	9301      	str	r3, [sp, #4]
 800577e:	9b02      	ldr	r3, [sp, #8]
 8005780:	9103      	str	r1, [sp, #12]
 8005782:	428b      	cmp	r3, r1
 8005784:	d80c      	bhi.n	80057a0 <__multiply+0x98>
 8005786:	2e00      	cmp	r6, #0
 8005788:	dd03      	ble.n	8005792 <__multiply+0x8a>
 800578a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800578e:	2b00      	cmp	r3, #0
 8005790:	d055      	beq.n	800583e <__multiply+0x136>
 8005792:	6106      	str	r6, [r0, #16]
 8005794:	b005      	add	sp, #20
 8005796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800579a:	f843 2b04 	str.w	r2, [r3], #4
 800579e:	e7d9      	b.n	8005754 <__multiply+0x4c>
 80057a0:	f8b1 a000 	ldrh.w	sl, [r1]
 80057a4:	f1ba 0f00 	cmp.w	sl, #0
 80057a8:	d01f      	beq.n	80057ea <__multiply+0xe2>
 80057aa:	46c4      	mov	ip, r8
 80057ac:	46a1      	mov	r9, r4
 80057ae:	2700      	movs	r7, #0
 80057b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80057b4:	f8d9 3000 	ldr.w	r3, [r9]
 80057b8:	fa1f fb82 	uxth.w	fp, r2
 80057bc:	b29b      	uxth	r3, r3
 80057be:	fb0a 330b 	mla	r3, sl, fp, r3
 80057c2:	443b      	add	r3, r7
 80057c4:	f8d9 7000 	ldr.w	r7, [r9]
 80057c8:	0c12      	lsrs	r2, r2, #16
 80057ca:	0c3f      	lsrs	r7, r7, #16
 80057cc:	fb0a 7202 	mla	r2, sl, r2, r7
 80057d0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057da:	4565      	cmp	r5, ip
 80057dc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80057e0:	f849 3b04 	str.w	r3, [r9], #4
 80057e4:	d8e4      	bhi.n	80057b0 <__multiply+0xa8>
 80057e6:	9b01      	ldr	r3, [sp, #4]
 80057e8:	50e7      	str	r7, [r4, r3]
 80057ea:	9b03      	ldr	r3, [sp, #12]
 80057ec:	3104      	adds	r1, #4
 80057ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80057f2:	f1b9 0f00 	cmp.w	r9, #0
 80057f6:	d020      	beq.n	800583a <__multiply+0x132>
 80057f8:	4647      	mov	r7, r8
 80057fa:	46a4      	mov	ip, r4
 80057fc:	f04f 0a00 	mov.w	sl, #0
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	f8b7 b000 	ldrh.w	fp, [r7]
 8005806:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800580a:	b29b      	uxth	r3, r3
 800580c:	fb09 220b 	mla	r2, r9, fp, r2
 8005810:	4452      	add	r2, sl
 8005812:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005816:	f84c 3b04 	str.w	r3, [ip], #4
 800581a:	f857 3b04 	ldr.w	r3, [r7], #4
 800581e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005822:	f8bc 3000 	ldrh.w	r3, [ip]
 8005826:	42bd      	cmp	r5, r7
 8005828:	fb09 330a 	mla	r3, r9, sl, r3
 800582c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005830:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005834:	d8e5      	bhi.n	8005802 <__multiply+0xfa>
 8005836:	9a01      	ldr	r2, [sp, #4]
 8005838:	50a3      	str	r3, [r4, r2]
 800583a:	3404      	adds	r4, #4
 800583c:	e79f      	b.n	800577e <__multiply+0x76>
 800583e:	3e01      	subs	r6, #1
 8005840:	e7a1      	b.n	8005786 <__multiply+0x7e>
 8005842:	bf00      	nop
 8005844:	080064d8 	.word	0x080064d8
 8005848:	080064e9 	.word	0x080064e9

0800584c <__pow5mult>:
 800584c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005850:	4615      	mov	r5, r2
 8005852:	f012 0203 	ands.w	r2, r2, #3
 8005856:	4607      	mov	r7, r0
 8005858:	460e      	mov	r6, r1
 800585a:	d007      	beq.n	800586c <__pow5mult+0x20>
 800585c:	4c25      	ldr	r4, [pc, #148]	@ (80058f4 <__pow5mult+0xa8>)
 800585e:	3a01      	subs	r2, #1
 8005860:	2300      	movs	r3, #0
 8005862:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005866:	f7ff fea7 	bl	80055b8 <__multadd>
 800586a:	4606      	mov	r6, r0
 800586c:	10ad      	asrs	r5, r5, #2
 800586e:	d03d      	beq.n	80058ec <__pow5mult+0xa0>
 8005870:	69fc      	ldr	r4, [r7, #28]
 8005872:	b97c      	cbnz	r4, 8005894 <__pow5mult+0x48>
 8005874:	2010      	movs	r0, #16
 8005876:	f7ff fd87 	bl	8005388 <malloc>
 800587a:	4602      	mov	r2, r0
 800587c:	61f8      	str	r0, [r7, #28]
 800587e:	b928      	cbnz	r0, 800588c <__pow5mult+0x40>
 8005880:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005884:	4b1c      	ldr	r3, [pc, #112]	@ (80058f8 <__pow5mult+0xac>)
 8005886:	481d      	ldr	r0, [pc, #116]	@ (80058fc <__pow5mult+0xb0>)
 8005888:	f000 fc48 	bl	800611c <__assert_func>
 800588c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005890:	6004      	str	r4, [r0, #0]
 8005892:	60c4      	str	r4, [r0, #12]
 8005894:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005898:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800589c:	b94c      	cbnz	r4, 80058b2 <__pow5mult+0x66>
 800589e:	f240 2171 	movw	r1, #625	@ 0x271
 80058a2:	4638      	mov	r0, r7
 80058a4:	f7ff ff1a 	bl	80056dc <__i2b>
 80058a8:	2300      	movs	r3, #0
 80058aa:	4604      	mov	r4, r0
 80058ac:	f8c8 0008 	str.w	r0, [r8, #8]
 80058b0:	6003      	str	r3, [r0, #0]
 80058b2:	f04f 0900 	mov.w	r9, #0
 80058b6:	07eb      	lsls	r3, r5, #31
 80058b8:	d50a      	bpl.n	80058d0 <__pow5mult+0x84>
 80058ba:	4631      	mov	r1, r6
 80058bc:	4622      	mov	r2, r4
 80058be:	4638      	mov	r0, r7
 80058c0:	f7ff ff22 	bl	8005708 <__multiply>
 80058c4:	4680      	mov	r8, r0
 80058c6:	4631      	mov	r1, r6
 80058c8:	4638      	mov	r0, r7
 80058ca:	f7ff fe53 	bl	8005574 <_Bfree>
 80058ce:	4646      	mov	r6, r8
 80058d0:	106d      	asrs	r5, r5, #1
 80058d2:	d00b      	beq.n	80058ec <__pow5mult+0xa0>
 80058d4:	6820      	ldr	r0, [r4, #0]
 80058d6:	b938      	cbnz	r0, 80058e8 <__pow5mult+0x9c>
 80058d8:	4622      	mov	r2, r4
 80058da:	4621      	mov	r1, r4
 80058dc:	4638      	mov	r0, r7
 80058de:	f7ff ff13 	bl	8005708 <__multiply>
 80058e2:	6020      	str	r0, [r4, #0]
 80058e4:	f8c0 9000 	str.w	r9, [r0]
 80058e8:	4604      	mov	r4, r0
 80058ea:	e7e4      	b.n	80058b6 <__pow5mult+0x6a>
 80058ec:	4630      	mov	r0, r6
 80058ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058f2:	bf00      	nop
 80058f4:	0800659c 	.word	0x0800659c
 80058f8:	08006469 	.word	0x08006469
 80058fc:	080064e9 	.word	0x080064e9

08005900 <__lshift>:
 8005900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005904:	460c      	mov	r4, r1
 8005906:	4607      	mov	r7, r0
 8005908:	4691      	mov	r9, r2
 800590a:	6923      	ldr	r3, [r4, #16]
 800590c:	6849      	ldr	r1, [r1, #4]
 800590e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005912:	68a3      	ldr	r3, [r4, #8]
 8005914:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005918:	f108 0601 	add.w	r6, r8, #1
 800591c:	42b3      	cmp	r3, r6
 800591e:	db0b      	blt.n	8005938 <__lshift+0x38>
 8005920:	4638      	mov	r0, r7
 8005922:	f7ff fde7 	bl	80054f4 <_Balloc>
 8005926:	4605      	mov	r5, r0
 8005928:	b948      	cbnz	r0, 800593e <__lshift+0x3e>
 800592a:	4602      	mov	r2, r0
 800592c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005930:	4b27      	ldr	r3, [pc, #156]	@ (80059d0 <__lshift+0xd0>)
 8005932:	4828      	ldr	r0, [pc, #160]	@ (80059d4 <__lshift+0xd4>)
 8005934:	f000 fbf2 	bl	800611c <__assert_func>
 8005938:	3101      	adds	r1, #1
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	e7ee      	b.n	800591c <__lshift+0x1c>
 800593e:	2300      	movs	r3, #0
 8005940:	f100 0114 	add.w	r1, r0, #20
 8005944:	f100 0210 	add.w	r2, r0, #16
 8005948:	4618      	mov	r0, r3
 800594a:	4553      	cmp	r3, sl
 800594c:	db33      	blt.n	80059b6 <__lshift+0xb6>
 800594e:	6920      	ldr	r0, [r4, #16]
 8005950:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005954:	f104 0314 	add.w	r3, r4, #20
 8005958:	f019 091f 	ands.w	r9, r9, #31
 800595c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005960:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005964:	d02b      	beq.n	80059be <__lshift+0xbe>
 8005966:	468a      	mov	sl, r1
 8005968:	2200      	movs	r2, #0
 800596a:	f1c9 0e20 	rsb	lr, r9, #32
 800596e:	6818      	ldr	r0, [r3, #0]
 8005970:	fa00 f009 	lsl.w	r0, r0, r9
 8005974:	4310      	orrs	r0, r2
 8005976:	f84a 0b04 	str.w	r0, [sl], #4
 800597a:	f853 2b04 	ldr.w	r2, [r3], #4
 800597e:	459c      	cmp	ip, r3
 8005980:	fa22 f20e 	lsr.w	r2, r2, lr
 8005984:	d8f3      	bhi.n	800596e <__lshift+0x6e>
 8005986:	ebac 0304 	sub.w	r3, ip, r4
 800598a:	3b15      	subs	r3, #21
 800598c:	f023 0303 	bic.w	r3, r3, #3
 8005990:	3304      	adds	r3, #4
 8005992:	f104 0015 	add.w	r0, r4, #21
 8005996:	4560      	cmp	r0, ip
 8005998:	bf88      	it	hi
 800599a:	2304      	movhi	r3, #4
 800599c:	50ca      	str	r2, [r1, r3]
 800599e:	b10a      	cbz	r2, 80059a4 <__lshift+0xa4>
 80059a0:	f108 0602 	add.w	r6, r8, #2
 80059a4:	3e01      	subs	r6, #1
 80059a6:	4638      	mov	r0, r7
 80059a8:	4621      	mov	r1, r4
 80059aa:	612e      	str	r6, [r5, #16]
 80059ac:	f7ff fde2 	bl	8005574 <_Bfree>
 80059b0:	4628      	mov	r0, r5
 80059b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80059ba:	3301      	adds	r3, #1
 80059bc:	e7c5      	b.n	800594a <__lshift+0x4a>
 80059be:	3904      	subs	r1, #4
 80059c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80059c4:	459c      	cmp	ip, r3
 80059c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80059ca:	d8f9      	bhi.n	80059c0 <__lshift+0xc0>
 80059cc:	e7ea      	b.n	80059a4 <__lshift+0xa4>
 80059ce:	bf00      	nop
 80059d0:	080064d8 	.word	0x080064d8
 80059d4:	080064e9 	.word	0x080064e9

080059d8 <__mcmp>:
 80059d8:	4603      	mov	r3, r0
 80059da:	690a      	ldr	r2, [r1, #16]
 80059dc:	6900      	ldr	r0, [r0, #16]
 80059de:	b530      	push	{r4, r5, lr}
 80059e0:	1a80      	subs	r0, r0, r2
 80059e2:	d10e      	bne.n	8005a02 <__mcmp+0x2a>
 80059e4:	3314      	adds	r3, #20
 80059e6:	3114      	adds	r1, #20
 80059e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80059ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80059f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80059f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80059f8:	4295      	cmp	r5, r2
 80059fa:	d003      	beq.n	8005a04 <__mcmp+0x2c>
 80059fc:	d205      	bcs.n	8005a0a <__mcmp+0x32>
 80059fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a02:	bd30      	pop	{r4, r5, pc}
 8005a04:	42a3      	cmp	r3, r4
 8005a06:	d3f3      	bcc.n	80059f0 <__mcmp+0x18>
 8005a08:	e7fb      	b.n	8005a02 <__mcmp+0x2a>
 8005a0a:	2001      	movs	r0, #1
 8005a0c:	e7f9      	b.n	8005a02 <__mcmp+0x2a>
	...

08005a10 <__mdiff>:
 8005a10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a14:	4689      	mov	r9, r1
 8005a16:	4606      	mov	r6, r0
 8005a18:	4611      	mov	r1, r2
 8005a1a:	4648      	mov	r0, r9
 8005a1c:	4614      	mov	r4, r2
 8005a1e:	f7ff ffdb 	bl	80059d8 <__mcmp>
 8005a22:	1e05      	subs	r5, r0, #0
 8005a24:	d112      	bne.n	8005a4c <__mdiff+0x3c>
 8005a26:	4629      	mov	r1, r5
 8005a28:	4630      	mov	r0, r6
 8005a2a:	f7ff fd63 	bl	80054f4 <_Balloc>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	b928      	cbnz	r0, 8005a3e <__mdiff+0x2e>
 8005a32:	f240 2137 	movw	r1, #567	@ 0x237
 8005a36:	4b3e      	ldr	r3, [pc, #248]	@ (8005b30 <__mdiff+0x120>)
 8005a38:	483e      	ldr	r0, [pc, #248]	@ (8005b34 <__mdiff+0x124>)
 8005a3a:	f000 fb6f 	bl	800611c <__assert_func>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005a44:	4610      	mov	r0, r2
 8005a46:	b003      	add	sp, #12
 8005a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a4c:	bfbc      	itt	lt
 8005a4e:	464b      	movlt	r3, r9
 8005a50:	46a1      	movlt	r9, r4
 8005a52:	4630      	mov	r0, r6
 8005a54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005a58:	bfba      	itte	lt
 8005a5a:	461c      	movlt	r4, r3
 8005a5c:	2501      	movlt	r5, #1
 8005a5e:	2500      	movge	r5, #0
 8005a60:	f7ff fd48 	bl	80054f4 <_Balloc>
 8005a64:	4602      	mov	r2, r0
 8005a66:	b918      	cbnz	r0, 8005a70 <__mdiff+0x60>
 8005a68:	f240 2145 	movw	r1, #581	@ 0x245
 8005a6c:	4b30      	ldr	r3, [pc, #192]	@ (8005b30 <__mdiff+0x120>)
 8005a6e:	e7e3      	b.n	8005a38 <__mdiff+0x28>
 8005a70:	f100 0b14 	add.w	fp, r0, #20
 8005a74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005a78:	f109 0310 	add.w	r3, r9, #16
 8005a7c:	60c5      	str	r5, [r0, #12]
 8005a7e:	f04f 0c00 	mov.w	ip, #0
 8005a82:	f109 0514 	add.w	r5, r9, #20
 8005a86:	46d9      	mov	r9, fp
 8005a88:	6926      	ldr	r6, [r4, #16]
 8005a8a:	f104 0e14 	add.w	lr, r4, #20
 8005a8e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005a92:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005a96:	9301      	str	r3, [sp, #4]
 8005a98:	9b01      	ldr	r3, [sp, #4]
 8005a9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005a9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005aa2:	b281      	uxth	r1, r0
 8005aa4:	9301      	str	r3, [sp, #4]
 8005aa6:	fa1f f38a 	uxth.w	r3, sl
 8005aaa:	1a5b      	subs	r3, r3, r1
 8005aac:	0c00      	lsrs	r0, r0, #16
 8005aae:	4463      	add	r3, ip
 8005ab0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005ab4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005abe:	4576      	cmp	r6, lr
 8005ac0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005ac4:	f849 3b04 	str.w	r3, [r9], #4
 8005ac8:	d8e6      	bhi.n	8005a98 <__mdiff+0x88>
 8005aca:	1b33      	subs	r3, r6, r4
 8005acc:	3b15      	subs	r3, #21
 8005ace:	f023 0303 	bic.w	r3, r3, #3
 8005ad2:	3415      	adds	r4, #21
 8005ad4:	3304      	adds	r3, #4
 8005ad6:	42a6      	cmp	r6, r4
 8005ad8:	bf38      	it	cc
 8005ada:	2304      	movcc	r3, #4
 8005adc:	441d      	add	r5, r3
 8005ade:	445b      	add	r3, fp
 8005ae0:	461e      	mov	r6, r3
 8005ae2:	462c      	mov	r4, r5
 8005ae4:	4544      	cmp	r4, r8
 8005ae6:	d30e      	bcc.n	8005b06 <__mdiff+0xf6>
 8005ae8:	f108 0103 	add.w	r1, r8, #3
 8005aec:	1b49      	subs	r1, r1, r5
 8005aee:	f021 0103 	bic.w	r1, r1, #3
 8005af2:	3d03      	subs	r5, #3
 8005af4:	45a8      	cmp	r8, r5
 8005af6:	bf38      	it	cc
 8005af8:	2100      	movcc	r1, #0
 8005afa:	440b      	add	r3, r1
 8005afc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005b00:	b199      	cbz	r1, 8005b2a <__mdiff+0x11a>
 8005b02:	6117      	str	r7, [r2, #16]
 8005b04:	e79e      	b.n	8005a44 <__mdiff+0x34>
 8005b06:	46e6      	mov	lr, ip
 8005b08:	f854 1b04 	ldr.w	r1, [r4], #4
 8005b0c:	fa1f fc81 	uxth.w	ip, r1
 8005b10:	44f4      	add	ip, lr
 8005b12:	0c08      	lsrs	r0, r1, #16
 8005b14:	4471      	add	r1, lr
 8005b16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005b1a:	b289      	uxth	r1, r1
 8005b1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005b20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b24:	f846 1b04 	str.w	r1, [r6], #4
 8005b28:	e7dc      	b.n	8005ae4 <__mdiff+0xd4>
 8005b2a:	3f01      	subs	r7, #1
 8005b2c:	e7e6      	b.n	8005afc <__mdiff+0xec>
 8005b2e:	bf00      	nop
 8005b30:	080064d8 	.word	0x080064d8
 8005b34:	080064e9 	.word	0x080064e9

08005b38 <__d2b>:
 8005b38:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	4690      	mov	r8, r2
 8005b40:	4699      	mov	r9, r3
 8005b42:	9e08      	ldr	r6, [sp, #32]
 8005b44:	f7ff fcd6 	bl	80054f4 <_Balloc>
 8005b48:	4604      	mov	r4, r0
 8005b4a:	b930      	cbnz	r0, 8005b5a <__d2b+0x22>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	f240 310f 	movw	r1, #783	@ 0x30f
 8005b52:	4b23      	ldr	r3, [pc, #140]	@ (8005be0 <__d2b+0xa8>)
 8005b54:	4823      	ldr	r0, [pc, #140]	@ (8005be4 <__d2b+0xac>)
 8005b56:	f000 fae1 	bl	800611c <__assert_func>
 8005b5a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005b5e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b62:	b10d      	cbz	r5, 8005b68 <__d2b+0x30>
 8005b64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b68:	9301      	str	r3, [sp, #4]
 8005b6a:	f1b8 0300 	subs.w	r3, r8, #0
 8005b6e:	d024      	beq.n	8005bba <__d2b+0x82>
 8005b70:	4668      	mov	r0, sp
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	f7ff fd85 	bl	8005682 <__lo0bits>
 8005b78:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005b7c:	b1d8      	cbz	r0, 8005bb6 <__d2b+0x7e>
 8005b7e:	f1c0 0320 	rsb	r3, r0, #32
 8005b82:	fa02 f303 	lsl.w	r3, r2, r3
 8005b86:	430b      	orrs	r3, r1
 8005b88:	40c2      	lsrs	r2, r0
 8005b8a:	6163      	str	r3, [r4, #20]
 8005b8c:	9201      	str	r2, [sp, #4]
 8005b8e:	9b01      	ldr	r3, [sp, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	bf0c      	ite	eq
 8005b94:	2201      	moveq	r2, #1
 8005b96:	2202      	movne	r2, #2
 8005b98:	61a3      	str	r3, [r4, #24]
 8005b9a:	6122      	str	r2, [r4, #16]
 8005b9c:	b1ad      	cbz	r5, 8005bca <__d2b+0x92>
 8005b9e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ba2:	4405      	add	r5, r0
 8005ba4:	6035      	str	r5, [r6, #0]
 8005ba6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bac:	6018      	str	r0, [r3, #0]
 8005bae:	4620      	mov	r0, r4
 8005bb0:	b002      	add	sp, #8
 8005bb2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005bb6:	6161      	str	r1, [r4, #20]
 8005bb8:	e7e9      	b.n	8005b8e <__d2b+0x56>
 8005bba:	a801      	add	r0, sp, #4
 8005bbc:	f7ff fd61 	bl	8005682 <__lo0bits>
 8005bc0:	9b01      	ldr	r3, [sp, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	6163      	str	r3, [r4, #20]
 8005bc6:	3020      	adds	r0, #32
 8005bc8:	e7e7      	b.n	8005b9a <__d2b+0x62>
 8005bca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005bce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005bd2:	6030      	str	r0, [r6, #0]
 8005bd4:	6918      	ldr	r0, [r3, #16]
 8005bd6:	f7ff fd35 	bl	8005644 <__hi0bits>
 8005bda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005bde:	e7e4      	b.n	8005baa <__d2b+0x72>
 8005be0:	080064d8 	.word	0x080064d8
 8005be4:	080064e9 	.word	0x080064e9

08005be8 <__sfputc_r>:
 8005be8:	6893      	ldr	r3, [r2, #8]
 8005bea:	b410      	push	{r4}
 8005bec:	3b01      	subs	r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	6093      	str	r3, [r2, #8]
 8005bf2:	da07      	bge.n	8005c04 <__sfputc_r+0x1c>
 8005bf4:	6994      	ldr	r4, [r2, #24]
 8005bf6:	42a3      	cmp	r3, r4
 8005bf8:	db01      	blt.n	8005bfe <__sfputc_r+0x16>
 8005bfa:	290a      	cmp	r1, #10
 8005bfc:	d102      	bne.n	8005c04 <__sfputc_r+0x1c>
 8005bfe:	bc10      	pop	{r4}
 8005c00:	f000 b9da 	b.w	8005fb8 <__swbuf_r>
 8005c04:	6813      	ldr	r3, [r2, #0]
 8005c06:	1c58      	adds	r0, r3, #1
 8005c08:	6010      	str	r0, [r2, #0]
 8005c0a:	7019      	strb	r1, [r3, #0]
 8005c0c:	4608      	mov	r0, r1
 8005c0e:	bc10      	pop	{r4}
 8005c10:	4770      	bx	lr

08005c12 <__sfputs_r>:
 8005c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c14:	4606      	mov	r6, r0
 8005c16:	460f      	mov	r7, r1
 8005c18:	4614      	mov	r4, r2
 8005c1a:	18d5      	adds	r5, r2, r3
 8005c1c:	42ac      	cmp	r4, r5
 8005c1e:	d101      	bne.n	8005c24 <__sfputs_r+0x12>
 8005c20:	2000      	movs	r0, #0
 8005c22:	e007      	b.n	8005c34 <__sfputs_r+0x22>
 8005c24:	463a      	mov	r2, r7
 8005c26:	4630      	mov	r0, r6
 8005c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c2c:	f7ff ffdc 	bl	8005be8 <__sfputc_r>
 8005c30:	1c43      	adds	r3, r0, #1
 8005c32:	d1f3      	bne.n	8005c1c <__sfputs_r+0xa>
 8005c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c38 <_vfiprintf_r>:
 8005c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c3c:	460d      	mov	r5, r1
 8005c3e:	4614      	mov	r4, r2
 8005c40:	4698      	mov	r8, r3
 8005c42:	4606      	mov	r6, r0
 8005c44:	b09d      	sub	sp, #116	@ 0x74
 8005c46:	b118      	cbz	r0, 8005c50 <_vfiprintf_r+0x18>
 8005c48:	6a03      	ldr	r3, [r0, #32]
 8005c4a:	b90b      	cbnz	r3, 8005c50 <_vfiprintf_r+0x18>
 8005c4c:	f7fe fbde 	bl	800440c <__sinit>
 8005c50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c52:	07d9      	lsls	r1, r3, #31
 8005c54:	d405      	bmi.n	8005c62 <_vfiprintf_r+0x2a>
 8005c56:	89ab      	ldrh	r3, [r5, #12]
 8005c58:	059a      	lsls	r2, r3, #22
 8005c5a:	d402      	bmi.n	8005c62 <_vfiprintf_r+0x2a>
 8005c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c5e:	f7fe fcde 	bl	800461e <__retarget_lock_acquire_recursive>
 8005c62:	89ab      	ldrh	r3, [r5, #12]
 8005c64:	071b      	lsls	r3, r3, #28
 8005c66:	d501      	bpl.n	8005c6c <_vfiprintf_r+0x34>
 8005c68:	692b      	ldr	r3, [r5, #16]
 8005c6a:	b99b      	cbnz	r3, 8005c94 <_vfiprintf_r+0x5c>
 8005c6c:	4629      	mov	r1, r5
 8005c6e:	4630      	mov	r0, r6
 8005c70:	f000 f9e0 	bl	8006034 <__swsetup_r>
 8005c74:	b170      	cbz	r0, 8005c94 <_vfiprintf_r+0x5c>
 8005c76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c78:	07dc      	lsls	r4, r3, #31
 8005c7a:	d504      	bpl.n	8005c86 <_vfiprintf_r+0x4e>
 8005c7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c80:	b01d      	add	sp, #116	@ 0x74
 8005c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c86:	89ab      	ldrh	r3, [r5, #12]
 8005c88:	0598      	lsls	r0, r3, #22
 8005c8a:	d4f7      	bmi.n	8005c7c <_vfiprintf_r+0x44>
 8005c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c8e:	f7fe fcc7 	bl	8004620 <__retarget_lock_release_recursive>
 8005c92:	e7f3      	b.n	8005c7c <_vfiprintf_r+0x44>
 8005c94:	2300      	movs	r3, #0
 8005c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c98:	2320      	movs	r3, #32
 8005c9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005c9e:	2330      	movs	r3, #48	@ 0x30
 8005ca0:	f04f 0901 	mov.w	r9, #1
 8005ca4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ca8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005e54 <_vfiprintf_r+0x21c>
 8005cac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005cb0:	4623      	mov	r3, r4
 8005cb2:	469a      	mov	sl, r3
 8005cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cb8:	b10a      	cbz	r2, 8005cbe <_vfiprintf_r+0x86>
 8005cba:	2a25      	cmp	r2, #37	@ 0x25
 8005cbc:	d1f9      	bne.n	8005cb2 <_vfiprintf_r+0x7a>
 8005cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8005cc2:	d00b      	beq.n	8005cdc <_vfiprintf_r+0xa4>
 8005cc4:	465b      	mov	r3, fp
 8005cc6:	4622      	mov	r2, r4
 8005cc8:	4629      	mov	r1, r5
 8005cca:	4630      	mov	r0, r6
 8005ccc:	f7ff ffa1 	bl	8005c12 <__sfputs_r>
 8005cd0:	3001      	adds	r0, #1
 8005cd2:	f000 80a7 	beq.w	8005e24 <_vfiprintf_r+0x1ec>
 8005cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cd8:	445a      	add	r2, fp
 8005cda:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 809f 	beq.w	8005e24 <_vfiprintf_r+0x1ec>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cf0:	f10a 0a01 	add.w	sl, sl, #1
 8005cf4:	9304      	str	r3, [sp, #16]
 8005cf6:	9307      	str	r3, [sp, #28]
 8005cf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005cfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8005cfe:	4654      	mov	r4, sl
 8005d00:	2205      	movs	r2, #5
 8005d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d06:	4853      	ldr	r0, [pc, #332]	@ (8005e54 <_vfiprintf_r+0x21c>)
 8005d08:	f7fe fc8b 	bl	8004622 <memchr>
 8005d0c:	9a04      	ldr	r2, [sp, #16]
 8005d0e:	b9d8      	cbnz	r0, 8005d48 <_vfiprintf_r+0x110>
 8005d10:	06d1      	lsls	r1, r2, #27
 8005d12:	bf44      	itt	mi
 8005d14:	2320      	movmi	r3, #32
 8005d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d1a:	0713      	lsls	r3, r2, #28
 8005d1c:	bf44      	itt	mi
 8005d1e:	232b      	movmi	r3, #43	@ 0x2b
 8005d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d24:	f89a 3000 	ldrb.w	r3, [sl]
 8005d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d2a:	d015      	beq.n	8005d58 <_vfiprintf_r+0x120>
 8005d2c:	4654      	mov	r4, sl
 8005d2e:	2000      	movs	r0, #0
 8005d30:	f04f 0c0a 	mov.w	ip, #10
 8005d34:	9a07      	ldr	r2, [sp, #28]
 8005d36:	4621      	mov	r1, r4
 8005d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d3c:	3b30      	subs	r3, #48	@ 0x30
 8005d3e:	2b09      	cmp	r3, #9
 8005d40:	d94b      	bls.n	8005dda <_vfiprintf_r+0x1a2>
 8005d42:	b1b0      	cbz	r0, 8005d72 <_vfiprintf_r+0x13a>
 8005d44:	9207      	str	r2, [sp, #28]
 8005d46:	e014      	b.n	8005d72 <_vfiprintf_r+0x13a>
 8005d48:	eba0 0308 	sub.w	r3, r0, r8
 8005d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005d50:	4313      	orrs	r3, r2
 8005d52:	46a2      	mov	sl, r4
 8005d54:	9304      	str	r3, [sp, #16]
 8005d56:	e7d2      	b.n	8005cfe <_vfiprintf_r+0xc6>
 8005d58:	9b03      	ldr	r3, [sp, #12]
 8005d5a:	1d19      	adds	r1, r3, #4
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	9103      	str	r1, [sp, #12]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	bfbb      	ittet	lt
 8005d64:	425b      	neglt	r3, r3
 8005d66:	f042 0202 	orrlt.w	r2, r2, #2
 8005d6a:	9307      	strge	r3, [sp, #28]
 8005d6c:	9307      	strlt	r3, [sp, #28]
 8005d6e:	bfb8      	it	lt
 8005d70:	9204      	strlt	r2, [sp, #16]
 8005d72:	7823      	ldrb	r3, [r4, #0]
 8005d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d76:	d10a      	bne.n	8005d8e <_vfiprintf_r+0x156>
 8005d78:	7863      	ldrb	r3, [r4, #1]
 8005d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d7c:	d132      	bne.n	8005de4 <_vfiprintf_r+0x1ac>
 8005d7e:	9b03      	ldr	r3, [sp, #12]
 8005d80:	3402      	adds	r4, #2
 8005d82:	1d1a      	adds	r2, r3, #4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	9203      	str	r2, [sp, #12]
 8005d88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d8c:	9305      	str	r3, [sp, #20]
 8005d8e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005e58 <_vfiprintf_r+0x220>
 8005d92:	2203      	movs	r2, #3
 8005d94:	4650      	mov	r0, sl
 8005d96:	7821      	ldrb	r1, [r4, #0]
 8005d98:	f7fe fc43 	bl	8004622 <memchr>
 8005d9c:	b138      	cbz	r0, 8005dae <_vfiprintf_r+0x176>
 8005d9e:	2240      	movs	r2, #64	@ 0x40
 8005da0:	9b04      	ldr	r3, [sp, #16]
 8005da2:	eba0 000a 	sub.w	r0, r0, sl
 8005da6:	4082      	lsls	r2, r0
 8005da8:	4313      	orrs	r3, r2
 8005daa:	3401      	adds	r4, #1
 8005dac:	9304      	str	r3, [sp, #16]
 8005dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005db2:	2206      	movs	r2, #6
 8005db4:	4829      	ldr	r0, [pc, #164]	@ (8005e5c <_vfiprintf_r+0x224>)
 8005db6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005dba:	f7fe fc32 	bl	8004622 <memchr>
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	d03f      	beq.n	8005e42 <_vfiprintf_r+0x20a>
 8005dc2:	4b27      	ldr	r3, [pc, #156]	@ (8005e60 <_vfiprintf_r+0x228>)
 8005dc4:	bb1b      	cbnz	r3, 8005e0e <_vfiprintf_r+0x1d6>
 8005dc6:	9b03      	ldr	r3, [sp, #12]
 8005dc8:	3307      	adds	r3, #7
 8005dca:	f023 0307 	bic.w	r3, r3, #7
 8005dce:	3308      	adds	r3, #8
 8005dd0:	9303      	str	r3, [sp, #12]
 8005dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dd4:	443b      	add	r3, r7
 8005dd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dd8:	e76a      	b.n	8005cb0 <_vfiprintf_r+0x78>
 8005dda:	460c      	mov	r4, r1
 8005ddc:	2001      	movs	r0, #1
 8005dde:	fb0c 3202 	mla	r2, ip, r2, r3
 8005de2:	e7a8      	b.n	8005d36 <_vfiprintf_r+0xfe>
 8005de4:	2300      	movs	r3, #0
 8005de6:	f04f 0c0a 	mov.w	ip, #10
 8005dea:	4619      	mov	r1, r3
 8005dec:	3401      	adds	r4, #1
 8005dee:	9305      	str	r3, [sp, #20]
 8005df0:	4620      	mov	r0, r4
 8005df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005df6:	3a30      	subs	r2, #48	@ 0x30
 8005df8:	2a09      	cmp	r2, #9
 8005dfa:	d903      	bls.n	8005e04 <_vfiprintf_r+0x1cc>
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d0c6      	beq.n	8005d8e <_vfiprintf_r+0x156>
 8005e00:	9105      	str	r1, [sp, #20]
 8005e02:	e7c4      	b.n	8005d8e <_vfiprintf_r+0x156>
 8005e04:	4604      	mov	r4, r0
 8005e06:	2301      	movs	r3, #1
 8005e08:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e0c:	e7f0      	b.n	8005df0 <_vfiprintf_r+0x1b8>
 8005e0e:	ab03      	add	r3, sp, #12
 8005e10:	9300      	str	r3, [sp, #0]
 8005e12:	462a      	mov	r2, r5
 8005e14:	4630      	mov	r0, r6
 8005e16:	4b13      	ldr	r3, [pc, #76]	@ (8005e64 <_vfiprintf_r+0x22c>)
 8005e18:	a904      	add	r1, sp, #16
 8005e1a:	f7fd feaf 	bl	8003b7c <_printf_float>
 8005e1e:	4607      	mov	r7, r0
 8005e20:	1c78      	adds	r0, r7, #1
 8005e22:	d1d6      	bne.n	8005dd2 <_vfiprintf_r+0x19a>
 8005e24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e26:	07d9      	lsls	r1, r3, #31
 8005e28:	d405      	bmi.n	8005e36 <_vfiprintf_r+0x1fe>
 8005e2a:	89ab      	ldrh	r3, [r5, #12]
 8005e2c:	059a      	lsls	r2, r3, #22
 8005e2e:	d402      	bmi.n	8005e36 <_vfiprintf_r+0x1fe>
 8005e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e32:	f7fe fbf5 	bl	8004620 <__retarget_lock_release_recursive>
 8005e36:	89ab      	ldrh	r3, [r5, #12]
 8005e38:	065b      	lsls	r3, r3, #25
 8005e3a:	f53f af1f 	bmi.w	8005c7c <_vfiprintf_r+0x44>
 8005e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e40:	e71e      	b.n	8005c80 <_vfiprintf_r+0x48>
 8005e42:	ab03      	add	r3, sp, #12
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	462a      	mov	r2, r5
 8005e48:	4630      	mov	r0, r6
 8005e4a:	4b06      	ldr	r3, [pc, #24]	@ (8005e64 <_vfiprintf_r+0x22c>)
 8005e4c:	a904      	add	r1, sp, #16
 8005e4e:	f7fe f933 	bl	80040b8 <_printf_i>
 8005e52:	e7e4      	b.n	8005e1e <_vfiprintf_r+0x1e6>
 8005e54:	08006542 	.word	0x08006542
 8005e58:	08006548 	.word	0x08006548
 8005e5c:	0800654c 	.word	0x0800654c
 8005e60:	08003b7d 	.word	0x08003b7d
 8005e64:	08005c13 	.word	0x08005c13

08005e68 <__sflush_r>:
 8005e68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6e:	0716      	lsls	r6, r2, #28
 8005e70:	4605      	mov	r5, r0
 8005e72:	460c      	mov	r4, r1
 8005e74:	d454      	bmi.n	8005f20 <__sflush_r+0xb8>
 8005e76:	684b      	ldr	r3, [r1, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	dc02      	bgt.n	8005e82 <__sflush_r+0x1a>
 8005e7c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	dd48      	ble.n	8005f14 <__sflush_r+0xac>
 8005e82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e84:	2e00      	cmp	r6, #0
 8005e86:	d045      	beq.n	8005f14 <__sflush_r+0xac>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e8e:	682f      	ldr	r7, [r5, #0]
 8005e90:	6a21      	ldr	r1, [r4, #32]
 8005e92:	602b      	str	r3, [r5, #0]
 8005e94:	d030      	beq.n	8005ef8 <__sflush_r+0x90>
 8005e96:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e98:	89a3      	ldrh	r3, [r4, #12]
 8005e9a:	0759      	lsls	r1, r3, #29
 8005e9c:	d505      	bpl.n	8005eaa <__sflush_r+0x42>
 8005e9e:	6863      	ldr	r3, [r4, #4]
 8005ea0:	1ad2      	subs	r2, r2, r3
 8005ea2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ea4:	b10b      	cbz	r3, 8005eaa <__sflush_r+0x42>
 8005ea6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ea8:	1ad2      	subs	r2, r2, r3
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4628      	mov	r0, r5
 8005eae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005eb0:	6a21      	ldr	r1, [r4, #32]
 8005eb2:	47b0      	blx	r6
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	89a3      	ldrh	r3, [r4, #12]
 8005eb8:	d106      	bne.n	8005ec8 <__sflush_r+0x60>
 8005eba:	6829      	ldr	r1, [r5, #0]
 8005ebc:	291d      	cmp	r1, #29
 8005ebe:	d82b      	bhi.n	8005f18 <__sflush_r+0xb0>
 8005ec0:	4a28      	ldr	r2, [pc, #160]	@ (8005f64 <__sflush_r+0xfc>)
 8005ec2:	40ca      	lsrs	r2, r1
 8005ec4:	07d6      	lsls	r6, r2, #31
 8005ec6:	d527      	bpl.n	8005f18 <__sflush_r+0xb0>
 8005ec8:	2200      	movs	r2, #0
 8005eca:	6062      	str	r2, [r4, #4]
 8005ecc:	6922      	ldr	r2, [r4, #16]
 8005ece:	04d9      	lsls	r1, r3, #19
 8005ed0:	6022      	str	r2, [r4, #0]
 8005ed2:	d504      	bpl.n	8005ede <__sflush_r+0x76>
 8005ed4:	1c42      	adds	r2, r0, #1
 8005ed6:	d101      	bne.n	8005edc <__sflush_r+0x74>
 8005ed8:	682b      	ldr	r3, [r5, #0]
 8005eda:	b903      	cbnz	r3, 8005ede <__sflush_r+0x76>
 8005edc:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ede:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ee0:	602f      	str	r7, [r5, #0]
 8005ee2:	b1b9      	cbz	r1, 8005f14 <__sflush_r+0xac>
 8005ee4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ee8:	4299      	cmp	r1, r3
 8005eea:	d002      	beq.n	8005ef2 <__sflush_r+0x8a>
 8005eec:	4628      	mov	r0, r5
 8005eee:	f7ff fa03 	bl	80052f8 <_free_r>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ef6:	e00d      	b.n	8005f14 <__sflush_r+0xac>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	4628      	mov	r0, r5
 8005efc:	47b0      	blx	r6
 8005efe:	4602      	mov	r2, r0
 8005f00:	1c50      	adds	r0, r2, #1
 8005f02:	d1c9      	bne.n	8005e98 <__sflush_r+0x30>
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d0c6      	beq.n	8005e98 <__sflush_r+0x30>
 8005f0a:	2b1d      	cmp	r3, #29
 8005f0c:	d001      	beq.n	8005f12 <__sflush_r+0xaa>
 8005f0e:	2b16      	cmp	r3, #22
 8005f10:	d11d      	bne.n	8005f4e <__sflush_r+0xe6>
 8005f12:	602f      	str	r7, [r5, #0]
 8005f14:	2000      	movs	r0, #0
 8005f16:	e021      	b.n	8005f5c <__sflush_r+0xf4>
 8005f18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f1c:	b21b      	sxth	r3, r3
 8005f1e:	e01a      	b.n	8005f56 <__sflush_r+0xee>
 8005f20:	690f      	ldr	r7, [r1, #16]
 8005f22:	2f00      	cmp	r7, #0
 8005f24:	d0f6      	beq.n	8005f14 <__sflush_r+0xac>
 8005f26:	0793      	lsls	r3, r2, #30
 8005f28:	bf18      	it	ne
 8005f2a:	2300      	movne	r3, #0
 8005f2c:	680e      	ldr	r6, [r1, #0]
 8005f2e:	bf08      	it	eq
 8005f30:	694b      	ldreq	r3, [r1, #20]
 8005f32:	1bf6      	subs	r6, r6, r7
 8005f34:	600f      	str	r7, [r1, #0]
 8005f36:	608b      	str	r3, [r1, #8]
 8005f38:	2e00      	cmp	r6, #0
 8005f3a:	ddeb      	ble.n	8005f14 <__sflush_r+0xac>
 8005f3c:	4633      	mov	r3, r6
 8005f3e:	463a      	mov	r2, r7
 8005f40:	4628      	mov	r0, r5
 8005f42:	6a21      	ldr	r1, [r4, #32]
 8005f44:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005f48:	47e0      	blx	ip
 8005f4a:	2800      	cmp	r0, #0
 8005f4c:	dc07      	bgt.n	8005f5e <__sflush_r+0xf6>
 8005f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f5a:	81a3      	strh	r3, [r4, #12]
 8005f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5e:	4407      	add	r7, r0
 8005f60:	1a36      	subs	r6, r6, r0
 8005f62:	e7e9      	b.n	8005f38 <__sflush_r+0xd0>
 8005f64:	20400001 	.word	0x20400001

08005f68 <_fflush_r>:
 8005f68:	b538      	push	{r3, r4, r5, lr}
 8005f6a:	690b      	ldr	r3, [r1, #16]
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	460c      	mov	r4, r1
 8005f70:	b913      	cbnz	r3, 8005f78 <_fflush_r+0x10>
 8005f72:	2500      	movs	r5, #0
 8005f74:	4628      	mov	r0, r5
 8005f76:	bd38      	pop	{r3, r4, r5, pc}
 8005f78:	b118      	cbz	r0, 8005f82 <_fflush_r+0x1a>
 8005f7a:	6a03      	ldr	r3, [r0, #32]
 8005f7c:	b90b      	cbnz	r3, 8005f82 <_fflush_r+0x1a>
 8005f7e:	f7fe fa45 	bl	800440c <__sinit>
 8005f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0f3      	beq.n	8005f72 <_fflush_r+0xa>
 8005f8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f8c:	07d0      	lsls	r0, r2, #31
 8005f8e:	d404      	bmi.n	8005f9a <_fflush_r+0x32>
 8005f90:	0599      	lsls	r1, r3, #22
 8005f92:	d402      	bmi.n	8005f9a <_fflush_r+0x32>
 8005f94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f96:	f7fe fb42 	bl	800461e <__retarget_lock_acquire_recursive>
 8005f9a:	4628      	mov	r0, r5
 8005f9c:	4621      	mov	r1, r4
 8005f9e:	f7ff ff63 	bl	8005e68 <__sflush_r>
 8005fa2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fa4:	4605      	mov	r5, r0
 8005fa6:	07da      	lsls	r2, r3, #31
 8005fa8:	d4e4      	bmi.n	8005f74 <_fflush_r+0xc>
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	059b      	lsls	r3, r3, #22
 8005fae:	d4e1      	bmi.n	8005f74 <_fflush_r+0xc>
 8005fb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fb2:	f7fe fb35 	bl	8004620 <__retarget_lock_release_recursive>
 8005fb6:	e7dd      	b.n	8005f74 <_fflush_r+0xc>

08005fb8 <__swbuf_r>:
 8005fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fba:	460e      	mov	r6, r1
 8005fbc:	4614      	mov	r4, r2
 8005fbe:	4605      	mov	r5, r0
 8005fc0:	b118      	cbz	r0, 8005fca <__swbuf_r+0x12>
 8005fc2:	6a03      	ldr	r3, [r0, #32]
 8005fc4:	b90b      	cbnz	r3, 8005fca <__swbuf_r+0x12>
 8005fc6:	f7fe fa21 	bl	800440c <__sinit>
 8005fca:	69a3      	ldr	r3, [r4, #24]
 8005fcc:	60a3      	str	r3, [r4, #8]
 8005fce:	89a3      	ldrh	r3, [r4, #12]
 8005fd0:	071a      	lsls	r2, r3, #28
 8005fd2:	d501      	bpl.n	8005fd8 <__swbuf_r+0x20>
 8005fd4:	6923      	ldr	r3, [r4, #16]
 8005fd6:	b943      	cbnz	r3, 8005fea <__swbuf_r+0x32>
 8005fd8:	4621      	mov	r1, r4
 8005fda:	4628      	mov	r0, r5
 8005fdc:	f000 f82a 	bl	8006034 <__swsetup_r>
 8005fe0:	b118      	cbz	r0, 8005fea <__swbuf_r+0x32>
 8005fe2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005fe6:	4638      	mov	r0, r7
 8005fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	6922      	ldr	r2, [r4, #16]
 8005fee:	b2f6      	uxtb	r6, r6
 8005ff0:	1a98      	subs	r0, r3, r2
 8005ff2:	6963      	ldr	r3, [r4, #20]
 8005ff4:	4637      	mov	r7, r6
 8005ff6:	4283      	cmp	r3, r0
 8005ff8:	dc05      	bgt.n	8006006 <__swbuf_r+0x4e>
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	f7ff ffb3 	bl	8005f68 <_fflush_r>
 8006002:	2800      	cmp	r0, #0
 8006004:	d1ed      	bne.n	8005fe2 <__swbuf_r+0x2a>
 8006006:	68a3      	ldr	r3, [r4, #8]
 8006008:	3b01      	subs	r3, #1
 800600a:	60a3      	str	r3, [r4, #8]
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	6022      	str	r2, [r4, #0]
 8006012:	701e      	strb	r6, [r3, #0]
 8006014:	6962      	ldr	r2, [r4, #20]
 8006016:	1c43      	adds	r3, r0, #1
 8006018:	429a      	cmp	r2, r3
 800601a:	d004      	beq.n	8006026 <__swbuf_r+0x6e>
 800601c:	89a3      	ldrh	r3, [r4, #12]
 800601e:	07db      	lsls	r3, r3, #31
 8006020:	d5e1      	bpl.n	8005fe6 <__swbuf_r+0x2e>
 8006022:	2e0a      	cmp	r6, #10
 8006024:	d1df      	bne.n	8005fe6 <__swbuf_r+0x2e>
 8006026:	4621      	mov	r1, r4
 8006028:	4628      	mov	r0, r5
 800602a:	f7ff ff9d 	bl	8005f68 <_fflush_r>
 800602e:	2800      	cmp	r0, #0
 8006030:	d0d9      	beq.n	8005fe6 <__swbuf_r+0x2e>
 8006032:	e7d6      	b.n	8005fe2 <__swbuf_r+0x2a>

08006034 <__swsetup_r>:
 8006034:	b538      	push	{r3, r4, r5, lr}
 8006036:	4b29      	ldr	r3, [pc, #164]	@ (80060dc <__swsetup_r+0xa8>)
 8006038:	4605      	mov	r5, r0
 800603a:	6818      	ldr	r0, [r3, #0]
 800603c:	460c      	mov	r4, r1
 800603e:	b118      	cbz	r0, 8006048 <__swsetup_r+0x14>
 8006040:	6a03      	ldr	r3, [r0, #32]
 8006042:	b90b      	cbnz	r3, 8006048 <__swsetup_r+0x14>
 8006044:	f7fe f9e2 	bl	800440c <__sinit>
 8006048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800604c:	0719      	lsls	r1, r3, #28
 800604e:	d422      	bmi.n	8006096 <__swsetup_r+0x62>
 8006050:	06da      	lsls	r2, r3, #27
 8006052:	d407      	bmi.n	8006064 <__swsetup_r+0x30>
 8006054:	2209      	movs	r2, #9
 8006056:	602a      	str	r2, [r5, #0]
 8006058:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800605c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006060:	81a3      	strh	r3, [r4, #12]
 8006062:	e033      	b.n	80060cc <__swsetup_r+0x98>
 8006064:	0758      	lsls	r0, r3, #29
 8006066:	d512      	bpl.n	800608e <__swsetup_r+0x5a>
 8006068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800606a:	b141      	cbz	r1, 800607e <__swsetup_r+0x4a>
 800606c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006070:	4299      	cmp	r1, r3
 8006072:	d002      	beq.n	800607a <__swsetup_r+0x46>
 8006074:	4628      	mov	r0, r5
 8006076:	f7ff f93f 	bl	80052f8 <_free_r>
 800607a:	2300      	movs	r3, #0
 800607c:	6363      	str	r3, [r4, #52]	@ 0x34
 800607e:	89a3      	ldrh	r3, [r4, #12]
 8006080:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006084:	81a3      	strh	r3, [r4, #12]
 8006086:	2300      	movs	r3, #0
 8006088:	6063      	str	r3, [r4, #4]
 800608a:	6923      	ldr	r3, [r4, #16]
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	89a3      	ldrh	r3, [r4, #12]
 8006090:	f043 0308 	orr.w	r3, r3, #8
 8006094:	81a3      	strh	r3, [r4, #12]
 8006096:	6923      	ldr	r3, [r4, #16]
 8006098:	b94b      	cbnz	r3, 80060ae <__swsetup_r+0x7a>
 800609a:	89a3      	ldrh	r3, [r4, #12]
 800609c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80060a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060a4:	d003      	beq.n	80060ae <__swsetup_r+0x7a>
 80060a6:	4621      	mov	r1, r4
 80060a8:	4628      	mov	r0, r5
 80060aa:	f000 f8c0 	bl	800622e <__smakebuf_r>
 80060ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060b2:	f013 0201 	ands.w	r2, r3, #1
 80060b6:	d00a      	beq.n	80060ce <__swsetup_r+0x9a>
 80060b8:	2200      	movs	r2, #0
 80060ba:	60a2      	str	r2, [r4, #8]
 80060bc:	6962      	ldr	r2, [r4, #20]
 80060be:	4252      	negs	r2, r2
 80060c0:	61a2      	str	r2, [r4, #24]
 80060c2:	6922      	ldr	r2, [r4, #16]
 80060c4:	b942      	cbnz	r2, 80060d8 <__swsetup_r+0xa4>
 80060c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80060ca:	d1c5      	bne.n	8006058 <__swsetup_r+0x24>
 80060cc:	bd38      	pop	{r3, r4, r5, pc}
 80060ce:	0799      	lsls	r1, r3, #30
 80060d0:	bf58      	it	pl
 80060d2:	6962      	ldrpl	r2, [r4, #20]
 80060d4:	60a2      	str	r2, [r4, #8]
 80060d6:	e7f4      	b.n	80060c2 <__swsetup_r+0x8e>
 80060d8:	2000      	movs	r0, #0
 80060da:	e7f7      	b.n	80060cc <__swsetup_r+0x98>
 80060dc:	20000018 	.word	0x20000018

080060e0 <_sbrk_r>:
 80060e0:	b538      	push	{r3, r4, r5, lr}
 80060e2:	2300      	movs	r3, #0
 80060e4:	4d05      	ldr	r5, [pc, #20]	@ (80060fc <_sbrk_r+0x1c>)
 80060e6:	4604      	mov	r4, r0
 80060e8:	4608      	mov	r0, r1
 80060ea:	602b      	str	r3, [r5, #0]
 80060ec:	f7fb fcb0 	bl	8001a50 <_sbrk>
 80060f0:	1c43      	adds	r3, r0, #1
 80060f2:	d102      	bne.n	80060fa <_sbrk_r+0x1a>
 80060f4:	682b      	ldr	r3, [r5, #0]
 80060f6:	b103      	cbz	r3, 80060fa <_sbrk_r+0x1a>
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	200003d0 	.word	0x200003d0

08006100 <memcpy>:
 8006100:	440a      	add	r2, r1
 8006102:	4291      	cmp	r1, r2
 8006104:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006108:	d100      	bne.n	800610c <memcpy+0xc>
 800610a:	4770      	bx	lr
 800610c:	b510      	push	{r4, lr}
 800610e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006112:	4291      	cmp	r1, r2
 8006114:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006118:	d1f9      	bne.n	800610e <memcpy+0xe>
 800611a:	bd10      	pop	{r4, pc}

0800611c <__assert_func>:
 800611c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800611e:	4614      	mov	r4, r2
 8006120:	461a      	mov	r2, r3
 8006122:	4b09      	ldr	r3, [pc, #36]	@ (8006148 <__assert_func+0x2c>)
 8006124:	4605      	mov	r5, r0
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68d8      	ldr	r0, [r3, #12]
 800612a:	b14c      	cbz	r4, 8006140 <__assert_func+0x24>
 800612c:	4b07      	ldr	r3, [pc, #28]	@ (800614c <__assert_func+0x30>)
 800612e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006132:	9100      	str	r1, [sp, #0]
 8006134:	462b      	mov	r3, r5
 8006136:	4906      	ldr	r1, [pc, #24]	@ (8006150 <__assert_func+0x34>)
 8006138:	f000 f842 	bl	80061c0 <fiprintf>
 800613c:	f000 f8d6 	bl	80062ec <abort>
 8006140:	4b04      	ldr	r3, [pc, #16]	@ (8006154 <__assert_func+0x38>)
 8006142:	461c      	mov	r4, r3
 8006144:	e7f3      	b.n	800612e <__assert_func+0x12>
 8006146:	bf00      	nop
 8006148:	20000018 	.word	0x20000018
 800614c:	0800655d 	.word	0x0800655d
 8006150:	0800656a 	.word	0x0800656a
 8006154:	08006598 	.word	0x08006598

08006158 <_calloc_r>:
 8006158:	b570      	push	{r4, r5, r6, lr}
 800615a:	fba1 5402 	umull	r5, r4, r1, r2
 800615e:	b934      	cbnz	r4, 800616e <_calloc_r+0x16>
 8006160:	4629      	mov	r1, r5
 8006162:	f7ff f93b 	bl	80053dc <_malloc_r>
 8006166:	4606      	mov	r6, r0
 8006168:	b928      	cbnz	r0, 8006176 <_calloc_r+0x1e>
 800616a:	4630      	mov	r0, r6
 800616c:	bd70      	pop	{r4, r5, r6, pc}
 800616e:	220c      	movs	r2, #12
 8006170:	2600      	movs	r6, #0
 8006172:	6002      	str	r2, [r0, #0]
 8006174:	e7f9      	b.n	800616a <_calloc_r+0x12>
 8006176:	462a      	mov	r2, r5
 8006178:	4621      	mov	r1, r4
 800617a:	f7fe f9d2 	bl	8004522 <memset>
 800617e:	e7f4      	b.n	800616a <_calloc_r+0x12>

08006180 <__ascii_mbtowc>:
 8006180:	b082      	sub	sp, #8
 8006182:	b901      	cbnz	r1, 8006186 <__ascii_mbtowc+0x6>
 8006184:	a901      	add	r1, sp, #4
 8006186:	b142      	cbz	r2, 800619a <__ascii_mbtowc+0x1a>
 8006188:	b14b      	cbz	r3, 800619e <__ascii_mbtowc+0x1e>
 800618a:	7813      	ldrb	r3, [r2, #0]
 800618c:	600b      	str	r3, [r1, #0]
 800618e:	7812      	ldrb	r2, [r2, #0]
 8006190:	1e10      	subs	r0, r2, #0
 8006192:	bf18      	it	ne
 8006194:	2001      	movne	r0, #1
 8006196:	b002      	add	sp, #8
 8006198:	4770      	bx	lr
 800619a:	4610      	mov	r0, r2
 800619c:	e7fb      	b.n	8006196 <__ascii_mbtowc+0x16>
 800619e:	f06f 0001 	mvn.w	r0, #1
 80061a2:	e7f8      	b.n	8006196 <__ascii_mbtowc+0x16>

080061a4 <__ascii_wctomb>:
 80061a4:	4603      	mov	r3, r0
 80061a6:	4608      	mov	r0, r1
 80061a8:	b141      	cbz	r1, 80061bc <__ascii_wctomb+0x18>
 80061aa:	2aff      	cmp	r2, #255	@ 0xff
 80061ac:	d904      	bls.n	80061b8 <__ascii_wctomb+0x14>
 80061ae:	228a      	movs	r2, #138	@ 0x8a
 80061b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061b4:	601a      	str	r2, [r3, #0]
 80061b6:	4770      	bx	lr
 80061b8:	2001      	movs	r0, #1
 80061ba:	700a      	strb	r2, [r1, #0]
 80061bc:	4770      	bx	lr
	...

080061c0 <fiprintf>:
 80061c0:	b40e      	push	{r1, r2, r3}
 80061c2:	b503      	push	{r0, r1, lr}
 80061c4:	4601      	mov	r1, r0
 80061c6:	ab03      	add	r3, sp, #12
 80061c8:	4805      	ldr	r0, [pc, #20]	@ (80061e0 <fiprintf+0x20>)
 80061ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ce:	6800      	ldr	r0, [r0, #0]
 80061d0:	9301      	str	r3, [sp, #4]
 80061d2:	f7ff fd31 	bl	8005c38 <_vfiprintf_r>
 80061d6:	b002      	add	sp, #8
 80061d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061dc:	b003      	add	sp, #12
 80061de:	4770      	bx	lr
 80061e0:	20000018 	.word	0x20000018

080061e4 <__swhatbuf_r>:
 80061e4:	b570      	push	{r4, r5, r6, lr}
 80061e6:	460c      	mov	r4, r1
 80061e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ec:	4615      	mov	r5, r2
 80061ee:	2900      	cmp	r1, #0
 80061f0:	461e      	mov	r6, r3
 80061f2:	b096      	sub	sp, #88	@ 0x58
 80061f4:	da0c      	bge.n	8006210 <__swhatbuf_r+0x2c>
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	2100      	movs	r1, #0
 80061fa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80061fe:	bf14      	ite	ne
 8006200:	2340      	movne	r3, #64	@ 0x40
 8006202:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006206:	2000      	movs	r0, #0
 8006208:	6031      	str	r1, [r6, #0]
 800620a:	602b      	str	r3, [r5, #0]
 800620c:	b016      	add	sp, #88	@ 0x58
 800620e:	bd70      	pop	{r4, r5, r6, pc}
 8006210:	466a      	mov	r2, sp
 8006212:	f000 f849 	bl	80062a8 <_fstat_r>
 8006216:	2800      	cmp	r0, #0
 8006218:	dbed      	blt.n	80061f6 <__swhatbuf_r+0x12>
 800621a:	9901      	ldr	r1, [sp, #4]
 800621c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006220:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006224:	4259      	negs	r1, r3
 8006226:	4159      	adcs	r1, r3
 8006228:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800622c:	e7eb      	b.n	8006206 <__swhatbuf_r+0x22>

0800622e <__smakebuf_r>:
 800622e:	898b      	ldrh	r3, [r1, #12]
 8006230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006232:	079d      	lsls	r5, r3, #30
 8006234:	4606      	mov	r6, r0
 8006236:	460c      	mov	r4, r1
 8006238:	d507      	bpl.n	800624a <__smakebuf_r+0x1c>
 800623a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800623e:	6023      	str	r3, [r4, #0]
 8006240:	6123      	str	r3, [r4, #16]
 8006242:	2301      	movs	r3, #1
 8006244:	6163      	str	r3, [r4, #20]
 8006246:	b003      	add	sp, #12
 8006248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800624a:	466a      	mov	r2, sp
 800624c:	ab01      	add	r3, sp, #4
 800624e:	f7ff ffc9 	bl	80061e4 <__swhatbuf_r>
 8006252:	9f00      	ldr	r7, [sp, #0]
 8006254:	4605      	mov	r5, r0
 8006256:	4639      	mov	r1, r7
 8006258:	4630      	mov	r0, r6
 800625a:	f7ff f8bf 	bl	80053dc <_malloc_r>
 800625e:	b948      	cbnz	r0, 8006274 <__smakebuf_r+0x46>
 8006260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006264:	059a      	lsls	r2, r3, #22
 8006266:	d4ee      	bmi.n	8006246 <__smakebuf_r+0x18>
 8006268:	f023 0303 	bic.w	r3, r3, #3
 800626c:	f043 0302 	orr.w	r3, r3, #2
 8006270:	81a3      	strh	r3, [r4, #12]
 8006272:	e7e2      	b.n	800623a <__smakebuf_r+0xc>
 8006274:	89a3      	ldrh	r3, [r4, #12]
 8006276:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800627a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800627e:	81a3      	strh	r3, [r4, #12]
 8006280:	9b01      	ldr	r3, [sp, #4]
 8006282:	6020      	str	r0, [r4, #0]
 8006284:	b15b      	cbz	r3, 800629e <__smakebuf_r+0x70>
 8006286:	4630      	mov	r0, r6
 8006288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800628c:	f000 f81e 	bl	80062cc <_isatty_r>
 8006290:	b128      	cbz	r0, 800629e <__smakebuf_r+0x70>
 8006292:	89a3      	ldrh	r3, [r4, #12]
 8006294:	f023 0303 	bic.w	r3, r3, #3
 8006298:	f043 0301 	orr.w	r3, r3, #1
 800629c:	81a3      	strh	r3, [r4, #12]
 800629e:	89a3      	ldrh	r3, [r4, #12]
 80062a0:	431d      	orrs	r5, r3
 80062a2:	81a5      	strh	r5, [r4, #12]
 80062a4:	e7cf      	b.n	8006246 <__smakebuf_r+0x18>
	...

080062a8 <_fstat_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	2300      	movs	r3, #0
 80062ac:	4d06      	ldr	r5, [pc, #24]	@ (80062c8 <_fstat_r+0x20>)
 80062ae:	4604      	mov	r4, r0
 80062b0:	4608      	mov	r0, r1
 80062b2:	4611      	mov	r1, r2
 80062b4:	602b      	str	r3, [r5, #0]
 80062b6:	f7fb fba5 	bl	8001a04 <_fstat>
 80062ba:	1c43      	adds	r3, r0, #1
 80062bc:	d102      	bne.n	80062c4 <_fstat_r+0x1c>
 80062be:	682b      	ldr	r3, [r5, #0]
 80062c0:	b103      	cbz	r3, 80062c4 <_fstat_r+0x1c>
 80062c2:	6023      	str	r3, [r4, #0]
 80062c4:	bd38      	pop	{r3, r4, r5, pc}
 80062c6:	bf00      	nop
 80062c8:	200003d0 	.word	0x200003d0

080062cc <_isatty_r>:
 80062cc:	b538      	push	{r3, r4, r5, lr}
 80062ce:	2300      	movs	r3, #0
 80062d0:	4d05      	ldr	r5, [pc, #20]	@ (80062e8 <_isatty_r+0x1c>)
 80062d2:	4604      	mov	r4, r0
 80062d4:	4608      	mov	r0, r1
 80062d6:	602b      	str	r3, [r5, #0]
 80062d8:	f7fb fba3 	bl	8001a22 <_isatty>
 80062dc:	1c43      	adds	r3, r0, #1
 80062de:	d102      	bne.n	80062e6 <_isatty_r+0x1a>
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	b103      	cbz	r3, 80062e6 <_isatty_r+0x1a>
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	bd38      	pop	{r3, r4, r5, pc}
 80062e8:	200003d0 	.word	0x200003d0

080062ec <abort>:
 80062ec:	2006      	movs	r0, #6
 80062ee:	b508      	push	{r3, lr}
 80062f0:	f000 f82c 	bl	800634c <raise>
 80062f4:	2001      	movs	r0, #1
 80062f6:	f7fb fb36 	bl	8001966 <_exit>

080062fa <_raise_r>:
 80062fa:	291f      	cmp	r1, #31
 80062fc:	b538      	push	{r3, r4, r5, lr}
 80062fe:	4605      	mov	r5, r0
 8006300:	460c      	mov	r4, r1
 8006302:	d904      	bls.n	800630e <_raise_r+0x14>
 8006304:	2316      	movs	r3, #22
 8006306:	6003      	str	r3, [r0, #0]
 8006308:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800630c:	bd38      	pop	{r3, r4, r5, pc}
 800630e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006310:	b112      	cbz	r2, 8006318 <_raise_r+0x1e>
 8006312:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006316:	b94b      	cbnz	r3, 800632c <_raise_r+0x32>
 8006318:	4628      	mov	r0, r5
 800631a:	f000 f831 	bl	8006380 <_getpid_r>
 800631e:	4622      	mov	r2, r4
 8006320:	4601      	mov	r1, r0
 8006322:	4628      	mov	r0, r5
 8006324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006328:	f000 b818 	b.w	800635c <_kill_r>
 800632c:	2b01      	cmp	r3, #1
 800632e:	d00a      	beq.n	8006346 <_raise_r+0x4c>
 8006330:	1c59      	adds	r1, r3, #1
 8006332:	d103      	bne.n	800633c <_raise_r+0x42>
 8006334:	2316      	movs	r3, #22
 8006336:	6003      	str	r3, [r0, #0]
 8006338:	2001      	movs	r0, #1
 800633a:	e7e7      	b.n	800630c <_raise_r+0x12>
 800633c:	2100      	movs	r1, #0
 800633e:	4620      	mov	r0, r4
 8006340:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006344:	4798      	blx	r3
 8006346:	2000      	movs	r0, #0
 8006348:	e7e0      	b.n	800630c <_raise_r+0x12>
	...

0800634c <raise>:
 800634c:	4b02      	ldr	r3, [pc, #8]	@ (8006358 <raise+0xc>)
 800634e:	4601      	mov	r1, r0
 8006350:	6818      	ldr	r0, [r3, #0]
 8006352:	f7ff bfd2 	b.w	80062fa <_raise_r>
 8006356:	bf00      	nop
 8006358:	20000018 	.word	0x20000018

0800635c <_kill_r>:
 800635c:	b538      	push	{r3, r4, r5, lr}
 800635e:	2300      	movs	r3, #0
 8006360:	4d06      	ldr	r5, [pc, #24]	@ (800637c <_kill_r+0x20>)
 8006362:	4604      	mov	r4, r0
 8006364:	4608      	mov	r0, r1
 8006366:	4611      	mov	r1, r2
 8006368:	602b      	str	r3, [r5, #0]
 800636a:	f7fb faec 	bl	8001946 <_kill>
 800636e:	1c43      	adds	r3, r0, #1
 8006370:	d102      	bne.n	8006378 <_kill_r+0x1c>
 8006372:	682b      	ldr	r3, [r5, #0]
 8006374:	b103      	cbz	r3, 8006378 <_kill_r+0x1c>
 8006376:	6023      	str	r3, [r4, #0]
 8006378:	bd38      	pop	{r3, r4, r5, pc}
 800637a:	bf00      	nop
 800637c:	200003d0 	.word	0x200003d0

08006380 <_getpid_r>:
 8006380:	f7fb bada 	b.w	8001938 <_getpid>

08006384 <_init>:
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006386:	bf00      	nop
 8006388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638a:	bc08      	pop	{r3}
 800638c:	469e      	mov	lr, r3
 800638e:	4770      	bx	lr

08006390 <_fini>:
 8006390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006392:	bf00      	nop
 8006394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006396:	bc08      	pop	{r3}
 8006398:	469e      	mov	lr, r3
 800639a:	4770      	bx	lr
