###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       106187   # Number of WRITE/WRITEP commands
num_reads_done                 =       668333   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       530751   # Number of read row buffer hits
num_read_cmds                  =       668336   # Number of READ/READP commands
num_writes_done                =       106228   # Number of read requests issued
num_write_row_hits             =        67996   # Number of write row buffer hits
num_act_cmds                   =       176580   # Number of ACT commands
num_pre_cmds                   =       176550   # Number of PRE commands
num_ondemand_pres              =       152967   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9391448   # Cyles of rank active rank.0
rank_active_cycles.1           =      9056655   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       608552   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       943345   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       725522   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9341   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5964   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7522   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1058   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          643   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          876   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1367   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          912   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          768   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20655   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          106   # Write cmd latency (cycles)
write_latency[40-59]           =          105   # Write cmd latency (cycles)
write_latency[60-79]           =          290   # Write cmd latency (cycles)
write_latency[80-99]           =          598   # Write cmd latency (cycles)
write_latency[100-119]         =         1078   # Write cmd latency (cycles)
write_latency[120-139]         =         1939   # Write cmd latency (cycles)
write_latency[140-159]         =         2765   # Write cmd latency (cycles)
write_latency[160-179]         =         3662   # Write cmd latency (cycles)
write_latency[180-199]         =         4313   # Write cmd latency (cycles)
write_latency[200-]            =        91326   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       265827   # Read request latency (cycles)
read_latency[40-59]            =        86933   # Read request latency (cycles)
read_latency[60-79]            =        89644   # Read request latency (cycles)
read_latency[80-99]            =        42019   # Read request latency (cycles)
read_latency[100-119]          =        29887   # Read request latency (cycles)
read_latency[120-139]          =        23649   # Read request latency (cycles)
read_latency[140-159]          =        15445   # Read request latency (cycles)
read_latency[160-179]          =        12148   # Read request latency (cycles)
read_latency[180-199]          =         9640   # Read request latency (cycles)
read_latency[200-]             =        93138   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.30086e+08   # Write energy
read_energy                    =  2.69473e+09   # Read energy
act_energy                     =  4.83123e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.92105e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.52806e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86026e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65135e+09   # Active standby energy rank.1
average_read_latency           =      118.333   # Average read request latency (cycles)
average_interarrival           =      12.9094   # Average request interarrival latency (cycles)
total_energy                   =  1.66691e+10   # Total energy (pJ)
average_power                  =      1666.91   # Average power (mW)
average_bandwidth              =      6.60959   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       101838   # Number of WRITE/WRITEP commands
num_reads_done                 =       695044   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       539731   # Number of read row buffer hits
num_read_cmds                  =       695046   # Number of READ/READP commands
num_writes_done                =       101866   # Number of read requests issued
num_write_row_hits             =        65214   # Number of write row buffer hits
num_act_cmds                   =       192808   # Number of ACT commands
num_pre_cmds                   =       192780   # Number of PRE commands
num_ondemand_pres              =       169150   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9241925   # Cyles of rank active rank.0
rank_active_cycles.1           =      9174959   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       758075   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       825041   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       748433   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8970   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5817   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7551   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1065   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          648   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          864   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1383   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          875   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          793   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20568   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           80   # Write cmd latency (cycles)
write_latency[40-59]           =          104   # Write cmd latency (cycles)
write_latency[60-79]           =          210   # Write cmd latency (cycles)
write_latency[80-99]           =          419   # Write cmd latency (cycles)
write_latency[100-119]         =          820   # Write cmd latency (cycles)
write_latency[120-139]         =         1468   # Write cmd latency (cycles)
write_latency[140-159]         =         2111   # Write cmd latency (cycles)
write_latency[160-179]         =         2952   # Write cmd latency (cycles)
write_latency[180-199]         =         3583   # Write cmd latency (cycles)
write_latency[200-]            =        90087   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       259336   # Read request latency (cycles)
read_latency[40-59]            =        86854   # Read request latency (cycles)
read_latency[60-79]            =        94855   # Read request latency (cycles)
read_latency[80-99]            =        45502   # Read request latency (cycles)
read_latency[100-119]          =        33320   # Read request latency (cycles)
read_latency[120-139]          =        26644   # Read request latency (cycles)
read_latency[140-159]          =        17855   # Read request latency (cycles)
read_latency[160-179]          =        13646   # Read request latency (cycles)
read_latency[180-199]          =        11157   # Read request latency (cycles)
read_latency[200-]             =       105872   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.08375e+08   # Write energy
read_energy                    =  2.80243e+09   # Read energy
act_energy                     =  5.27523e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.63876e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.9602e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76696e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72517e+09   # Active standby energy rank.1
average_read_latency           =      125.351   # Average read request latency (cycles)
average_interarrival           =      12.5476   # Average request interarrival latency (cycles)
total_energy                   =   1.6795e+10   # Total energy (pJ)
average_power                  =       1679.5   # Average power (mW)
average_bandwidth              =       6.8003   # Average bandwidth
