# system info system_tb on 2020.11.09.15:33:48
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1604957584
#
#
# Files generated for system_tb on 2020.11.09.15:33:48
files:
filepath,kind,attributes,module,is_top
system/testbench/system_tb/simulation/system_tb.v,VERILOG,,system_tb,true
system/testbench/system_tb/simulation/submodules/system.v,VERILOG,,system,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
system/testbench/system_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
system/testbench/system_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
system/testbench/system_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
system/testbench/system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
system/testbench/system_tb/simulation/submodules/system_ALARM.v,VERILOG,,system_ALARM,false
system/testbench/system_tb/simulation/submodules/system_BTN_DOWN.v,VERILOG,,system_BTN_DOWN,false
system/testbench/system_tb/simulation/submodules/system_CPU.v,VERILOG,,system_CPU,false
system/testbench/system_tb/simulation/submodules/system_H0.v,VERILOG,,system_H0,false
system/testbench/system_tb/simulation/submodules/system_RAM.hex,HEX,,system_RAM,false
system/testbench/system_tb/simulation/submodules/system_RAM.v,VERILOG,,system_RAM,false
system/testbench/system_tb/simulation/submodules/system_SWC_ALARM.v,VERILOG,,system_SWC_ALARM,false
system/testbench/system_tb/simulation/submodules/system_TIMER.v,VERILOG,,system_TIMER,false
system/testbench/system_tb/simulation/submodules/system_UART.v,VERILOG,,system_UART,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v,VERILOG,,system_mm_interconnect_0,false
system/testbench/system_tb/simulation/submodules/system_irq_mapper.sv,SYSTEM_VERILOG,,system_irq_mapper,false
system/testbench/system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu.sdc,SDC,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu.v,VERILOG,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_sysclk.v,VERILOG,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_tck.v,VERILOG,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_wrapper.v,VERILOG,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_nios2_waves.do,OTHER,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_ociram_default_contents.dat,DAT,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_ociram_default_contents.hex,HEX,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_ociram_default_contents.mif,MIF,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_rf_ram_a.dat,DAT,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_rf_ram_a.hex,HEX,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_rf_ram_a.mif,MIF,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_rf_ram_b.dat,DAT,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_rf_ram_b.hex,HEX,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_rf_ram_b.mif,MIF,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/system_CPU_cpu_test_bench.v,VERILOG,,system_CPU_cpu,false
system/testbench/system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
system/testbench/system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_001,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_002,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_router_005,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_demux_001,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_003,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_cmd_mux_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_demux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_demux_003,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_001,false
system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_rsp_mux_001,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,system_mm_interconnect_0_avalon_st_adapter,false
system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_tb.system_inst,system
system_tb.system_inst.ALARM,system_ALARM
system_tb.system_inst.BTN_DOWN,system_BTN_DOWN
system_tb.system_inst.BTN_SET,system_BTN_DOWN
system_tb.system_inst.BTN_UP,system_BTN_DOWN
system_tb.system_inst.CPU,system_CPU
system_tb.system_inst.CPU.cpu,system_CPU_cpu
system_tb.system_inst.H0,system_H0
system_tb.system_inst.H1,system_H0
system_tb.system_inst.M0,system_H0
system_tb.system_inst.M1,system_H0
system_tb.system_inst.S0,system_H0
system_tb.system_inst.S1,system_H0
system_tb.system_inst.RAM,system_RAM
system_tb.system_inst.SWC_ALARM,system_SWC_ALARM
system_tb.system_inst.SWC_SEL,system_SWC_ALARM
system_tb.system_inst.TIMER,system_TIMER
system_tb.system_inst.UART,system_UART
system_tb.system_inst.mm_interconnect_0,system_mm_interconnect_0
system_tb.system_inst.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
system_tb.system_inst.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
system_tb.system_inst.mm_interconnect_0.UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.H1_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.H0_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.M1_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.M0_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.S1_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.S0_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.ALARM_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.BTN_SET_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.BTN_UP_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.BTN_DOWN_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.SWC_SEL_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.SWC_ALARM_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.TIMER_s1_translator,altera_merlin_slave_translator
system_tb.system_inst.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
system_tb.system_inst.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
system_tb.system_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.H1_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.H0_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.M1_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.M0_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.S1_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.S0_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.ALARM_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.BTN_SET_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.BTN_UP_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.BTN_DOWN_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.SWC_SEL_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.SWC_ALARM_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.TIMER_s1_agent,altera_merlin_slave_agent
system_tb.system_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.H1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.H0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.M1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.M0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.S1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.S0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.ALARM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.BTN_SET_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.BTN_UP_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.BTN_DOWN_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.SWC_SEL_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.SWC_ALARM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.TIMER_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_tb.system_inst.mm_interconnect_0.router,system_mm_interconnect_0_router
system_tb.system_inst.mm_interconnect_0.router_001,system_mm_interconnect_0_router_001
system_tb.system_inst.mm_interconnect_0.router_002,system_mm_interconnect_0_router_002
system_tb.system_inst.mm_interconnect_0.router_003,system_mm_interconnect_0_router_002
system_tb.system_inst.mm_interconnect_0.router_004,system_mm_interconnect_0_router_002
system_tb.system_inst.mm_interconnect_0.router_005,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_006,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_007,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_008,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_009,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_010,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_011,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_012,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_013,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_014,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_015,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_016,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.router_017,system_mm_interconnect_0_router_005
system_tb.system_inst.mm_interconnect_0.cmd_demux,system_mm_interconnect_0_cmd_demux
system_tb.system_inst.mm_interconnect_0.cmd_demux_001,system_mm_interconnect_0_cmd_demux_001
system_tb.system_inst.mm_interconnect_0.cmd_mux,system_mm_interconnect_0_cmd_mux
system_tb.system_inst.mm_interconnect_0.cmd_mux_001,system_mm_interconnect_0_cmd_mux
system_tb.system_inst.mm_interconnect_0.cmd_mux_002,system_mm_interconnect_0_cmd_mux
system_tb.system_inst.mm_interconnect_0.cmd_mux_003,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_004,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_005,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_006,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_007,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_008,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_009,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_010,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_011,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_012,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_013,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_014,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.cmd_mux_015,system_mm_interconnect_0_cmd_mux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux,system_mm_interconnect_0_rsp_demux
system_tb.system_inst.mm_interconnect_0.rsp_demux_001,system_mm_interconnect_0_rsp_demux
system_tb.system_inst.mm_interconnect_0.rsp_demux_002,system_mm_interconnect_0_rsp_demux
system_tb.system_inst.mm_interconnect_0.rsp_demux_003,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_004,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_005,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_006,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_007,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_008,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_009,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_010,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_011,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_012,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_013,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_014,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_demux_015,system_mm_interconnect_0_rsp_demux_003
system_tb.system_inst.mm_interconnect_0.rsp_mux,system_mm_interconnect_0_rsp_mux
system_tb.system_inst.mm_interconnect_0.rsp_mux_001,system_mm_interconnect_0_rsp_mux_001
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_001,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_002,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_003,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_004,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_005,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_006,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_007,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_008,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_009,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_010,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_011,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_012,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_013,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_014,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_015,system_mm_interconnect_0_avalon_st_adapter
system_tb.system_inst.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_tb.system_inst.irq_mapper,system_irq_mapper
system_tb.system_inst.rst_controller,altera_reset_controller
system_tb.system_inst_alarm_bfm,altera_conduit_bfm
system_tb.system_inst_btn_down_bfm,altera_conduit_bfm_0002
system_tb.system_inst_btn_set_bfm,altera_conduit_bfm_0002
system_tb.system_inst_btn_up_bfm,altera_conduit_bfm_0002
system_tb.system_inst_swc_activate_bfm,altera_conduit_bfm_0002
system_tb.system_inst_swc_sel_bfm,altera_conduit_bfm_0002
system_tb.system_inst_clk_bfm,altera_avalon_clock_source
system_tb.system_inst_display_h0_bfm,altera_conduit_bfm_0003
system_tb.system_inst_display_h1_bfm,altera_conduit_bfm_0003
system_tb.system_inst_display_m0_bfm,altera_conduit_bfm_0003
system_tb.system_inst_display_m1_bfm,altera_conduit_bfm_0003
system_tb.system_inst_display_s0_bfm,altera_conduit_bfm_0003
system_tb.system_inst_display_s1_bfm,altera_conduit_bfm_0003
system_tb.system_inst_reset_bfm,altera_avalon_reset_source
