Protel Design System Design Rule Check
PCB File : C:\Data\The Anh\Ban huong\May-Ban-Huong\Design\Incense\PCB_Incense.PcbDoc
Date     : 4/23/2024
Time     : 1:04:20 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=30mil) (IsKeepOut),(All)
   Violation between Clearance Constraint: (9.37mil < 30mil) Between Pad J5-Shell(6348.268mil,883.386mil) on Top Layer And Track (2362.205mil,807.087mil)(8267.717mil,807.087mil) on Keep-Out Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=15mil) (IsRegion),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C20-2(3237.047mil,4817.126mil) on Top Layer And Pad C22-1(3177.047mil,4817.126mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C21-2(3237.047mil,4892.126mil) on Top Layer And Pad C23-1(3177.047mil,4892.126mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.442mil < 10mil) Between Pad C28-2(4691.494mil,5260mil) on Top Layer And Pad R38-2(4692.097mil,5216.218mil) on Top Layer [Top Solder] Mask Sliver [5.442mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.498mil < 10mil) Between Pad C29-2(4478.506mil,5260mil) on Top Layer And Pad R37-2(4480.844mil,5212.054mil) on Top Layer [Top Solder] Mask Sliver [9.498mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.409mil < 10mil) Between Pad C30-2(4371.494mil,5260mil) on Top Layer And Pad R36-2(4370.504mil,5216.218mil) on Top Layer [Top Solder] Mask Sliver [5.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.36mil < 10mil) Between Pad C31-2(4211.494mil,5260mil) on Top Layer And Pad R35-2(4209.708mil,5216.218mil) on Top Layer [Top Solder] Mask Sliver [5.36mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad C34-1(3400.986mil,2207.989mil) on Top Layer And Pad C76-1(3475.986mil,2187.871mil) on Top Layer [Top Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad C34-2(3400.986mil,2287.989mil) on Top Layer And Pad C76-2(3475.986mil,2298.107mil) on Top Layer [Top Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.197mil < 10mil) Between Pad C35-2(3190mil,2079.921mil) on Top Layer And Pad C38-1(3229.488mil,2152.989mil) on Top Layer [Top Solder] Mask Sliver [4.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.021mil < 10mil) Between Pad C46-1(7148.62mil,3060mil) on Top Layer And Pad C48-1(7120mil,3000mil) on Top Layer [Top Solder] Mask Sliver [4.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.869mil < 10mil) Between Pad C46-2(7038.384mil,3060mil) on Top Layer And Pad C48-2(7057.008mil,3000mil) on Top Layer [Top Solder] Mask Sliver [1.869mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.201mil < 10mil) Between Pad C47-1(7162.52mil,1536.496mil) on Top Layer And Pad C50-1(7131.498mil,1600mil) on Top Layer [Top Solder] Mask Sliver [8.201mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.37mil < 10mil) Between Pad C47-2(7052.284mil,1536.496mil) on Top Layer And Pad C50-2(7068.506mil,1600mil) on Top Layer [Top Solder] Mask Sliver [5.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C48-1(7120mil,3000mil) on Top Layer And Pad C49-1(7120mil,2950mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C48-2(7057.008mil,3000mil) on Top Layer And Pad C49-2(7057.008mil,2950mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.599mil < 10mil) Between Pad C52-1(6142.085mil,1754.973mil) on Top Layer And Pad R98-2(6092.084mil,1754.977mil) on Top Layer [Top Solder] Mask Sliver [8.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.599mil < 10mil) Between Pad C52-2(6142.085mil,1817.965mil) on Top Layer And Pad R98-1(6092.084mil,1817.969mil) on Top Layer [Top Solder] Mask Sliver [8.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C54-1(5920mil,1821.498mil) on Top Layer And Pad R97-1(5970mil,1821.498mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C54-2(5920mil,1758.506mil) on Top Layer And Pad R97-2(5970mil,1758.506mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C60-1(6141.498mil,3350mil) on Top Layer And Pad R104-2(6141.494mil,3400mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C60-2(6078.506mil,3350mil) on Top Layer And Pad R104-1(6078.502mil,3400mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.2mil < 10mil) Between Pad C65-1(4980.321mil,2568.049mil) on Top Layer And Pad C66-2(5001.494mil,2520mil) on Top Layer [Top Solder] Mask Sliver [7.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.2mil < 10mil) Between Pad C65-2(4917.329mil,2568.049mil) on Top Layer And Pad C66-1(4938.502mil,2520mil) on Top Layer [Top Solder] Mask Sliver [7.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C70-1(4871.498mil,2550mil) on Top Layer And Pad R110-1(4871.498mil,2500mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C70-2(4808.506mil,2550mil) on Top Layer And Pad R110-2(4808.506mil,2500mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C77-1(3718.502mil,5180mil) on Top Layer And Pad L7-2(3717.52mil,5130mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C77-2(3781.494mil,5180mil) on Top Layer And Pad L7-1(3782.48mil,5130mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.795mil < 10mil) Between Pad C78-1(3651.575mil,5060.709mil) on Top Layer And Pad C79-2(3643.698mil,5119.764mil) on Top Layer [Top Solder] Mask Sliver [8.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.795mil < 10mil) Between Pad C78-2(3572.835mil,5060.709mil) on Top Layer And Pad C79-1(3580.706mil,5119.764mil) on Top Layer [Top Solder] Mask Sliver [8.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C81-1(4371.498mil,2080mil) on Top Layer And Pad R119-2(4371.494mil,2130mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C81-2(4308.506mil,2080mil) on Top Layer And Pad R119-1(4308.502mil,2130mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C82-1(4830mil,2128.502mil) on Top Layer And Pad R121-1(4880mil,2128.502mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C82-2(4830mil,2191.494mil) on Top Layer And Pad R121-2(4880mil,2191.494mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C83-1(4372.992mil,1655.003mil) on Top Layer And Pad R124-2(4372.988mil,1705.002mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C83-2(4310mil,1655.003mil) on Top Layer And Pad R124-1(4309.996mil,1705.002mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C84-1(4930mil,2128.502mil) on Top Layer And Pad R121-1(4880mil,2128.502mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C84-1(4930mil,2128.502mil) on Top Layer And Pad R125-2(4980mil,2128.506mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C84-2(4930mil,2191.494mil) on Top Layer And Pad R121-2(4880mil,2191.494mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C84-2(4930mil,2191.494mil) on Top Layer And Pad R125-1(4980mil,2191.498mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D23-1(6014.409mil,1584.567mil) on Top Layer And Pad D23-2(6040mil,1584.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D23-2(6040mil,1584.567mil) on Top Layer And Pad D23-3(6065.591mil,1584.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D23-4(6065.591mil,1655.433mil) on Top Layer And Pad D23-5(6040mil,1654.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D23-5(6040mil,1654.567mil) on Top Layer And Pad D23-6(6014.409mil,1655.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-1(3415.354mil,4686.693mil) on Top Layer And Pad IC2-2(3440.945mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-10(3645.669mil,4686.693mil) on Top Layer And Pad IC2-11(3671.26mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-11(3671.26mil,4686.693mil) on Top Layer And Pad IC2-12(3696.851mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-12(3696.851mil,4686.693mil) on Top Layer And Pad IC2-13(3722.441mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-13(3722.441mil,4686.693mil) on Top Layer And Pad IC2-14(3748.032mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-15(3748.032mil,4958.409mil) on Top Layer And Pad IC2-16(3722.441mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-16(3722.441mil,4958.409mil) on Top Layer And Pad IC2-17(3696.851mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-17(3696.851mil,4958.409mil) on Top Layer And Pad IC2-18(3671.26mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-18(3671.26mil,4958.409mil) on Top Layer And Pad IC2-19(3645.669mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-2(3440.945mil,4686.693mil) on Top Layer And Pad IC2-3(3466.535mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-21(3594.488mil,4958.409mil) on Top Layer And Pad IC2-22(3568.898mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-22(3568.898mil,4958.409mil) on Top Layer And Pad IC2-23(3543.307mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-23(3543.307mil,4958.409mil) on Top Layer And Pad IC2-24(3517.717mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-24(3517.717mil,4958.409mil) on Top Layer And Pad IC2-25(3492.126mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-25(3492.126mil,4958.409mil) on Top Layer And Pad IC2-26(3466.535mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-27(3440.945mil,4958.409mil) on Top Layer And Pad IC2-28(3415.354mil,4958.409mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-3(3466.535mil,4686.693mil) on Top Layer And Pad IC2-4(3492.126mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-4(3492.126mil,4686.693mil) on Top Layer And Pad IC2-5(3517.717mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-5(3517.717mil,4686.693mil) on Top Layer And Pad IC2-6(3543.307mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-6(3543.307mil,4686.693mil) on Top Layer And Pad IC2-7(3568.898mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-7(3568.898mil,4686.693mil) on Top Layer And Pad IC2-8(3594.488mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-8(3594.488mil,4686.693mil) on Top Layer And Pad IC2-9(3620.079mil,4686.693mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-A1_B12(3949.134mil,5640.291mil) on Top Layer And Pad J1-SH1(3993.228mil,5662.732mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-B1_A12(3697.165mil,5640.291mil) on Top Layer And Pad J1-SH2(3653.071mil,5662.732mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-1(7757.99mil,1867.638mil) on Top Layer And Pad J2-2(7818.03mil,1925.709mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-1(7757.99mil,1867.638mil) on Top Layer And Pad J2-3(7818.03mil,1809.568mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J3-1(7750.793mil,2617.076mil) on Top Layer And Pad J3-2(7810.832mil,2675.147mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J3-1(7750.793mil,2617.076mil) on Top Layer And Pad J3-3(7810.832mil,2559.005mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C1(5837.638mil,1465.079mil) on Top Layer And Pad J5-C5(5787.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C1(5837.638mil,1465.079mil) on Top Layer And Pad J5-C6(5887.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C2(5937.638mil,1465.079mil) on Top Layer And Pad J5-C6(5887.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C2(5937.638mil,1465.079mil) on Top Layer And Pad J5-C7(5987.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C3(6037.638mil,1465.079mil) on Top Layer And Pad J5-C7(5987.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C3(6037.638mil,1465.079mil) on Top Layer And Pad J5-CD(6087.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-1(5481.102mil,1217.441mil) on Top Layer And Pad P5-2(5437.795mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-1(5481.102mil,1217.441mil) on Top Layer And Pad P5-SW(5524.41mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-2(5437.795mil,1217.441mil) on Top Layer And Pad P5-3(5394.488mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-3(5394.488mil,1217.441mil) on Top Layer And Pad P5-4(5351.181mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-4(5351.181mil,1217.441mil) on Top Layer And Pad P5-5(5307.874mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-5(5307.874mil,1217.441mil) on Top Layer And Pad P5-6(5264.567mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-6(5264.567mil,1217.441mil) on Top Layer And Pad P5-7(5221.26mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-7(5221.26mil,1217.441mil) on Top Layer And Pad P5-8(5177.953mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.309mil < 10mil) Between Pad Q12-1(3097mil,3051.99mil) on Top Layer And Pad R63-1(3099.996mil,3100mil) on Top Layer [Top Solder] Mask Sliver [1.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q15-1(6295.018mil,3607mil) on Top Layer And Pad R78-1(6242.007mil,3588.74mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q15-2(6295.018mil,3533mil) on Top Layer And Pad R78-2(6242.007mil,3525.748mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.764mil < 10mil) Between Pad Q16-1(5158mil,3463.01mil) on Top Layer And Pad R87-1(5160mil,3411.498mil) on Top Layer [Top Solder] Mask Sliver [7.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.764mil < 10mil) Between Pad Q16-2(5232mil,3463.01mil) on Top Layer And Pad R77-1(5250mil,3411.498mil) on Top Layer [Top Solder] Mask Sliver [7.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q17-1(6065.018mil,3607mil) on Top Layer And Pad R88-1(6012.007mil,3588.74mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q17-2(6065.018mil,3533mil) on Top Layer And Pad R88-2(6012.007mil,3525.748mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.3mil < 10mil) Between Pad Q2-1(6632.754mil,1451.653mil) on Top Layer And Pad R42-1(6577.753mil,1448.151mil) on Top Layer [Top Solder] Mask Sliver [8.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.158mil < 10mil) Between Pad Q21-1(7613.404mil,2299.795mil) on Top Layer And Pad R96-1(7561.498mil,2300mil) on Top Layer [Top Solder] Mask Sliver [8.158mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.3mil < 10mil) Between Pad Q2-2(6632.754mil,1377.653mil) on Top Layer And Pad R42-2(6577.753mil,1385.159mil) on Top Layer [Top Solder] Mask Sliver [8.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.3mil < 10mil) Between Pad Q22-1(6251.378mil,3198.74mil) on Top Layer And Pad R101-2(6306.378mil,3200.234mil) on Top Layer [Top Solder] Mask Sliver [8.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.299mil < 10mil) Between Pad Q22-3(6167.378mil,3235.74mil) on Top Layer And Pad R102-2(6111.378mil,3235.234mil) on Top Layer [Top Solder] Mask Sliver [9.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.551mil < 10mil) Between Pad Q2-3(6716.754mil,1414.653mil) on Top Layer And Pad R40-2(6731.26mil,1366.654mil) on Top Layer [Top Solder] Mask Sliver [9.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q3-1(6630.764mil,1583.653mil) on Top Layer And Pad R43-1(6577.753mil,1583.151mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q3-2(6630.764mil,1509.653mil) on Top Layer And Pad R43-2(6577.753mil,1520.159mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.006mil < 10mil) Between Pad Q6-3(3546.732mil,3010.707mil) on Top Layer And Pad R45-2(3541.494mil,2960mil) on Top Layer [Top Solder] Mask Sliver [4.006mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.433mil < 10mil) Between Pad Q8-3(3151.181mil,2867.717mil) on Top Layer And Pad R57-1(3178.502mil,2950mil) on Top Layer [Top Solder] Mask Sliver [6.433mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.01mil < 10mil) Between Pad Q9-3(3283mil,2976mil) on Top Layer And Pad R57-2(3241.494mil,2950mil) on Top Layer [Top Solder] Mask Sliver [6.01mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.052mil < 10mil) Between Pad R116-1(5355.489mil,2456.419mil) on Top Layer And Pad R117-1(5401.99mil,2438.498mil) on Top Layer [Top Solder] Mask Sliver [8.052mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R118-1(3840mil,5111.498mil) on Top Layer And Pad R21-1(3890mil,5111.498mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R118-2(3840mil,5048.506mil) on Top Layer And Pad R21-2(3890mil,5048.506mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R3-1(7572.795mil,3106.104mil) on Top Layer And Pad R4-1(7622.795mil,3106.104mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R3-2(7572.795mil,3043.112mil) on Top Layer And Pad R4-2(7622.795mil,3043.112mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.599mil < 10mil) Between Pad R47-1(3085.986mil,2279.409mil) on Top Layer And Pad R53-1(3135.986mil,2282.91mil) on Top Layer [Top Solder] Mask Sliver [8.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.599mil < 10mil) Between Pad R47-2(3085.986mil,2216.416mil) on Top Layer And Pad R53-2(3135.986mil,2219.918mil) on Top Layer [Top Solder] Mask Sliver [8.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-1(7786.929mil,3027.205mil) on Top Layer And Pad U2-2(7786.929mil,3064.606mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-2(7786.929mil,3064.606mil) on Top Layer And Pad U2-3(7786.929mil,3102.008mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-4(7678.661mil,3102.008mil) on Top Layer And Pad U2-5(7678.661mil,3064.606mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-5(7678.661mil,3064.606mil) on Top Layer And Pad U2-6(7678.661mil,3027.205mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U4-1(3315.12mil,2210.587mil) on Top Layer And Pad U4-2(3315.12mil,2247.989mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U4-2(3315.12mil,2247.989mil) on Top Layer And Pad U4-3(3315.12mil,2285.39mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U4-4(3206.852mil,2285.39mil) on Top Layer And Pad U4-5(3206.852mil,2247.989mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U4-5(3206.852mil,2247.989mil) on Top Layer And Pad U4-6(3206.852mil,2210.587mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-10(6227.559mil,2301.929mil) on Top Layer And Pad U9-11(6227.559mil,2262.559mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-17(6227.559mil,2026.339mil) on Top Layer And Pad U9-18(6227.559mil,1986.968mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-22(6483.464mil,1691.693mil) on Top Layer And Pad U9-23(6522.834mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-29(6759.055mil,1691.693mil) on Top Layer And Pad U9-30(6798.425mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-3(6227.559mil,2577.52mil) on Top Layer And Pad U9-4(6227.559mil,2538.15mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-36(7034.645mil,1691.693mil) on Top Layer And Pad U9-37(7074.016mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-41(7408.661mil,1908.228mil) on Top Layer And Pad U9-42(7408.661mil,1947.598mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-48(7408.661mil,2183.819mil) on Top Layer And Pad U9-49(7408.661mil,2223.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-55(7408.661mil,2459.41mil) on Top Layer And Pad U9-56(7408.661mil,2498.78mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-61(7192.126mil,2872.795mil) on Top Layer And Pad U9-87(7231.496mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-67(6955.905mil,2872.795mil) on Top Layer And Pad U9-68(6916.535mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-74(6680.315mil,2872.795mil) on Top Layer And Pad U9-75(6640.945mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-80(6444.094mil,2872.795mil) on Top Layer And Pad U9-86(6404.724mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
Rule Violations :131

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.298mil < 10mil) Between Arc (5006mil,2313mil) on Top Overlay And Pad C67-1(5001.498mil,2300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.298mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C10-1(7957.717mil,3279.606mil) on Top Layer And Track (7965.591mil,3212.677mil)(7965.591mil,3236.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C10-1(7957.717mil,3279.606mil) on Top Layer And Track (7965.591mil,3322.913mil)(7965.591mil,3346.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C10-1(7957.717mil,3279.606mil) on Top Layer And Track (7993.15mil,3212.677mil)(7993.15mil,3236.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad C10-2(7697.874mil,3279.606mil) on Top Layer And Track (7690mil,3149.685mil)(7690mil,3240.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad C10-2(7697.874mil,3279.606mil) on Top Layer And Track (7690mil,3318.976mil)(7690mil,3409.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C1-2(2838.622mil,3168.307mil) on Top Layer And Track (2804.619mil,3142.307mil)(2804.619mil,3274.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(2838.622mil,3168.307mil) on Top Layer And Track (2804.619mil,3142.307mil)(2871.619mil,3142.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2838.622mil,3168.307mil) on Top Layer And Track (2813.619mil,3191.546mil)(2813.619mil,3225.546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2838.622mil,3168.307mil) on Top Layer And Track (2863.619mil,3191.546mil)(2863.619mil,3225.546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C1-2(2838.622mil,3168.307mil) on Top Layer And Track (2871.619mil,3142.307mil)(2871.619mil,3274.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad C12-1(7637.795mil,2789.488mil) on Top Layer And Track (7606.299mil,2817.834mil)(7669.291mil,2817.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C15-1(3389.748mil,3353.185mil) on Top Layer And Track (3356.751mil,3327.185mil)(3356.751mil,3459.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C15-1(3389.748mil,3353.185mil) on Top Layer And Track (3356.751mil,3327.185mil)(3423.751mil,3327.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(3389.748mil,3353.185mil) on Top Layer And Track (3364.751mil,3375.946mil)(3364.751mil,3409.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(3389.748mil,3353.185mil) on Top Layer And Track (3414.751mil,3375.946mil)(3414.751mil,3409.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C15-1(3389.748mil,3353.185mil) on Top Layer And Track (3423.751mil,3327.185mil)(3423.751mil,3459.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C15-2(3389.748mil,3433.185mil) on Top Layer And Track (3356.751mil,3327.185mil)(3356.751mil,3459.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C15-2(3389.748mil,3433.185mil) on Top Layer And Track (3356.751mil,3459.185mil)(3423.751mil,3459.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(3389.748mil,3433.185mil) on Top Layer And Track (3364.751mil,3375.946mil)(3364.751mil,3409.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(3389.748mil,3433.185mil) on Top Layer And Track (3414.751mil,3375.946mil)(3414.751mil,3409.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C15-2(3389.748mil,3433.185mil) on Top Layer And Track (3423.751mil,3327.185mil)(3423.751mil,3459.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C19-1(7691.297mil,2964.606mil) on Top Layer And Track (7714.919mil,2948.858mil)(7714.919mil,2980.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C19-2(7754.289mil,2964.606mil) on Top Layer And Track (7730.667mil,2948.858mil)(7730.667mil,2980.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C26-1(5656.498mil,2048.507mil) on Top Layer And Track (5632.876mil,2032.759mil)(5632.876mil,2064.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C26-2(5593.506mil,2048.507mil) on Top Layer And Track (5617.128mil,2032.759mil)(5617.128mil,2064.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.908mil < 10mil) Between Pad C35-1(3190mil,1820.079mil) on Top Layer And Track (3123.071mil,1784.646mil)(3146.693mil,1784.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.908mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.888mil < 10mil) Between Pad C35-1(3190mil,1820.079mil) on Top Layer And Track (3123.071mil,1812.205mil)(3146.693mil,1812.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.944mil < 10mil) Between Pad C35-1(3190mil,1820.079mil) on Top Layer And Track (3233.307mil,1812.205mil)(3256.929mil,1812.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C37-1(3394.919mil,2044.567mil) on Top Layer And Track (3368.919mil,2010.564mil)(3368.919mil,2077.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C37-1(3394.919mil,2044.567mil) on Top Layer And Track (3368.919mil,2010.564mil)(3500.919mil,2010.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C37-1(3394.919mil,2044.567mil) on Top Layer And Track (3368.919mil,2077.564mil)(3500.919mil,2077.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-1(3394.919mil,2044.567mil) on Top Layer And Track (3417.68mil,2019.564mil)(3451.68mil,2019.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-1(3394.919mil,2044.567mil) on Top Layer And Track (3417.68mil,2069.564mil)(3451.68mil,2069.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C37-2(3474.919mil,2044.567mil) on Top Layer And Track (3368.919mil,2010.564mil)(3500.919mil,2010.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C37-2(3474.919mil,2044.567mil) on Top Layer And Track (3368.919mil,2077.564mil)(3500.919mil,2077.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(3474.919mil,2044.567mil) on Top Layer And Track (3417.68mil,2019.564mil)(3451.68mil,2019.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(3474.919mil,2044.567mil) on Top Layer And Track (3417.68mil,2069.564mil)(3451.68mil,2069.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C37-2(3474.919mil,2044.567mil) on Top Layer And Track (3500.919mil,2010.564mil)(3500.919mil,2077.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.926mil < 10mil) Between Pad C39-1(4899.211mil,1688.1mil) on Top Layer And Text "C39" (4883.34mil,1620.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C39-1(4899.211mil,1688.1mil) on Top Layer And Track (4922.833mil,1672.352mil)(4922.833mil,1703.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C39-2(4962.203mil,1688.1mil) on Top Layer And Track (4938.581mil,1672.352mil)(4938.581mil,1703.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C49-2(7057.008mil,2950mil) on Top Layer And Track (7080.63mil,2934.252mil)(7080.63mil,2965.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C52-1(6142.085mil,1754.973mil) on Top Layer And Track (6126.337mil,1778.595mil)(6157.833mil,1778.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C52-2(6142.085mil,1817.965mil) on Top Layer And Track (6126.337mil,1794.343mil)(6157.833mil,1794.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C53-1(6150mil,2088.502mil) on Top Layer And Track (6134.252mil,2112.124mil)(6165.748mil,2112.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C53-2(6150mil,2151.494mil) on Top Layer And Track (6134.252mil,2127.872mil)(6165.748mil,2127.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C56-1(6361.378mil,3137.242mil) on Top Layer And Track (6345.631mil,3160.864mil)(6377.127mil,3160.864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C56-2(6361.378mil,3200.234mil) on Top Layer And Track (6345.631mil,3176.612mil)(6377.127mil,3176.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C57-2(7511.079mil,1930.557mil) on Top Layer And Track (7495.331mil,1906.935mil)(7526.827mil,1906.935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C59-1(7511.324mil,2616.675mil) on Top Layer And Track (7495.576mil,2593.053mil)(7527.072mil,2593.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C60-1(6141.498mil,3350mil) on Top Layer And Track (6117.876mil,3334.252mil)(6117.876mil,3365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C60-2(6078.506mil,3350mil) on Top Layer And Track (6102.128mil,3334.252mil)(6102.128mil,3365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C67-1(5001.498mil,2300mil) on Top Layer And Track (4977.876mil,2284.252mil)(4977.876mil,2315.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C67-2(4938.506mil,2300mil) on Top Layer And Track (4962.128mil,2284.252mil)(4962.128mil,2315.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C70-1(4871.498mil,2550mil) on Top Layer And Track (4847.876mil,2534.252mil)(4847.876mil,2565.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C71-1(5140mil,3188.502mil) on Top Layer And Track (5124.252mil,3212.124mil)(5155.748mil,3212.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C71-2(5140mil,3251.494mil) on Top Layer And Track (5124.252mil,3227.872mil)(5155.748mil,3227.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C72-1(5334.278mil,1327.894mil) on Top Layer And Track (5318.53mil,1351.516mil)(5350.026mil,1351.516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C72-2(5334.278mil,1390.886mil) on Top Layer And Track (5318.53mil,1367.264mil)(5350.026mil,1367.264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.57mil < 10mil) Between Pad C76-2(3475.986mil,2298.107mil) on Top Layer And Track (3367.989mil,2313.989mil)(3434.989mil,2313.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.57mil < 10mil) Between Pad C76-2(3475.986mil,2298.107mil) on Top Layer And Track (3434.989mil,2181.989mil)(3434.989mil,2313.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad C76-2(3475.986mil,2298.107mil) on Top Layer And Track (3444.49mil,2269.761mil)(3507.482mil,2269.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C8-1(2711.811mil,3044.409mil) on Top Layer And Track (2719.685mil,2977.48mil)(2719.685mil,3001.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C8-1(2711.811mil,3044.409mil) on Top Layer And Track (2719.685mil,3087.716mil)(2719.685mil,3111.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C8-1(2711.811mil,3044.409mil) on Top Layer And Track (2747.244mil,2977.48mil)(2747.244mil,3001.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad C8-2(2451.968mil,3044.409mil) on Top Layer And Track (2444.095mil,2914.488mil)(2444.095mil,3005.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad C8-2(2451.968mil,3044.409mil) on Top Layer And Track (2444.095mil,3083.78mil)(2444.095mil,3174.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C84-1(4930mil,2128.502mil) on Top Layer And Track (4914.252mil,2152.124mil)(4945.748mil,2152.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C84-2(4930mil,2191.494mil) on Top Layer And Track (4914.252mil,2167.872mil)(4945.748mil,2167.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.951mil < 10mil) Between Pad C85-1(3489.37mil,1840mil) on Top Layer And Track (3462.795mil,1816.378mil)(3462.795mil,1863.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.403mil < 10mil) Between Pad C85-2(3410.63mil,1840mil) on Top Layer And Track (3437.205mil,1816.378mil)(3437.205mil,1863.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C9-1(2711.811mil,2749.134mil) on Top Layer And Track (2719.685mil,2682.205mil)(2719.685mil,2705.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C9-1(2711.811mil,2749.134mil) on Top Layer And Track (2719.685mil,2792.441mil)(2719.685mil,2816.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C9-1(2711.811mil,2749.134mil) on Top Layer And Track (2747.244mil,2682.205mil)(2747.244mil,2705.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D11-2(3420mil,4500mil) on Top Layer And Track (3380mil,4475mil)(3380mil,4541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D11-2(3420mil,4500mil) on Top Layer And Track (3380mil,4541mil)(3460mil,4541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D11-2(3420mil,4500mil) on Top Layer And Track (3460mil,4475mil)(3460mil,4541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D20-1(6145mil,3690mil) on Top Layer And Track (6105mil,3650mil)(6105mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.18mil < 10mil) Between Pad D20-1(6145mil,3690mil) on Top Layer And Track (6105mil,3650mil)(6170mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D20-1(6145mil,3690mil) on Top Layer And Track (6105mil,3730mil)(6170mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D20-1(6145mil,3690mil) on Top Layer And Track (6184mil,3659mil)(6184mil,3719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D20-1(6145mil,3690mil) on Top Layer And Track (6184mil,3659mil)(6235mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D20-1(6145mil,3690mil) on Top Layer And Track (6184mil,3719mil)(6235mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D20-2(6280mil,3690mil) on Top Layer And Track (6255mil,3650mil)(6321mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D20-2(6280mil,3690mil) on Top Layer And Track (6255mil,3730mil)(6321mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D20-2(6280mil,3690mil) on Top Layer And Track (6321mil,3650mil)(6321mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D21-1(7570mil,3700mil) on Top Layer And Track (7530mil,3660mil)(7530mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.18mil < 10mil) Between Pad D21-1(7570mil,3700mil) on Top Layer And Track (7530mil,3660mil)(7595mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D21-1(7570mil,3700mil) on Top Layer And Track (7530mil,3740mil)(7595mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D21-1(7570mil,3700mil) on Top Layer And Track (7609mil,3669mil)(7609mil,3729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D21-1(7570mil,3700mil) on Top Layer And Track (7609mil,3669mil)(7660mil,3700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D21-1(7570mil,3700mil) on Top Layer And Track (7609mil,3729mil)(7660mil,3700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D21-2(7705mil,3700mil) on Top Layer And Track (7680mil,3660mil)(7746mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D21-2(7705mil,3700mil) on Top Layer And Track (7680mil,3740mil)(7746mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D21-2(7705mil,3700mil) on Top Layer And Track (7746mil,3660mil)(7746mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.816mil < 10mil) Between Pad D22-1(7820mil,2190.472mil) on Top Layer And Track (7802.677mil,2208.189mil)(7802.677mil,2231.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad D22-1(7820mil,2190.472mil) on Top Layer And Track (7808.189mil,2216.063mil)(7820mil,2223.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad D22-1(7820mil,2190.472mil) on Top Layer And Track (7808.189mil,2216.063mil)(7831.811mil,2216.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.306mil < 10mil) Between Pad D22-1(7820mil,2190.472mil) on Top Layer And Track (7820mil,2223.937mil)(7831.811mil,2216.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.602mil < 10mil) Between Pad D22-1(7820mil,2190.472mil) on Top Layer And Track (7837.717mil,2208.189mil)(7837.717mil,2231.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.602mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.91mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7802.677mil,2208.189mil)(7802.677mil,2231.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7808.189mil,2216.063mil)(7820mil,2223.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7808.189mil,2223.937mil)(7831.811mil,2223.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.784mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7808.189mil,2272.362mil)(7831.811mil,2272.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7820mil,2223.937mil)(7831.811mil,2216.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.068mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7837.717mil,2208.189mil)(7837.717mil,2231.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad D23-3(6065.591mil,1584.567mil) on Top Layer And Track (6085mil,1590mil)(6085mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad D23-4(6065.591mil,1655.433mil) on Top Layer And Track (6085mil,1590mil)(6085mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad D23-6(6014.409mil,1655.433mil) on Top Layer And Track (5995mil,1590mil)(5995mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D8-1(3810mil,1735mil) on Top Layer And Track (3770mil,1710mil)(3770mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D8-1(3810mil,1735mil) on Top Layer And Track (3770mil,1775mil)(3850mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D8-1(3810mil,1735mil) on Top Layer And Track (3779mil,1696mil)(3810mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D8-1(3810mil,1735mil) on Top Layer And Track (3779mil,1696mil)(3839mil,1696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D8-1(3810mil,1735mil) on Top Layer And Track (3810mil,1645mil)(3839mil,1696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D8-1(3810mil,1735mil) on Top Layer And Track (3850mil,1710mil)(3850mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.18mil < 10mil) Between Pad D8-2(3810mil,1600mil) on Top Layer And Track (3770mil,1559mil)(3770mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D8-2(3810mil,1600mil) on Top Layer And Track (3770mil,1559mil)(3850mil,1559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D8-2(3810mil,1600mil) on Top Layer And Track (3850mil,1559mil)(3850mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-1(5190mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-11(5690mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-15(5890mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-17(5990mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-19(6090mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-3(5290mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-5(5390mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-7(5490mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-9(5590mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad J2-2(7818.03mil,1925.709mil) on Top Layer And Track (7766.849mil,1897.599mil)(7766.849mil,1918.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad J2-2(7818.03mil,1925.709mil) on Top Layer And Track (7869.211mil,1816.457mil)(7869.211mil,1918.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad J4-1(3451.575mil,5565.901mil) on Multi-Layer And Track (3496.201mil,5565.335mil)(3506.636mil,5565.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad J7-1(6496.992mil,1053.583mil) on Multi-Layer And Track (6441.931mil,1054.149mil)(6452.366mil,1054.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.888mil < 10mil) Between Pad J7-3(6693.823mil,1053.583mil) on Multi-Layer And Track (6737.691mil,1053.477mil)(6745.097mil,1053.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.472mil < 10mil) Between Pad JP1-1(3112.677mil,1227.402mil) on Multi-Layer And Track (2998.193mil,1194.531mil)(3061.775mil,1194.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mil < 10mil) Between Pad JP1-1(3112.677mil,1227.402mil) on Multi-Layer And Track (3160.791mil,1194.531mil)(3234.704mil,1194.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.07mil < 10mil) Between Pad JP1-2(2947.323mil,1227.402mil) on Multi-Layer And Track (2841.893mil,1194.531mil)(2900.948mil,1194.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.07mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.59mil < 10mil) Between Pad JP1-2(2947.323mil,1227.402mil) on Multi-Layer And Track (2998.193mil,1194.531mil)(3061.775mil,1194.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K1-1(4452.008mil,3925.945mil) on Multi-Layer And Track (4146.89mil,3870.827mil)(4757.126mil,3870.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K3-1(7263.032mil,3925.945mil) on Multi-Layer And Track (6957.913mil,3870.827mil)(7568.15mil,3870.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K6-1(7943.779mil,3925.945mil) on Multi-Layer And Track (7638.661mil,3870.827mil)(8248.898mil,3870.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.015mil < 10mil) Between Pad L6-1(7352.48mil,2970mil) on Top Layer And Track (7310.158mil,2954.252mil)(7329.842mil,2954.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.644mil < 10mil) Between Pad L6-1(7352.48mil,2970mil) on Top Layer And Track (7310.158mil,2985.748mil)(7329.842mil,2985.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P10-1(3725.354mil,1237.402mil) on Multi-Layer And Track (3610mil,1194.094mil)(3673.583mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.015mil < 10mil) Between Pad P10-1(3725.354mil,1237.402mil) on Multi-Layer And Track (3772.598mil,1194.094mil)(3831.653mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.57mil < 10mil) Between Pad P10-2(3560mil,1237.402mil) on Multi-Layer And Track (3444.646mil,1194.094mil)(3508.228mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad P10-2(3560mil,1237.402mil) on Multi-Layer And Track (3610mil,1194.094mil)(3673.583mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Pad P10-3(3394.646mil,1237.402mil) on Multi-Layer And Track (3288.347mil,1194.094mil)(3347.402mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad P10-3(3394.646mil,1237.402mil) on Multi-Layer And Track (3444.646mil,1194.094mil)(3508.228mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.543mil < 10mil) Between Pad P10-5(3560mil,1453.937mil) on Multi-Layer And Track (3537.244mil,1518.976mil)(3639.606mil,1518.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.543mil < 10mil) Between Pad P10-6(3394.646mil,1453.937mil) on Multi-Layer And Track (3346.299mil,1518.976mil)(3442.756mil,1518.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.7mil < 10mil) Between Pad P3-2(7082.624mil,1042.448mil) on Multi-Layer And Track (6826.811mil,1083.567mil)(7339.147mil,1083.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.7mil < 10mil) Between Pad P3-3(6964.514mil,1042.448mil) on Multi-Layer And Track (6826.811mil,1083.567mil)(7339.147mil,1083.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Pad P3-6(6964.514mil,1160.558mil) on Multi-Layer And Text "HUM" (6750mil,1191.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.644mil < 10mil) Between Pad P9-1(6803.277mil,5392.364mil) on Multi-Layer And Track (6771.502mil,5425.235mil)(6835.084mil,5425.235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad P9-1(6803.277mil,5392.364mil) on Multi-Layer And Track (6872.283mil,5435.905mil)(6872.283mil,5939.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad P9-1(6803.277mil,5392.364mil) on Multi-Layer And Track (6872.283mil,5435.905mil)(6931.339mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.016mil < 10mil) Between Pad Q11-2(2931.732mil,2622.717mil) on Top Layer And Track (2791.732mil,2478.78mil)(2791.732mil,2868.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.849mil < 10mil) Between Pad Q11-2(2931.732mil,2622.717mil) on Top Layer And Track (2791.732mil,2478.78mil)(2801.732mil,2478.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.079mil < 10mil) Between Pad Q11-2(2931.732mil,2622.717mil) on Top Layer And Track (2801.732mil,2478.78mil)(3071.732mil,2478.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.016mil < 10mil) Between Pad Q11-2(2931.732mil,2622.717mil) on Top Layer And Track (3071.732mil,2478.78mil)(3071.732mil,2863.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q15-1(6295.018mil,3607mil) on Top Layer And Track (6304.018mil,3556mil)(6304.018mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q15-1(6295.018mil,3607mil) on Top Layer And Track (6324.018mil,3629mil)(6349.018mil,3629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Pad Q15-2(6295.018mil,3533mil) on Top Layer And Track (6261.693mil,3545.431mil)(6261.693mil,3569.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q15-2(6295.018mil,3533mil) on Top Layer And Track (6304.018mil,3556mil)(6304.018mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q15-2(6295.018mil,3533mil) on Top Layer And Track (6324.018mil,3511mil)(6370.018mil,3511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q21-1(7613.404mil,2299.795mil) on Top Layer And Track (7622.404mil,2248.795mil)(7622.404mil,2276.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q21-1(7613.404mil,2299.795mil) on Top Layer And Track (7642.404mil,2321.795mil)(7667.404mil,2321.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q21-2(7613.404mil,2225.795mil) on Top Layer And Track (7622.404mil,2248.795mil)(7622.404mil,2276.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q21-2(7613.404mil,2225.795mil) on Top Layer And Track (7642.404mil,2203.795mil)(7688.404mil,2203.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q21-3(7697.404mil,2262.795mil) on Top Layer And Track (7688.404mil,2203.795mil)(7688.404mil,2239.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q21-3(7697.404mil,2262.795mil) on Top Layer And Track (7688.404mil,2285.795mil)(7688.404mil,2321.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q22-1(6251.378mil,3198.74mil) on Top Layer And Track (6197.378mil,3176.74mil)(6222.378mil,3176.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q22-1(6251.378mil,3198.74mil) on Top Layer And Track (6242.378mil,3221.74mil)(6242.378mil,3249.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.638mil < 10mil) Between Pad Q22-1(6251.378mil,3198.74mil) on Top Layer And Track (6286.693mil,3156.929mil)(6286.693mil,3180.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q22-2(6251.378mil,3272.74mil) on Top Layer And Track (6176.378mil,3294.74mil)(6222.378mil,3294.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q22-2(6251.378mil,3272.74mil) on Top Layer And Track (6242.378mil,3221.74mil)(6242.378mil,3249.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q23-1(6198.01mil,3407mil) on Top Layer And Track (6207.01mil,3356mil)(6207.01mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q23-1(6198.01mil,3407mil) on Top Layer And Track (6227.01mil,3429mil)(6252.01mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q23-2(6198.01mil,3333mil) on Top Layer And Track (6207.01mil,3356mil)(6207.01mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q23-2(6198.01mil,3333mil) on Top Layer And Track (6227.01mil,3311mil)(6273.01mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q23-3(6282.01mil,3370mil) on Top Layer And Track (6273.01mil,3311mil)(6273.01mil,3347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q23-3(6282.01mil,3370mil) on Top Layer And Track (6273.01mil,3393mil)(6273.01mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q4-3(6714.764mil,1261.653mil) on Top Layer And Track (6705.764mil,1202.653mil)(6705.764mil,1238.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q4-3(6714.764mil,1261.653mil) on Top Layer And Track (6705.764mil,1284.653mil)(6705.764mil,1320.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q6-1(3583.732mil,3094.707mil) on Top Layer And Track (3532.732mil,3085.707mil)(3560.732mil,3085.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q6-1(3583.732mil,3094.707mil) on Top Layer And Track (3605.732mil,3040.707mil)(3605.732mil,3065.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q6-2(3509.732mil,3094.707mil) on Top Layer And Track (3487.732mil,3019.707mil)(3487.732mil,3065.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q6-2(3509.732mil,3094.707mil) on Top Layer And Track (3532.732mil,3085.707mil)(3560.732mil,3085.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q6-3(3546.732mil,3010.707mil) on Top Layer And Track (3487.732mil,3019.707mil)(3523.732mil,3019.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Pad Q6-3(3546.732mil,3010.707mil) on Top Layer And Track (3498.189mil,2979.685mil)(3521.811mil,2979.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q6-3(3546.732mil,3010.707mil) on Top Layer And Track (3569.732mil,3019.707mil)(3605.732mil,3019.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R101-2(6306.378mil,3200.234mil) on Top Layer And Track (6286.693mil,3156.929mil)(6286.693mil,3180.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R101-2(6306.378mil,3200.234mil) on Top Layer And Track (6326.063mil,3156.929mil)(6326.063mil,3180.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R104-1(6078.502mil,3400mil) on Top Layer And Track (6098.189mil,3380.315mil)(6121.811mil,3380.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R104-1(6078.502mil,3400mil) on Top Layer And Track (6098.189mil,3419.685mil)(6121.811mil,3419.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R104-2(6141.494mil,3400mil) on Top Layer And Track (6098.189mil,3380.315mil)(6121.811mil,3380.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R104-2(6141.494mil,3400mil) on Top Layer And Track (6098.189mil,3419.685mil)(6121.811mil,3419.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R105-1(6360mil,3298.502mil) on Top Layer And Track (6340.315mil,3318.189mil)(6340.315mil,3341.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R105-1(6360mil,3298.502mil) on Top Layer And Track (6379.685mil,3318.189mil)(6379.685mil,3341.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R105-2(6360mil,3361.494mil) on Top Layer And Track (6340.315mil,3318.189mil)(6340.315mil,3341.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R105-2(6360mil,3361.494mil) on Top Layer And Track (6379.685mil,3318.189mil)(6379.685mil,3341.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R108-1(5216.736mil,1388.935mil) on Top Layer And Track (5197.052mil,1345.626mil)(5197.052mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R108-1(5216.736mil,1388.935mil) on Top Layer And Track (5236.422mil,1345.626mil)(5236.422mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R108-2(5216.736mil,1325.943mil) on Top Layer And Track (5197.052mil,1345.626mil)(5197.052mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R108-2(5216.736mil,1325.943mil) on Top Layer And Track (5236.422mil,1345.626mil)(5236.422mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R110-1(4871.498mil,2500mil) on Top Layer And Track (4828.189mil,2480.315mil)(4851.811mil,2480.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R110-1(4871.498mil,2500mil) on Top Layer And Track (4828.189mil,2519.685mil)(4851.811mil,2519.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R110-2(4808.506mil,2500mil) on Top Layer And Track (4828.189mil,2480.315mil)(4851.811mil,2480.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R110-2(4808.506mil,2500mil) on Top Layer And Track (4828.189mil,2519.685mil)(4851.811mil,2519.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R111-1(5280mil,1391.498mil) on Top Layer And Track (5260.315mil,1348.189mil)(5260.315mil,1371.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R111-1(5280mil,1391.498mil) on Top Layer And Track (5299.685mil,1348.189mil)(5299.685mil,1371.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R111-2(5280mil,1328.506mil) on Top Layer And Track (5260.315mil,1348.189mil)(5260.315mil,1371.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R111-2(5280mil,1328.506mil) on Top Layer And Track (5299.685mil,1348.189mil)(5299.685mil,1371.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R112-1(5158.958mil,1388.935mil) on Top Layer And Track (5139.274mil,1345.626mil)(5139.274mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R112-1(5158.958mil,1388.935mil) on Top Layer And Track (5178.644mil,1345.626mil)(5178.644mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R112-2(5158.958mil,1325.943mil) on Top Layer And Track (5139.274mil,1345.626mil)(5139.274mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R112-2(5158.958mil,1325.943mil) on Top Layer And Track (5178.644mil,1345.626mil)(5178.644mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R113-1(5101.181mil,1388.935mil) on Top Layer And Track (5081.496mil,1345.626mil)(5081.496mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R113-1(5101.181mil,1388.935mil) on Top Layer And Track (5120.866mil,1345.626mil)(5120.866mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R113-2(5101.181mil,1325.943mil) on Top Layer And Track (5081.496mil,1345.626mil)(5081.496mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R113-2(5101.181mil,1325.943mil) on Top Layer And Track (5120.866mil,1345.626mil)(5120.866mil,1369.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.145mil < 10mil) Between Pad R119-1(4308.502mil,2130mil) on Top Layer And Track (4279.685mil,2098.189mil)(4279.685mil,2121.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R119-1(4308.502mil,2130mil) on Top Layer And Track (4328.189mil,2110.315mil)(4351.811mil,2110.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R119-1(4308.502mil,2130mil) on Top Layer And Track (4328.189mil,2149.685mil)(4351.811mil,2149.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R119-2(4371.494mil,2130mil) on Top Layer And Track (4328.189mil,2110.315mil)(4351.811mil,2110.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R119-2(4371.494mil,2130mil) on Top Layer And Track (4328.189mil,2149.685mil)(4351.811mil,2149.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R120-1(4321.498mil,2190mil) on Top Layer And Track (4278.189mil,2170.315mil)(4301.811mil,2170.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R120-1(4321.498mil,2190mil) on Top Layer And Track (4278.189mil,2209.685mil)(4301.811mil,2209.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R120-2(4258.506mil,2190mil) on Top Layer And Track (4278.189mil,2170.315mil)(4301.811mil,2170.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R120-2(4258.506mil,2190mil) on Top Layer And Track (4278.189mil,2209.685mil)(4301.811mil,2209.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R121-1(4880mil,2128.502mil) on Top Layer And Track (4860.315mil,2148.189mil)(4860.315mil,2171.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R121-1(4880mil,2128.502mil) on Top Layer And Track (4899.685mil,2148.189mil)(4899.685mil,2171.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R122-1(4260mil,2078.502mil) on Top Layer And Track (4240.315mil,2098.189mil)(4240.315mil,2121.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R122-1(4260mil,2078.502mil) on Top Layer And Track (4279.685mil,2098.189mil)(4279.685mil,2121.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R122-2(4260mil,2141.494mil) on Top Layer And Track (4240.315mil,2098.189mil)(4240.315mil,2121.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R122-2(4260mil,2141.494mil) on Top Layer And Track (4279.685mil,2098.189mil)(4279.685mil,2121.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R125-1(4980mil,2191.498mil) on Top Layer And Track (4960.315mil,2148.189mil)(4960.315mil,2171.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R125-1(4980mil,2191.498mil) on Top Layer And Track (4999.685mil,2148.189mil)(4999.685mil,2171.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R125-2(4980mil,2128.506mil) on Top Layer And Track (4960.315mil,2148.189mil)(4960.315mil,2171.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R125-2(4980mil,2128.506mil) on Top Layer And Track (4999.685mil,2148.189mil)(4999.685mil,2171.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad R127-1(3600.236mil,1720mil) on Top Layer And Track (3537.244mil,1641.024mil)(3639.606mil,1641.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Pad R127-2(3383.701mil,1720mil) on Top Layer And Track (3346.299mil,1641.024mil)(3442.756mil,1641.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R18-1(5691.498mil,1923.507mil) on Top Layer And Track (5648.189mil,1903.821mil)(5671.811mil,1903.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R18-1(5691.498mil,1923.507mil) on Top Layer And Track (5648.189mil,1943.191mil)(5671.811mil,1943.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R18-2(5628.506mil,1923.507mil) on Top Layer And Track (5648.189mil,1903.821mil)(5671.811mil,1903.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R18-2(5628.506mil,1923.507mil) on Top Layer And Track (5648.189mil,1943.191mil)(5671.811mil,1943.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R20-1(5539.999mil,2050.004mil) on Top Layer And Track (5520.315mil,2006.695mil)(5520.315mil,2030.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R20-1(5539.999mil,2050.004mil) on Top Layer And Track (5559.685mil,2006.695mil)(5559.685mil,2030.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R22-1(5593.501mil,1988.506mil) on Top Layer And Track (5613.189mil,1968.821mil)(5636.811mil,1968.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R22-1(5593.501mil,1988.506mil) on Top Layer And Track (5613.189mil,2008.191mil)(5636.811mil,2008.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R22-2(5656.493mil,1988.506mil) on Top Layer And Track (5613.189mil,1968.821mil)(5636.811mil,1968.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R22-2(5656.493mil,1988.506mil) on Top Layer And Track (5613.189mil,2008.191mil)(5636.811mil,2008.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R23-1(5630mil,1807.008mil) on Top Layer And Track (5610.315mil,1826.695mil)(5610.315mil,1850.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R23-1(5630mil,1807.008mil) on Top Layer And Track (5649.685mil,1826.695mil)(5649.685mil,1850.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R23-2(5630mil,1870mil) on Top Layer And Track (5610.315mil,1826.695mil)(5610.315mil,1850.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R23-2(5630mil,1870mil) on Top Layer And Track (5649.685mil,1826.695mil)(5649.685mil,1850.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R39-1(6794.252mil,1471.654mil) on Top Layer And Track (6750.943mil,1451.968mil)(6774.565mil,1451.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R39-1(6794.252mil,1471.654mil) on Top Layer And Track (6750.943mil,1491.338mil)(6774.565mil,1491.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.436mil < 10mil) Between Pad R39-2(6731.26mil,1471.654mil) on Top Layer And Track (6659.764mil,1487.653mil)(6705.764mil,1487.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.611mil < 10mil) Between Pad R39-2(6731.26mil,1471.654mil) on Top Layer And Track (6686.754mil,1473.653mil)(6707.754mil,1473.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.428mil < 10mil) Between Pad R39-2(6731.26mil,1471.654mil) on Top Layer And Track (6705.764mil,1487.653mil)(6705.764mil,1523.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.428mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.611mil < 10mil) Between Pad R39-2(6731.26mil,1471.654mil) on Top Layer And Track (6707.754mil,1437.653mil)(6707.754mil,1473.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R39-2(6731.26mil,1471.654mil) on Top Layer And Track (6750.943mil,1451.968mil)(6774.565mil,1451.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R39-2(6731.26mil,1471.654mil) on Top Layer And Track (6750.943mil,1491.338mil)(6774.565mil,1491.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R40-1(6794.252mil,1366.654mil) on Top Layer And Track (6750.943mil,1346.968mil)(6774.565mil,1346.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R40-1(6794.252mil,1366.654mil) on Top Layer And Track (6750.943mil,1386.338mil)(6774.565mil,1386.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.764mil < 10mil) Between Pad R40-2(6731.26mil,1366.654mil) on Top Layer And Track (6661.754mil,1355.653mil)(6707.754mil,1355.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.438mil < 10mil) Between Pad R40-2(6731.26mil,1366.654mil) on Top Layer And Track (6707.754mil,1355.653mil)(6707.754mil,1391.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R40-2(6731.26mil,1366.654mil) on Top Layer And Track (6750.943mil,1346.968mil)(6774.565mil,1346.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R40-2(6731.26mil,1366.654mil) on Top Layer And Track (6750.943mil,1386.338mil)(6774.565mil,1386.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R41-1(6794.252mil,1311.654mil) on Top Layer And Track (6750.943mil,1291.968mil)(6774.565mil,1291.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R41-1(6794.252mil,1311.654mil) on Top Layer And Track (6750.943mil,1331.338mil)(6774.565mil,1331.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad R41-2(6731.26mil,1311.654mil) on Top Layer And Track (6684.764mil,1320.653mil)(6705.764mil,1320.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad R41-2(6731.26mil,1311.654mil) on Top Layer And Track (6705.764mil,1284.653mil)(6705.764mil,1320.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R41-2(6731.26mil,1311.654mil) on Top Layer And Track (6750.943mil,1291.968mil)(6774.565mil,1291.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R41-2(6731.26mil,1311.654mil) on Top Layer And Track (6750.943mil,1331.338mil)(6774.565mil,1331.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R42-1(6577.753mil,1448.151mil) on Top Layer And Track (6558.069mil,1404.842mil)(6558.069mil,1428.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R42-1(6577.753mil,1448.151mil) on Top Layer And Track (6597.439mil,1404.842mil)(6597.439mil,1428.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R42-2(6577.753mil,1385.159mil) on Top Layer And Track (6558.069mil,1404.842mil)(6558.069mil,1428.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R42-2(6577.753mil,1385.159mil) on Top Layer And Track (6597.439mil,1404.842mil)(6597.439mil,1428.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R43-1(6577.753mil,1583.151mil) on Top Layer And Track (6558.069mil,1539.842mil)(6558.069mil,1563.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R43-1(6577.753mil,1583.151mil) on Top Layer And Track (6597.439mil,1539.842mil)(6597.439mil,1563.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R43-2(6577.753mil,1520.159mil) on Top Layer And Track (6558.069mil,1539.842mil)(6558.069mil,1563.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R43-2(6577.753mil,1520.159mil) on Top Layer And Track (6597.439mil,1539.842mil)(6597.439mil,1563.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R5-1(7649.293mil,3164.607mil) on Top Layer And Track (7605.984mil,3144.921mil)(7629.606mil,3144.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R5-1(7649.293mil,3164.607mil) on Top Layer And Track (7605.984mil,3184.291mil)(7629.606mil,3184.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R59-1(4830mil,1801.498mil) on Top Layer And Track (4810.315mil,1758.189mil)(4810.315mil,1781.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R59-1(4830mil,1801.498mil) on Top Layer And Track (4849.685mil,1758.189mil)(4849.685mil,1781.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R59-2(4830mil,1738.506mil) on Top Layer And Track (4810.315mil,1758.189mil)(4810.315mil,1781.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R59-2(4830mil,1738.506mil) on Top Layer And Track (4849.685mil,1758.189mil)(4849.685mil,1781.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R6-1(5692.222mil,1846.088mil) on Top Layer And Track (5711.909mil,1826.404mil)(5735.531mil,1826.404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R6-1(5692.222mil,1846.088mil) on Top Layer And Track (5711.909mil,1865.774mil)(5735.531mil,1865.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R6-2(5755.214mil,1846.088mil) on Top Layer And Track (5711.909mil,1826.404mil)(5735.531mil,1826.404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R6-2(5755.214mil,1846.088mil) on Top Layer And Track (5711.909mil,1865.774mil)(5735.531mil,1865.774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R66-1(3440mil,4228.502mil) on Top Layer And Track (3420.315mil,4248.189mil)(3420.315mil,4271.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R66-1(3440mil,4228.502mil) on Top Layer And Track (3459.685mil,4248.189mil)(3459.685mil,4271.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R66-2(3440mil,4291.494mil) on Top Layer And Track (3420.315mil,4248.189mil)(3420.315mil,4271.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R66-2(3440mil,4291.494mil) on Top Layer And Track (3459.685mil,4248.189mil)(3459.685mil,4271.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R70-2(3345mil,4398.506mil) on Top Layer And Track (3325.315mil,4418.189mil)(3325.315mil,4441.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R70-2(3345mil,4398.506mil) on Top Layer And Track (3364.685mil,4418.189mil)(3364.685mil,4441.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R76-1(5050mil,3421.498mil) on Top Layer And Track (5030.315mil,3378.189mil)(5030.315mil,3401.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R76-1(5050mil,3421.498mil) on Top Layer And Track (5069.685mil,3378.189mil)(5069.685mil,3401.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R77-1(5250mil,3411.498mil) on Top Layer And Track (5230.315mil,3368.189mil)(5230.315mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R77-1(5250mil,3411.498mil) on Top Layer And Track (5269.685mil,3368.189mil)(5269.685mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R77-2(5250mil,3348.506mil) on Top Layer And Track (5230.315mil,3368.189mil)(5230.315mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R77-2(5250mil,3348.506mil) on Top Layer And Track (5269.685mil,3368.189mil)(5269.685mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R87-1(5160mil,3411.498mil) on Top Layer And Track (5140.315mil,3368.189mil)(5140.315mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R87-1(5160mil,3411.498mil) on Top Layer And Track (5179.685mil,3368.189mil)(5179.685mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R87-2(5160mil,3348.506mil) on Top Layer And Track (5140.315mil,3368.189mil)(5140.315mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R87-2(5160mil,3348.506mil) on Top Layer And Track (5179.685mil,3368.189mil)(5179.685mil,3391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R90-1(7541.498mil,2420mil) on Top Layer And Track (7498.189mil,2400.315mil)(7521.811mil,2400.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R90-1(7541.498mil,2420mil) on Top Layer And Track (7498.189mil,2439.685mil)(7521.811mil,2439.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R90-2(7478.506mil,2420mil) on Top Layer And Track (7498.189mil,2400.315mil)(7521.811mil,2400.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R90-2(7478.506mil,2420mil) on Top Layer And Track (7498.189mil,2439.685mil)(7521.811mil,2439.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R95-1(7752.992mil,2160mil) on Top Layer And Track (7709.683mil,2140.315mil)(7733.305mil,2140.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R95-1(7752.992mil,2160mil) on Top Layer And Track (7709.683mil,2179.685mil)(7733.305mil,2179.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R96-1(7561.498mil,2300mil) on Top Layer And Track (7518.189mil,2280.315mil)(7541.811mil,2280.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R96-1(7561.498mil,2300mil) on Top Layer And Track (7518.189mil,2319.685mil)(7541.811mil,2319.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R96-2(7498.506mil,2300mil) on Top Layer And Track (7518.189mil,2280.315mil)(7541.811mil,2280.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R96-2(7498.506mil,2300mil) on Top Layer And Track (7518.189mil,2319.685mil)(7541.811mil,2319.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R98-2(6092.084mil,1754.977mil) on Top Layer And Track (6072.4mil,1774.66mil)(6072.4mil,1798.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R98-2(6092.084mil,1754.977mil) on Top Layer And Track (6111.77mil,1774.66mil)(6111.77mil,1798.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R99-2(7628.783mil,1867.638mil) on Top Layer And Track (7585.478mil,1847.953mil)(7609.1mil,1847.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R99-2(7628.783mil,1867.638mil) on Top Layer And Track (7585.478mil,1887.323mil)(7609.1mil,1887.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
Rule Violations :324

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G'))
   Violation between Room Definition: Between Component D23-DF5A5.6FUTE85LF (6040mil,1620mil) on Top Layer And Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) 
   Violation between Room Definition: Between Component U9-LTE CAT4 (6818.11mil,2282.244mil) on Top Layer And Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT SIP Component J5-693021020811 (6040mil,1120mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C46-100uF (7093.502mil,3060mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C47-100uF (7107.402mil,1536.496mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C48-0.1uF (7088.502mil,3000mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C49-33pF (7088.502mil,2950mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C50-10pF (7100mil,1600mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C51-0.1uF (7510mil,2010mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C52-18pF (6142.085mil,1786.471mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C53-0.1uF (6150mil,2120mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C54-0.1uF (5920mil,1790mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C55-NI (7680.139mil,1898.919mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C56-0.1uF (6361.378mil,3168.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C57-NI (7511.078mil,1899.063mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C58-NI (7685.068mil,2584.914mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C59-NI (7511.324mil,2585.176mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C60-0.1uF (6110mil,3350mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component D22-LED-YELLOW (7820mil,2220mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component J2-CONUFL001-SMD-T (7818.03mil,1867.638mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component J3-CONUFL001-SMD-T (7810.832mil,2617.076mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component L6-MPZ1608S101ATAH0 (7320mil,2970mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q19-MMBT3904 (6104.751mil,2716.808mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q20-MMBT3904 (6104.921mil,2849.37mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q21-MMBT3904 (7655.394mil,2262.795mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q22-MMBT3904 (6209.388mil,3235.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q23-MMBT3904 (6240mil,3370mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R100-22R (6022.085mil,1786.471mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R101-10K (6306.378mil,3168.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R102-5.1K (6111.378mil,3203.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R103-0R (7599.18mil,2616.778mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R104-10K (6110mil,3400mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R105-5.1K (6360mil,3330mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R90-10K (7510mil,2420mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R91-1K (5918.057mil,2752.191mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R92-10K (5997.645mil,2718.274mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R93-1K (5954.921mil,2849.37mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R94-10K (6004.921mil,2849.37mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R95-1K (7721.494mil,2160mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R96-470R (7530mil,2300mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R97-10K (5970mil,1790mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R98-22R (6092.085mil,1786.471mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R99-0R (7597.289mil,1867.638mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component TP1-TP SMD (5890mil,1540mil) on Top Layer 
Rule Violations :44

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01