#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun 16 15:28:55 2025
# Process ID         : 8472
# Current directory  : C:/Users/ceran/Documents/BoriSoC/BoriSoC
# Command line       : vivado.exe -mode batch -source .\sim.tcl
# Log file           : C:/Users/ceran/Documents/BoriSoC/BoriSoC/vivado.log
# Journal file       : C:/Users/ceran/Documents/BoriSoC/BoriSoC\vivado.jou
# Running On         : DESKTOP-2D1SHBR
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Intel(R) Core(TM) i7-5820K CPU @ 3.30GHz
# CPU Frequency      : 3298 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17086 MB
# Swap memory        : 13384 MB
# Total Virtual      : 30470 MB
# Available Virtual  : 15694 MB
#-----------------------------------------------------------
source {.\sim.tcl}
# puts "Cleaning Vivado backup and simulation files..."
Cleaning Vivado backup and simulation files...
# foreach f [glob -nocomplain \
#     *.str \
#     *.wdb \
#     *.backup.jou \
#     *.backup.log \
#     *.xpr.backup \
#     xsim.ini \
#     xsim.dir \
# ] {
#     puts "Deleting $f"
#     file delete -force $f
# }
Deleting vivado_16108.backup.jou
Deleting vivado_16108.backup.log
# open_project BoriSoC.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 620.207 ; gain = 190.789
# add_files -fileset sim_1 ./BoriSoC.sim/testbench.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sources_1 ./BoriSoC.srcs/sources_1/new/IO_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/IO_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sources_1 ./BoriSoC.srcs/sources_1/new/mnemonic_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/mnemonic_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/IO_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/init_pack.vhd" into library xil_defaultlib
WARNING: [VRFC 10-3165] cannot call impure function 'tokenize' from within pure function 'init_mem' [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/init_pack.vhd:53]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SoC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/def_pack.vhd:459]
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/def_pack.vhd:376]
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/def_pack.vhd:452]
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/def_pack.vhd:381]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.def_pack
Compiling package xil_defaultlib.mnemonic_pack
Compiling package ieee.numeric_bit
Compiling package xil_defaultlib.io_pack
Compiling package xil_defaultlib.init_pack
Compiling architecture functional of entity xil_defaultlib.SoC [soc_default]
Compiling architecture tb of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_tb_in" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_tb_out" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_temp" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /testbench/trace_f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /testbench/dump_f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
## run 1000ns
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Found illegal/comment line line
Time: 0 ps  Iteration: 0  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0000 or in intger form 0
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00010000000000000000000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 20 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0004 or in intger form 4
Time: 40 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000111111100000000000100010011
Time: 40 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 40 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0008 or in intger form 8
Time: 60 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00001000000000000000000110010011
Time: 60 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 60 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 000C or in intger form 12
Time: 80 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00100011010000000000001000010011
Time: 80 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 80 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0010 or in intger form 16
Time: 100 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 11101101110000000000001010010011
Time: 100 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 100 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0014 or in intger form 20
Time: 120 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00010010001100000000001100010011
Time: 120 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 120 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0018 or in intger form 24
Time: 140 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001000000000100011
Time: 140 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 140 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 001C or in intger form 28
Time: 160 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001100001000000010100011
Time: 160 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 160 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0020 or in intger form 32
Time: 180 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001000000100100011
Time: 180 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 180 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0024 or in intger form 36
Time: 200 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001100001000000110100011
Time: 200 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 200 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0028 or in intger form 40
Time: 220 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010000001001001000100011
Time: 220 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 220 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 002C or in intger form 44
Time: 240 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010100001001001100100011
Time: 240 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 240 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0030 or in intger form 48
Time: 260 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000011000001010010000100011
Time: 260 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 260 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0034 or in intger form 52
Time: 280 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000001000010100000011
Time: 280 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 280 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0038 or in intger form 56
Time: 300 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000100001000010110000011
Time: 300 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 300 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 003C or in intger form 60
Time: 320 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001000011000000011
Time: 320 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 320 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0040 or in intger form 64
Time: 340 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001100001000011010000011
Time: 340 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 340 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0044 or in intger form 68
Time: 360 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000001100011100000011
Time: 360 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 360 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0048 or in intger form 72
Time: 380 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000100001100011110000011
Time: 380 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 380 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 004C or in intger form 76
Time: 400 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001100100000000011
Time: 400 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 400 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0050 or in intger form 80
Time: 420 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001100001100100010000011
Time: 420 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 420 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0054 or in intger form 84
Time: 440 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010000001001100100000011
Time: 440 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 440 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0058 or in intger form 88
Time: 460 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000011000001001100110000011
Time: 460 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 460 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 005C or in intger form 92
Time: 480 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010000001101101000000011
Time: 480 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 480 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0060 or in intger form 96
Time: 500 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000011000001101101010000011
Time: 500 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 500 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0064 or in intger form 100
Time: 520 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000100000001010101100000011
Time: 520 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 520 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0068 or in intger form 104
Time: 540 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010100001000101110000011
Time: 540 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 540 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 006C or in intger form 108
Time: 560 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010100001100110000000011
Time: 560 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 560 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0070 or in intger form 112
Time: 580 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010100001001110010000011
Time: 580 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 580 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0074 or in intger form 116
Time: 600 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010100001101110100000011
Time: 600 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 600 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0078 or in intger form 120
Time: 620 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00001010101000000000001110010011
Time: 620 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 620 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 007C or in intger form 124
Time: 640 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000011100001000000000100011
Time: 640 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 640 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0080 or in intger form 128
Time: 660 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000001000110110000011
Time: 660 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 660 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0084 or in intger form 132
Time: 680 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000001100111000000011
Time: 680 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 680 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0088 or in intger form 136
Time: 700 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 11101110111100000000010000010011
Time: 700 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 700 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 008C or in intger form 140
Time: 720 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000100000001001000100100011
Time: 720 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 720 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0090 or in intger form 144
Time: 740 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001001111010000011
Time: 740 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 740 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0094 or in intger form 148
Time: 760 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001101111100000011
Time: 760 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 760 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 0098 or in intger form 152
Time: 780 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 11101010110100000000010010010011
Time: 780 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 780 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 009C or in intger form 156
Time: 800 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000100100001010001000100011
Time: 800 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 800 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 00A0 or in intger form 160
Time: 820 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010000001010111110000011
Time: 820 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 820 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 00A4 or in intger form 164
Time: 840 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000010011
Time: 840 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Trace done
Time: 840 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: instruction fetched @ 00A8 or in intger form 168
Time: 860 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 860 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Error: illegal insruction
Time: 860 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: CPU loop ended
Time: 860 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Unknown instruction fetched, exiting testbench: 00000000000000000000000000000000
Time: 860 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Testbench completed.
Time: 860 ns  Iteration: 1  Process: /testbench/line__77  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 640.062 ; gain = 19.855
# run 10 us
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 15:29:20 2025...
