  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=lab1.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/lab1.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_compute.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/tb_compute.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=compute_c' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/hls_config.cfg(9)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.431 seconds; current allocated memory: 143.684 MB.
INFO: [HLS 200-10] Analyzing design file 'lab1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.733 seconds; current allocated memory: 146.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_8_1> at lab1.cpp:8:21 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.686 seconds; current allocated memory: 148.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 148.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 152.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] lab1.cpp:8: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 153.250 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 174.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 177.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_c' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_c_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 180.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 181.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 182.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 182.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_c_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_c_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 183.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_c/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_c/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_c/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_c' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 184.688 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 186.863 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 188.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_c.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_c.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.484 seconds; peak allocated memory: 189.023 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 18s
