#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x126804e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126804f90 .scope module, "i2s_tb" "i2s_tb" 3 4;
 .timescale -9 -12;
v0x126816720_0 .net "audio_out", 63 0, v0x126815d50_0;  1 drivers
v0x1268167b0_0 .var "clk_in", 0 0;
v0x126816840_0 .net "data_valid_out", 0 0, v0x126815f40_0;  1 drivers
v0x1268168d0_0 .net "i2s_clk", 0 0, L_0x126816b90;  1 drivers
v0x126816960_0 .net "lrcl_clk", 0 0, L_0x1268171f0;  1 drivers
v0x126816a30_0 .var "mic_data", 0 0;
v0x126816ae0_0 .var "rst_in", 0 0;
S_0x126805110 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 39, 3 39 0, S_0x126804f90;
 .timescale -9 -12;
v0x1268052d0_0 .var/i "i", 31 0;
S_0x126815380 .scope module, "uut" "i2s" 3 13, 4 1 0, S_0x126804f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mic_data";
    .port_info 1 /INPUT 1 "audio_clk";
    .port_info 2 /INPUT 1 "rst_in";
    .port_info 3 /OUTPUT 1 "i2s_clk";
    .port_info 4 /OUTPUT 1 "lrcl_clk";
    .port_info 5 /OUTPUT 1 "data_valid_out";
    .port_info 6 /OUTPUT 64 "audio_out";
enum0x125f0f7a0 .enum4 (1)
   "IDLE" 1'b0,
   "ACCUMULATING" 1'b1
 ;
L_0x1268171f0 .functor AND 1, L_0x126816e00, L_0x126817080, C4<1>, C4<1>;
v0x126815680_0 .net *"_ivl_10", 31 0, L_0x126816f20;  1 drivers
L_0x1180680a0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126815740_0 .net *"_ivl_13", 20 0, L_0x1180680a0;  1 drivers
L_0x1180680e8 .functor BUFT 1, C4<00000000000000000000010000100001>, C4<0>, C4<0>, C4<0>;
v0x1268157f0_0 .net/2u *"_ivl_14", 31 0, L_0x1180680e8;  1 drivers
v0x1268158b0_0 .net *"_ivl_16", 0 0, L_0x126817080;  1 drivers
v0x126815950_0 .net *"_ivl_2", 31 0, L_0x126816c70;  1 drivers
L_0x118068010 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126815a40_0 .net *"_ivl_5", 20 0, L_0x118068010;  1 drivers
L_0x118068058 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x126815af0_0 .net/2u *"_ivl_6", 31 0, L_0x118068058;  1 drivers
v0x126815ba0_0 .net *"_ivl_8", 0 0, L_0x126816e00;  1 drivers
v0x126815c40_0 .net "audio_clk", 0 0, v0x1268167b0_0;  1 drivers
v0x126815d50_0 .var "audio_out", 63 0;
v0x126815df0_0 .var "build_up_audio", 63 0;
v0x126815ea0_0 .var "current_i2s_state", 0 0;
v0x126815f40_0 .var "data_valid_out", 0 0;
v0x126815fe0_0 .net "i2s_clk", 0 0, L_0x126816b90;  alias, 1 drivers
v0x126816080_0 .var "i2s_clk_counter", 4 0;
v0x126816130_0 .net "lrcl_clk", 0 0, L_0x1268171f0;  alias, 1 drivers
v0x1268161d0_0 .var "lrcl_counter", 10 0;
v0x126816360_0 .net "mic_data", 0 0, v0x126816a30_0;  1 drivers
v0x1268163f0_0 .var "prev_i2s_clk", 0 0;
v0x126816480_0 .var "prev_lrcl_clk", 0 0;
v0x126816520_0 .net "rst_in", 0 0, v0x126816ae0_0;  1 drivers
v0x1268165c0_0 .var "total_bits_seen", 6 0;
E_0x126815640 .event posedge, v0x126815c40_0;
L_0x126816b90 .part v0x126816080_0, 4, 1;
L_0x126816c70 .concat [ 11 21 0 0], v0x1268161d0_0, L_0x118068010;
L_0x126816e00 .cmp/gt 32, L_0x126816c70, L_0x118068058;
L_0x126816f20 .concat [ 11 21 0 0], v0x1268161d0_0, L_0x1180680a0;
L_0x126817080 .cmp/gt 32, L_0x1180680e8, L_0x126816f20;
    .scope S_0x126815380;
T_0 ;
    %wait E_0x126815640;
    %load/vec4 v0x126816520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x1268161d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x126816080_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x126815df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126815ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x126816080_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x126816080_0, 0;
    %load/vec4 v0x1268161d0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x1268161d0_0, 0;
    %load/vec4 v0x126815ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126815f40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x126815df0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1268165c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x126815d50_0, 0;
    %load/vec4 v0x126816480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x126816130_0;
    %inv;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126815ea0_0, 0;
T_0.5 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x1268165c0_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1268165c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126815f40_0, 0;
    %load/vec4 v0x126815df0_0;
    %assign/vec4 v0x126815d50_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x126815f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126815f40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x126815d50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x126815df0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1268163f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v0x126815fe0_0;
    %inv;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x126815df0_0;
    %parti/s 63, 0, 2;
    %load/vec4 v0x126816360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x126815df0_0, 0;
    %load/vec4 v0x1268165c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x1268165c0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %load/vec4 v0x126815fe0_0;
    %assign/vec4 v0x1268163f0_0, 0;
    %load/vec4 v0x126816130_0;
    %assign/vec4 v0x126816480_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x126804f90;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x1268167b0_0;
    %nor/r;
    %store/vec4 v0x1268167b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x126804f90;
T_2 ;
    %vpi_call/w 3 29 "$dumpfile", "i2s_tb.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126804f90 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1268167b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126816ae0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126816ae0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126816ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126816a30_0, 0, 1;
    %fork t_1, S_0x126805110;
    %jmp t_0;
    .scope S_0x126805110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1268052d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1268052d0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 1000000, 0;
    %load/vec4 v0x126816a30_0;
    %inv;
    %store/vec4 v0x126816a30_0, 0, 1;
    %load/vec4 v0x1268052d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1268052d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x126804f90;
t_0 %join;
    %vpi_call/w 3 43 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/i2s_tb.sv";
    "hdl/i2s.sv";
