################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2022/07/21 05:06:45)
# requested at line 3 in /home/zhhe/work/open_usb1.1_host/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

+incdir+rtl/includes
+incdir+case
+incdir+tb/usb2uart/usb1_core

# Available `ifdef / `ifndef controls:
# +define+ARTISAN_SDP
# +define+AVANT_ATP
# +define+GL
# +define+UNUSED
# +define+USB1_BF_ENABLE
# +define+USBF_DEBUG
# +define+USBF_VERBOSE_DEBUG
# +define+USB_ASYNC_REST
# +define+VENDOR_ALTERA
# +define+VENDOR_ARTISAN
# +define+VENDOR_AVANT
# +define+VENDOR_FPGA
# +define+VENDOR_VIRAGE
# +define+VENDOR_VIRTUALSILICON
# +define+VENDOR_XILINX
# +define+VIRAGE_STP
# +define+WFDUMP
# +define+XILINX_RAMB4

tb/usb2uart/usb1_core/usb1_utmi_if.v
tb/usb2uart/usb1_core/usb1_rom1.v
tb/usb2uart/usb1_core/usb1_crc5.v
tb/usb2uart/usb1_core/usb1_crc16.v
tb/usb2uart/usb1_core/usb1_idma.v
tb/usb2uart/usb1_core/usb1_pl.v
tb/usb2uart/usb1_core/usb1_core.v
tb/usb2uart/usb1_core/usb1_pe.v
tb/tb_top.v
tb/usb2uart/usb1_core/usb1_pa.v
tb/usb2uart/usb1_core/usb1_ctrl.v
tb/usb2uart/usb1_core/usb1_pd.v
agents/usb/usb_agents.v
rtl/core/usbh_core.sv
tb/usb2uart/lib/generic_spram.v
tb/usb2uart/lib/generic_dpram.v
tb/usb2uart/lib/generic_tpram.v
tb/usb2uart/usb1_phy/usb_phy.v
tb/usb2uart/usb1_phy/usb_rx_phy.v
tb/usb2uart/usb1_phy/usb_tx_phy.v
agents/uart/uart_agent.v
agents/uart/uart_tasks.v
rtl/core/usbh_crc16.sv
rtl/core/usbh_crc5.sv
rtl/core/usbh_fifo.sv
rtl/core/usbh_sie.sv
rtl/lib/async_fifo.sv
rtl/lib/async_wb.sv
rtl/phy/usb_fs_phy.v
rtl/phy/usb_transceiver.v
rtl/top/usb1_host.sv
tb/test_control.v
tb/usb2uart/core/usb2uart.v
tb/usb2uart/lib/async_fifo.v
tb/usb2uart/lib/clk_ctl.v
tb/usb2uart/lib/double_sync_high.v
tb/usb2uart/lib/double_sync_low.v
tb/usb2uart/lib/registers.v
tb/usb2uart/lib/sync_fifo.v
tb/usb2uart/uart_core/uart_cfg.v
tb/usb2uart/uart_core/uart_core.v
tb/usb2uart/uart_core/uart_rxfsm.v
tb/usb2uart/uart_core/uart_txfsm.v
tb/usb2uart/usb1_core/usb1_fifo2.v
case/usb_test1.v
case/usb_test2.v
tb/usb2uart/lib/generic_fifo_sc_a.v

