// Seed: 628263253
module module_0;
  reg id_0, id_1;
  always id_1 <= 1'h0;
  type_5
      id_2 (
          .id_0(1),
          .id_1(1),
          .id_2(id_0),
          .id_3(id_0),
          .id_4(1),
          .id_5(id_1 || 1),
          .id_6(1),
          .id_7()
      ),
      id_3;
endmodule
module module_1;
  assign id_0 = id_0 - id_0 === id_0;
endmodule
`timescale 1 ps / 1ps
