## Hi! This is Dharaneshwar Sasidharan

I am passionate about building real-world projects as well as learning and working with new technologies in digital design.  
This GitHub profile showcases my projects, skills, and learning journey.

ğŸ“ MSc Microelectronics & Microsystems at TU Hamburg  
ğŸ’» FPGA | Embedded Systems | Digital Design Engineer  
ğŸ“ Hamburg, Germany

## ğŸ”§ Skills & Technologies
- **Programming:** C Programming, Python, Verilog, TCL Scripting, Bash, VHDL (Beginner level)
- **Toolchains:** Vivado, OSS-CAD-SUITE
- **FPGA Platform:** Lattice iCE40 (HX8K, UP5K), Xilinx Artix-7
- **Interfaces:** UART, I2C, SPI, VGA
- **Tools:** Git, Linux

## ğŸ“‚ Active Projects

## ğŸ“‚ Completed Projects

ADXL345 IMU with Lattice iCE40HX8K FPGA
Real-time gesture recognition system using ADXL345 accelerometer and Lattice FPGA. Implements custom SPI controller, FIFO buffering, digital filtering (4-sample sliding window), and direction mapping with UART output. Overcame challenges in axis alignment, buffer management, and real-time debugging.
Tech Stack: Verilog | SPI | UART | Digital Signal Processing | Lattice iCE40HX8K | Yosys | Iverilog 
