tutorial_bd_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/tutorial_bd/ip/tutorial_bd_processing_system7_0_0/sim/tutorial_bd_processing_system7_0_0.v,incdir="$ref_dir/../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/34f8/hdl"incdir="../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/ec67/hdl"incdir="../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/34f8/hdl"
tutorial_bd.vhd,vhdl,xil_defaultlib,../../../bd/tutorial_bd/sim/tutorial_bd.vhd,incdir="$ref_dir/../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/34f8/hdl"incdir="../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/ec67/hdl"incdir="../../../../oblig_10_system2.gen/sources_1/bd/tutorial_bd/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
