# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_proc_sys_reset_0_0/sim/TEST_02_Block_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
