Execute       source -notrace -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.169 sec.
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.338 sec.
INFO-FLOW: Workspace C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls opened at Tue Jan 13 03:01:00 +0200 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
Execute       apply_ini hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=pipeline.cpp' from hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=pipeline.cpp' from hls_config.cfg(7)
Execute         add_files C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/pipeline.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/pipeline.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=pointpillars_cnn' from hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=pointpillars_cnn' from hls_config.cfg(8)
Execute         set_top pointpillars_cnn 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu080_CIV-ffvb2104-3-e' from hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu080_CIV-ffvb2104-3-e' from hls_config.cfg(1)
Execute         set_part xcvu080_CIV-ffvb2104-3-e 
Execute           create_platform xcvu080_CIV-ffvb2104-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/AMDDesignTools/2025.2/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMDDesignTools/2025.2/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu080_CIV-ffvb2104-3-e'
Command           create_platform done; 0.441 sec.
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.201 sec.
Execute           ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.672 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.697 sec.
Execute       write_component -config C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/vitis-comp.json
Command     open_solution done; 1.106 sec.
Command   open_component done; 1.11 sec.
Execute   apply_ini C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     AP::msg_collection_file -open C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/be_messages.xml 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info 
INFO-FLOW: run_clang pipeline.cpp.xilinx-performance-pragma-detector exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-performance-pragma-detector pipeline.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -target fpga64-xilinx-mingw32 --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_fast -device-resource-info=BRAM_2842.000000_DSP_672.000000_FF_891424.000000_LUT_445712.000000_SLICE_67200.000000_URAM_0.000000 -device-name-info=xcvu080_CIV-ffvb2104-3-e > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.cpp.xilinx-performance-pragma-detector.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=1
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.722 seconds; current allocated memory: 137.301 MB.
Execute       send_msg_by_id INFO @200-2191@%s%s C-Synthesis clang-16 
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
Execute       set_directive_top pointpillars_cnn -name=pointpillars_cnn 
INFO: [HLS 200-10] Analyzing design file 'pipeline.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pipeline.cpp as C++
Execute       ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang pipeline.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang pipeline.cpp -foptimization-record-file=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/all.directive.json -hls-directive-location -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_fast -device-resource-info=BRAM_2842.000000_DSP_672.000000_FF_891424.000000_LUT_445712.000000_SLICE_67200.000000_URAM_0.000000 -device-name-info=xcvu080_CIV-ffvb2104-3-e > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.cpp.clang.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds 
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_fast -device-resource-info=BRAM_2842.000000_DSP_672.000000_FF_891424.000000_LUT_445712.000000_SLICE_67200.000000_URAM_0.000000 -device-name-info=xcvu080_CIV-ffvb2104-3-e > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp  -target fpga -directive=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.032 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp  -target fpga -directive=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.281 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds 
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp  -target fpga 
INFO-FLOW: run_clang loop-label exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -export-fixes=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/cmdline.tcl 
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=118
Command       clang_tidy done; 1.802 sec.
INFO-FLOW: run_clang pipeline.pp.0.cpp.xilinx-dataflow-lawyer exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang pipeline.pp.0.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -flto -fno-exceptions -Wno-error=c++11-narrowing -fno-limit-debug-info -fhls -hls-emit-hint-scope C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pre.g.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_fast -device-resource-info=BRAM_2842.000000_DSP_672.000000_FF_891424.000000_LUT_445712.000000_SLICE_67200.000000_URAM_0.000000 -device-name-info=xcvu080_CIV-ffvb2104-3-e > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.clang.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pp.0.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: converting llvm 16.0.4 bc to downstrem bc
INFO-FLOW: run_clang pipeline.bc.llvm-converter exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/llvm-converter -opaque-pointers=0 C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.pre.g.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.bc.llvm-converter.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.bc.llvm-converter.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.781 seconds; current allocated memory: 139.988 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -args C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.bc 
INFO-FLOW: run_clang a.g.ld.0.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pipeline.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 0.172 sec.
Execute       run_link_or_opt -opt -out C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang a.g.ld.1.lower.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Command       run_link_or_opt done; 0.123 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsm_39.bc C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang a.g.ld.2.m1.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsm_39.bc C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsmc++_39.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 1.62 sec.
Execute       run_link_or_opt -opt -out C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pointpillars_cnn -reflow-float-conversion 
INFO-FLOW: run_clang a.g.ld.3.fpc.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pointpillars_cnn -reflow-float-conversion -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Command       run_link_or_opt done; 0.741 sec.
Execute       run_link_or_opt -out C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang a.g.ld.4.m2.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libfloatconversion_39.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       run_link_or_opt -opt -out C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pointpillars_cnn 
INFO-FLOW: run_clang a.g.ld.5.gdce.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang reflow (background poll_ms 5000) exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pointpillars_cnn -mllvm -hls-db-dir -mllvm C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -reflow-enable-dse-loop-nest-extraction=false -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_fast -device-resource-info=BRAM_2842.000000_DSP_672.000000_FF_891424.000000_LUT_445712.000000_SLICE_67200.000000_URAM_0.000000 -device-name-info=xcvu080_CIV-ffvb2104-3-e 2> C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,893 Compile/Link (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,704 Unroll/Inline (step 1) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,704 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,243 Unroll/Inline (step 2) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,243 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,198 Unroll/Inline (step 3) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,104 Unroll/Inline (step 4) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,104 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,751 Array/Struct (step 1) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,751 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,410 Array/Struct (step 2) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,410 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,410 Array/Struct (step 3) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,410 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,410 Array/Struct (step 4) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,410 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,113 Array/Struct (step 5) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,113 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,111 Performance (step 1) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,111 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,100 Performance (step 2) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,100 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,835 Performance (step 3) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,835 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,295 Performance (step 4) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,295 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,711 HW Transforms (step 1) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,711 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,674 HW Transforms (step 2) (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,674 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'detection_head(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], BBox3D*, int&)' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:227:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (pipeline.cpp:60:34) in function 'conv2d' completely with a factor of 4 (pipeline.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (pipeline.cpp:61:38) in function 'conv2d' completely with a factor of 3 (pipeline.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pipeline.cpp:62:42) in function 'conv2d' completely with a factor of 3 (pipeline.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'conv2d_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:150:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat2': Complete partitioning on dimension 1. (pipeline.cpp:219:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1': Complete partitioning on dimension 1. (pipeline.cpp:218:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img': Complete partitioning on dimension 1. (pipeline.cpp:196:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.count': Complete partitioning on dimension 2. (pipeline.cpp:163:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.i_sum': Complete partitioning on dimension 2. (pipeline.cpp:163:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.z_sum': Complete partitioning on dimension 2. (pipeline.cpp:163:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.y_sum': Complete partitioning on dimension 2. (pipeline.cpp:163:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.x_sum': Complete partitioning on dimension 2. (pipeline.cpp:163:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pipeline.cpp:150:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (pipeline.cpp:150:0)
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_54_1'. (pipeline.cpp:54:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::pseudo_img' due to pipeline pragma (pipeline.cpp:57:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::pseudo_img' due to pipeline pragma (pipeline.cpp:57:1)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_3': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_2': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_1': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO: [HLS 214-115] Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=599
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 32.709 seconds; current allocated memory: 158.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 158.867 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -reassociate -gvn -reassociate -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pointpillars_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.0.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 179.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.034 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 188.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc to C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 3.974 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:203:34) to (pipeline.cpp:204:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:205:53) to (pipeline.cpp:205:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:206:53) to (pipeline.cpp:206:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:207:53) to (pipeline.cpp:207:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:120:1) to (pipeline.cpp:123:29) in function 'pointpillars_cnn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:124:40) to (pipeline.cpp:136:13) in function 'pointpillars_cnn'... converting 13 basic blocks.
Command         transform done; 1.151 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.13 seconds; current allocated memory: 223.773 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_1'(pipeline.cpp:167:23) and 'VITIS_LOOP_168_2'(pipeline.cpp:168:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_199_4'(pipeline.cpp:199:23) and 'VITIS_LOOP_200_5'(pipeline.cpp:200:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_5'(pipeline.cpp:93:38) and 'VITIS_LOOP_94_6'(pipeline.cpp:94:42) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) and 'VITIS_LOOP_93_5'(pipeline.cpp:93:38) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_1'(pipeline.cpp:118:23) and 'VITIS_LOOP_119_2'(pipeline.cpp:119:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_2'(pipeline.cpp:55:26) and 'VITIS_LOOP_56_3'(pipeline.cpp:56:30) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_1' (pipeline.cpp:167:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_4' (pipeline.cpp:199:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_5' (pipeline.cpp:93:38) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_4' (pipeline.cpp:92:34) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_1' (pipeline.cpp:118:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (pipeline.cpp:55:26) in function 'conv2d'.
Execute           AP::auto_get_db
Command         transform done; 2.613 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.613 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.228 seconds; current allocated memory: 313.227 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.779 sec.
Command     elaborate done; 53.061 sec.
Execute     ap_eval exec zip -j C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.209 sec.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design AP::SynTopModule=pointpillars_cnn
INFO: [HLS 200-10] Synthesizing 'pointpillars_cnn' ...
Execute     ap_set_top_model pointpillars_cnn 
Execute     get_model_list pointpillars_cnn -filter all-wo-channel -topdown 
Execute     preproc_iomode -model pointpillars_cnn 
Execute     preproc_iomode -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     preproc_iomode -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     preproc_iomode -model conv2d 
Execute     preproc_iomode -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     preproc_iomode -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     preproc_iomode -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     preproc_iomode -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     create_clock 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     get_model_list pointpillars_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 conv2d pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 pointpillars_cnn
INFO-FLOW: Configuring Module : pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     apply_spec_resource_limit pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
INFO-FLOW: Configuring Module : pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     apply_spec_resource_limit pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
INFO-FLOW: Configuring Module : pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     apply_spec_resource_limit pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
INFO-FLOW: Configuring Module : conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 ...
Execute     set_default_model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     apply_spec_resource_limit conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO-FLOW: Configuring Module : conv2d ...
Execute     set_default_model conv2d 
Execute     apply_spec_resource_limit conv2d 
INFO-FLOW: Configuring Module : pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     apply_spec_resource_limit pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
INFO-FLOW: Configuring Module : pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     apply_spec_resource_limit pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
INFO-FLOW: Configuring Module : pointpillars_cnn ...
Execute     set_default_model pointpillars_cnn 
Execute     apply_spec_resource_limit pointpillars_cnn 
INFO-FLOW: Model list for preprocess: pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 conv2d pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 pointpillars_cnn
INFO-FLOW: Preprocessing Module: pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     cdfg_preprocess -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
INFO-FLOW: Preprocessing Module: pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     cdfg_preprocess -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Command     cdfg_preprocess done; 0.829 sec.
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
INFO-FLOW: Preprocessing Module: pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     cdfg_preprocess -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
INFO-FLOW: Preprocessing Module: conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 ...
Execute     set_default_model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     cdfg_preprocess -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO-FLOW: Preprocessing Module: conv2d ...
Execute     set_default_model conv2d 
Execute     cdfg_preprocess -model conv2d 
Command     cdfg_preprocess done; 1.669 sec.
Execute     rtl_gen_preprocess conv2d 
INFO-FLOW: Preprocessing Module: pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     cdfg_preprocess -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
INFO-FLOW: Preprocessing Module: pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 ...
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     cdfg_preprocess -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
INFO-FLOW: Preprocessing Module: pointpillars_cnn ...
Execute     set_default_model pointpillars_cnn 
Execute     cdfg_preprocess -model pointpillars_cnn 
Execute     rtl_gen_preprocess pointpillars_cnn 
INFO-FLOW: Model list for synthesis: pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 conv2d pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 pointpillars_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     schedule -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1_VITIS_LOOP_168_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1_VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.576 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.499 seconds; current allocated memory: 334.109 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.sched.adb -f 
INFO-FLOW: Finish scheduling pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     bind -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 335.141 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.bind.adb -f 
Command     db_write done; 0.125 sec.
INFO-FLOW: Finish binding pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_178_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     schedule -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_3'.
WARNING: [HLS 200-448] Lower bound of II is 4 due to multiple bus read operation ('gmem_addr_read', pipeline.cpp:180) on port 'gmem' (pipeline.cpp:180), bus read operation ('gmem_addr_1_read', pipeline.cpp:180) on port 'gmem' (pipeline.cpp:180), bus read operation ('gmem_addr_2_read', pipeline.cpp:189) on port 'gmem' (pipeline.cpp:189), bus read operation ('gmem_addr_3_read', pipeline.cpp:189) on port 'gmem' (pipeline.cpp:189) accessing 'gmem' m_axi read
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add2', pipeline.cpp:189) (combination delay: 48.455 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_178_3''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add3', pipeline.cpp:190) (combination delay: 48.455 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_178_3''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add', pipeline.cpp:187) (combination delay: 48.455 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_178_3''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add1', pipeline.cpp:188) (combination delay: 48.455 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_178_3''.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 32, loop 'VITIS_LOOP_178_3'
WARNING: [HLS 200-871] Estimated clock period (48.455 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pointpillars_cnn_Pipeline_VITIS_LOOP_178_3' consists of the following:
	'fadd' operation 32 bit ('add1', pipeline.cpp:188) [1349]  (48.455 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 2.89 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.055 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.sched.adb -f 
Command     db_write done; 0.195 sec.
INFO-FLOW: Finish scheduling pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     bind -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.325 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.bind.adb -f 
Command     db_write done; 0.244 sec.
INFO-FLOW: Finish binding pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     schedule -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln204_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_4_VITIS_LOOP_200_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_199_4_VITIS_LOOP_200_5'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 1.354 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.sched.adb -f 
Command     db_write done; 0.137 sec.
INFO-FLOW: Finish scheduling pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     bind -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.bind.adb -f 
Command     db_write done; 0.171 sec.
INFO-FLOW: Finish binding pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     schedule -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 1.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.169 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.sched.adb -f 
Command     db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.
Execute     set_default_model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     bind -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.bind.adb -f 
Command     db_write done; 0.183 sec.
INFO-FLOW: Finish binding conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model conv2d 
Execute     schedule -model conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 26.523 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 26.802 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.129 sec.
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.sched.adb -f 
Command     db_write done; 0.114 sec.
INFO-FLOW: Finish scheduling conv2d.
Execute     set_default_model conv2d 
Execute     bind -model conv2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.143 sec.
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.bind.adb -f 
Command     db_write done; 0.146 sec.
INFO-FLOW: Finish binding conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     schedule -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln96_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.sched.adb -f 
INFO-FLOW: Finish scheduling pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     bind -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.bind.adb -f 
INFO-FLOW: Finish binding pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     schedule -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1_VITIS_LOOP_119_2'.
WARNING: [HLS 200-448] Lower bound of II is 8 due to multiple bus write operation ('gmem_addr_write_ln124', pipeline.cpp:124->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:124->pipeline.cpp:227), bus write operation ('gmem_addr_4_write_ln125', pipeline.cpp:125->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:125->pipeline.cpp:227), bus write operation ('gmem_addr_5_write_ln126', pipeline.cpp:126->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:126->pipeline.cpp:227), bus write operation ('gmem_addr_6_write_ln128', pipeline.cpp:128->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:128->pipeline.cpp:227), bus write operation ('gmem_addr_7_write_ln129', pipeline.cpp:129->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:129->pipeline.cpp:227), bus write operation ('gmem_addr_8_write_ln130', pipeline.cpp:130->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:130->pipeline.cpp:227), bus write operation ('gmem_addr_9_write_ln132', pipeline.cpp:132->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:132->pipeline.cpp:227), bus write operation ('gmem_addr_10_write_ln133', pipeline.cpp:133->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:133->pipeline.cpp:227) accessing 'gmem' m_axi write
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 26, loop 'VITIS_LOOP_118_1_VITIS_LOOP_119_2'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.sched.adb -f 
INFO-FLOW: Finish scheduling pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.
Execute     set_default_model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     bind -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 387.648 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.bind.adb -f 
INFO-FLOW: Finish binding pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pointpillars_cnn 
Execute     schedule -model pointpillars_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 389.246 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.verbose.sched.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling pointpillars_cnn.
Execute     set_default_model pointpillars_cnn 
Execute     bind -model pointpillars_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 394.398 MB.
Execute     syn_report -verbosereport -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.verbose.bind.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.144 sec.
Execute     db_write -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.bind.adb -f 
Command     db_write done; 0.109 sec.
INFO-FLOW: Finish binding pointpillars_cnn.
Execute     get_model_list pointpillars_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     rtl_gen_preprocess conv2d 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     rtl_gen_preprocess pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     rtl_gen_preprocess pointpillars_cnn 
INFO-FLOW: Model list for RTL generation: pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 conv2d pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 pointpillars_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2'.
Command     create_rtl_model done; 0.286 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 410.777 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
Execute     syn_report -csynth -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -rtlxml -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.adb 
Command     db_write done; 0.152 sec.
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointpillars_cnn_Pipeline_VITIS_LOOP_178_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointpillars_cnn_Pipeline_VITIS_LOOP_178_3' pipeline 'VITIS_LOOP_178_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointpillars_cnn_Pipeline_VITIS_LOOP_178_3'.
Command     create_rtl_model done; 0.854 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.134 seconds; current allocated memory: 447.172 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
Command     gen_rtl done; 0.124 sec.
Execute     syn_report -csynth -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.111 sec.
Execute     syn_report -rtlxml -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.153 sec.
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.adb 
Command     db_write done; 0.31 sec.
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5' pipeline 'VITIS_LOOP_199_4_VITIS_LOOP_200_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5'.
Command     create_rtl_model done; 0.683 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.133 seconds; current allocated memory: 492.008 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
Execute     syn_report -csynth -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -rtlxml -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.115 sec.
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.adb 
Command     db_write done; 0.215 sec.
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' pipeline 'VITIS_LOOP_55_2_VITIS_LOOP_56_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' is 10778 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
Command     create_rtl_model done; 0.563 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.354 seconds; current allocated memory: 521.926 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     gen_rtl conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
Execute     syn_report -csynth -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -rtlxml -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.105 sec.
Execute     db_write -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.adb 
Command     db_write done; 0.197 sec.
Execute     db_write -model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model conv2d -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
Command     create_rtl_model done; 0.437 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.185 seconds; current allocated memory: 553.035 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl conv2d -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_conv2d 
Execute     gen_rtl conv2d -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_conv2d 
Execute     syn_report -csynth -model conv2d -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/conv2d_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.106 sec.
Execute     syn_report -rtlxml -model conv2d -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/conv2d_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model conv2d -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.213 sec.
Execute     db_write -model conv2d -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.adb 
Command     db_write done; 0.183 sec.
Execute     db_write -model conv2d -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info conv2d -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6' pipeline 'VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_0_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_1_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_2_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_3_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_4_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_5_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_6_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_7_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_8_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_9_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_10_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_11_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_12_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_13_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_14_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_15_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_16_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_17_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_18_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_19_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_20_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_21_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_22_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_23_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_24_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_25_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_26_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_27_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_28_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_29_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_30_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6/m_axi_gmem_31_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6'.
Command     create_rtl_model done; 7.281 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.168 seconds; current allocated memory: 577.496 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
Execute     syn_report -csynth -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -rtlxml -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.adb 
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -top_prefix pointpillars_cnn_ -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2' pipeline 'VITIS_LOOP_118_1_VITIS_LOOP_119_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ctlz_16_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2'.
Command     create_rtl_model done; 0.213 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 584.441 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     gen_rtl pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
Execute     syn_report -csynth -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -rtlxml -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -verbosereport -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.adb 
Execute     db_write -model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointpillars_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pointpillars_cnn -top_prefix  -sub_prefix pointpillars_cnn_ -mg_file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_0_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_0_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_0_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_0_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_1_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_1_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_1_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_1_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_2_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_2_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_2_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_2_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_3_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_3_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_3_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_3_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_4_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_4_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_4_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_4_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_5_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_5_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_5_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_5_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_6_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_6_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_6_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_6_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_7_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_7_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_7_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_7_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_8_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_8_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_8_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_8_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_9_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_9_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_9_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_9_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_10_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_10_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_10_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_10_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_11_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_11_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_11_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_11_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_12_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_12_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_12_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_12_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_13_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_13_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_13_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_13_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_14_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_14_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_14_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_14_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_15_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_15_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_15_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_15_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/num_points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/boxes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/num_objects' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_0_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_0_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_0_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_1_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_2_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_3_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_3_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_3_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_3_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_4_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_4_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_4_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_4_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_5_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_5_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_5_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_5_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_6_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_6_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_6_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_6_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_7_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_7_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_7_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_7_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_8_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_8_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_8_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_8_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_9_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_9_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_9_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_9_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_10_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_10_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_10_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_10_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_11_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_11_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_11_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_11_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_12_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_12_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_12_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_12_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_13_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_13_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_13_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_13_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_14_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_14_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_14_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_14_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_15_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_15_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_15_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w1_15_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/b1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/w2_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pointpillars_cnn/b2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pointpillars_cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_RAM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_RAM_AdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_RAM_Aibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_RAM_Ancg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_RAM_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_RAM_Asc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_RAM_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_RAM_AwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_RAM_AxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_RAM_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_RAM_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_RAM_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_RAM_ABew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_RAM_ACeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_RAM_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_RAM_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_RAM_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_RAM_AGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_RAM_AUHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_RAM_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_RAM_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_RAM_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_RAM_ALf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_RAM_AUMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_RAM_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_RAM_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_RAM_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_RAM_AQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_RAM_AURg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_RAM_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_RAM_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_RAM_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_RAM_AVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_RAM_AUTO_1R1W' to 'pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixedWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_RAM_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_RAM_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_RAM_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_RAM_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_RAM_A1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_RAM_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_RAM_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_RAM_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_RAM_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_RAM_A6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_RAM_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_RAM_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_RAM_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_RAM_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_RAM_Abbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_RAM_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_RAM_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_RAM_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_RAM_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_RAM_Abgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_RAM_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_RAM_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_RAM_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_RAM_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_RAM_Abll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_RAM_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_RAM_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_RAM_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_RAM_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_RAM_Abqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_RAM_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_RAM_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_RAM_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_RAM_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_RAM_Abvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_RAM_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_RAM_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_RAM_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_RAM_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_RAM_AbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_RAM_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_RAM_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_RAM_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_RAM_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_RAM_AbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_RAM_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_RAM_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_RAM_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_RAM_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_RAM_AbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_RAM_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_RAM_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_RAM_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_RAM_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_RAM_AbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_RAM_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_RAM_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_RAM_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_RAM_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_RAM_AbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_RAM_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_RAM_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_RAM_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_RAM_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_RAM_AbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_RAM_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_RAM_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_RAM_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_RAM_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_RAM_Ab4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_RAM_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_RAM_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_RAM_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_RAM_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_RAM_Ab9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_RAM_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_RAM_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_RAM_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_RAM_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_RAM_Aceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_RAM_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_RAM_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_RAM_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_RAM_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_RAM_Acjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_RAM_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_RAM_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_RAM_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_RAM_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_RAM_Acow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_RAM_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_RAM_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_RAM_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_RAM_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_RAM_Actx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_RAM_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_RAM_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_RAM_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_RAM_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_RAM_Acyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_RAM_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_RAM_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_RAM_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_RAM_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_RAM_AcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_RAM_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_RAM_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_RAM_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_RAM_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_RAM_AcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_RAM_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_RAM_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_RAM_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_RAM_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_RAM_AcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_RAM_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_RAM_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_RAM_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_RAM_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_RAM_AcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_RAM_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_RAM_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_RAM_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_RAM_AcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_RAM_AcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_RAM_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_RAM_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_RAM_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_RAM_Ac1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_RAM_Ac2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_RAM_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_RAM_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_RAM_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_RAM_Ac6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_RAM_Ac7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_RAM_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_RAM_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_RAM_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_RAM_AdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_RAM_AdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_RAM_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_RAM_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_RAM_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_RAM_AdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_RAM_AdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_RAM_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_RAM_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_RAM_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_RAM_AdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_RAM_AdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_RAM_dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_RAM_doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_RAM_dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_RAM_AdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_RAM_AdrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_RAM_dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_RAM_dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_RAM_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_RAM_AdvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_RAM_AdwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_RAM_dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_RAM_dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_RAM_dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_RAM_AdAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_RAM_AdBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_RAM_dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_RAM_dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_RAM_dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_RAM_AdFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_RAM_AdGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_RAM_dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_RAM_dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_RAM_dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_RAM_AdKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_RAM_AdLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_RAM_dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_RAM_dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_RAM_dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_RAM_AdPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_RAM_AdQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_RAM_dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_RAM_dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_RAM_dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_RAM_AdUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_RAM_AdVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_RAM_dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_RAM_dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_RAM_dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_RAM_AdZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_RAM_Ad0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_RAM_d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_RAM_d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_RAM_d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_RAM_Ad4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_RAM_Ad5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_RAM_d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_RAM_d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_RAM_d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_RAM_Ad9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_RAM_AeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_RAM_ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_RAM_ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_RAM_edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_RAM_AeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_RAM_AefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_RAM_egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_RAM_ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_RAM_eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_RAM_AejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_RAM_AekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_RAM_elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_RAM_emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_RAM_enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_RAM_AeoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_RAM_AepQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_RAM_eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_RAM_erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_RAM_esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_RAM_AetR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_RAM_AeuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_RAM_evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_RAM_ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_RAM_exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_RAM_AeyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_RAM_AezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_RAM_eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_RAM_eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_RAM_eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_RAM_AeDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_RAM_AeES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_RAM_eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_RAM_eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_RAM_eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_RAM_AeIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_RAM_AeJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_RAM_eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_RAM_eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_RAM_eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_RAM_AeNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_RAM_AeOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_RAM_ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_RAM_eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_RAM_eRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_RAM_AeSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_RAM_AUeTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_RAM_eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_RAM_eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_RAM_eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_RAM_AeXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_RAM_AUeYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_RAM_eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_RAM_e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_RAM_e1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_RAM_Ae2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_RAM_AUe3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_RAM_e4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_RAM_e5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_RAM_e6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_RAM_Ae7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_RAM_AUe8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_RAM_e9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_RAM_faY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_RAM_fbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_RAM_AfcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_RAM_AUfdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_RAM_feY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_RAM_ffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_RAM_fgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_RAM_AfhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_RAM_AUfiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_RAM_fjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_RAM_fkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apfU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335_RAM_fW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336_RAM_fX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337_RAM_fY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338_RAM_fZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339_RAM_f06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340_RAM_f16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341_RAM_f26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342_RAM_f36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343_RAM_f47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_5_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apf57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_4_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apf67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_3_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apf77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_2_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apf87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_1_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apf97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_RAM_AUTO_1R1W' to 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_RAM_gb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_RAM_gc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_RAM_gd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_RAM_ge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_RAM_AUTO_1R1W' to 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_RAM_gf8' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'points', 'num_points', 'boxes', 'num_objects', 'w1_0_0', 'w1_0_1', 'w1_0_2', 'w1_0_3', 'w1_1_0', 'w1_1_1', 'w1_1_2', 'w1_1_3', 'w1_2_0', 'w1_2_1', 'w1_2_2', 'w1_2_3', 'w1_3_0', 'w1_3_1', 'w1_3_2', 'w1_3_3', 'w1_4_0', 'w1_4_1', 'w1_4_2', 'w1_4_3', 'w1_5_0', 'w1_5_1', 'w1_5_2', 'w1_5_3', 'w1_6_0', 'w1_6_1', 'w1_6_2', 'w1_6_3', 'w1_7_0', 'w1_7_1', 'w1_7_2', 'w1_7_3', 'w1_8_0', 'w1_8_1', 'w1_8_2', 'w1_8_3', 'w1_9_0', 'w1_9_1', 'w1_9_2', 'w1_9_3', 'w1_10_0', 'w1_10_1', 'w1_10_2', 'w1_10_3', 'w1_11_0', 'w1_11_1', 'w1_11_2', 'w1_11_3', 'w1_12_0', 'w1_12_1', 'w1_12_2', 'w1_12_3', 'w1_13_0', 'w1_13_1', 'w1_13_2', 'w1_13_3', 'w1_14_0', 'w1_14_1', 'w1_14_2', 'w1_14_3', 'w1_15_0', 'w1_15_1', 'w1_15_2', 'w1_15_3', 'b1', 'w2_0', 'w2_1', 'w2_2', 'w2_3', 'w2_4', 'w2_5', 'w2_6', 'w2_7', 'w2_8', 'w2_9', 'w2_10', 'w2_11', 'w2_12', 'w2_13', 'w2_14', 'w2_15', 'w2_16', 'w2_17', 'w2_18', 'w2_19', 'w2_20', 'w2_21', 'w2_22', 'w2_23', 'w2_24', 'w2_25', 'w2_26', 'w2_27', 'w2_28', 'w2_29', 'w2_30', 'w2_31', 'b2' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pointpillars_cnn' is 11201 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointpillars_cnn'.
INFO: [RTMG 210-278] Implementing memory 'pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5' using auto RAMs.
Command     create_rtl_model done; 36.06 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 36.567 seconds; current allocated memory: 678.605 MB.
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     gen_rtl pointpillars_cnn -istop -style xilinx -f -lang vhdl -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/vhdl/pointpillars_cnn 
Command     gen_rtl done; 0.498 sec.
Execute     gen_rtl pointpillars_cnn -istop -style xilinx -f -lang vlog -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/verilog/pointpillars_cnn 
Command     gen_rtl done; 0.419 sec.
Execute     syn_report -csynth -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_csynth.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.169 sec.
Execute     syn_report -rtlxml -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/pointpillars_cnn_csynth.xml 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.107 sec.
Execute     syn_report -verbosereport -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.verbose.rpt 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Command     syn_report done; 0.292 sec.
Execute     db_write -model pointpillars_cnn -f -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.adb 
Command     db_write done; 0.272 sec.
Execute     db_write -model pointpillars_cnn -bindview -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pointpillars_cnn -p C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn 
Command     gen_tb_info done; 0.175 sec.
Execute     export_constraint_db -f -tool general -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.constraint.tcl 
Execute     syn_report -designview -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.design.xml 
Command     syn_report done; 0.473 sec.
Execute     syn_report -csynthDesign -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth.rpt -MHOut C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute       list_part -family xcvu080_CIV-ffvb2104-3-e 
Execute         ap_family_info -name xcvu080_CIV-ffvb2104-3-e -data names 
Execute         ap_part_info -quiet -name xcvu080_CIV-ffvb2104-3-e -data family 
Execute     syn_report -wcfg -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_dataflow_ana.wcfg 
Execute     syn_report -protoinst -model pointpillars_cnn -o C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.protoinst 
Execute     sc_get_clocks pointpillars_cnn 
Execute     sc_get_portdomain pointpillars_cnn 
INFO-FLOW: Model list for RTL component generation: pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 conv2d pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 pointpillars_cnn
INFO-FLOW: Handling components in module [pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pointpillars_cnn_Pipeline_VITIS_LOOP_178_3] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1
INFO-FLOW: Found component pointpillars_cnn_sparsemux_129_6_6_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_129_6_6_1_1
INFO-FLOW: Found component pointpillars_cnn_sparsemux_129_6_32_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_129_6_32_1_1
INFO-FLOW: Found component pointpillars_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component pointpillars_cnn_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component pointpillars_cnn_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model pointpillars_cnn_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component pointpillars_cnn_urem_7ns_3ns_2_11_1.
INFO-FLOW: Append model pointpillars_cnn_urem_7ns_3ns_2_11_1
INFO-FLOW: Found component pointpillars_cnn_sparsemux_9_3_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_9_3_16_1_1
INFO-FLOW: Found component pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1.
INFO-FLOW: Append model pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1
INFO-FLOW: Found component pointpillars_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_7_2_16_1_1
INFO-FLOW: Found component pointpillars_cnn_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_7_2_16_1_1
INFO-FLOW: Found component pointpillars_cnn_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_7_2_16_1_1
INFO-FLOW: Found component pointpillars_cnn_urem_6ns_3ns_2_10_1.
INFO-FLOW: Append model pointpillars_cnn_urem_6ns_3ns_2_10_1
INFO-FLOW: Found component pointpillars_cnn_mul_6ns_8ns_13_1_1.
INFO-FLOW: Append model pointpillars_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: Found component pointpillars_cnn_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model pointpillars_cnn_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1.
INFO-FLOW: Append model pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1
INFO-FLOW: Found component pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1.
INFO-FLOW: Append model pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1
INFO-FLOW: Found component pointpillars_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_sparsemux_33_4_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_33_4_16_1_1
INFO-FLOW: Handling components in module [pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_sparsemux_33_4_15_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_33_4_15_1_1
INFO-FLOW: Found component pointpillars_cnn_sparsemux_65_5_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_sparsemux_65_5_16_1_1
INFO-FLOW: Found component pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1.
INFO-FLOW: Append model pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1
INFO-FLOW: Found component pointpillars_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component pointpillars_cnn_ctlz_16_16_1_1.
INFO-FLOW: Append model pointpillars_cnn_ctlz_16_16_1_1
INFO-FLOW: Found component pointpillars_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pointpillars_cnn] ... 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.tcl 
INFO-FLOW: Found component pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb.
INFO-FLOW: Append model pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb
INFO-FLOW: Found component pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi.
INFO-FLOW: Append model pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi
INFO-FLOW: Found component pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ.
INFO-FLOW: Append model pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ
INFO-FLOW: Found component pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5.
INFO-FLOW: Append model pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5
INFO-FLOW: Found component pointpillars_cnn_gmem_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_0_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_0_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_0_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_0_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_0_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_0_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_0_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_0_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_1_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_1_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_1_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_1_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_1_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_1_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_1_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_1_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_2_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_2_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_2_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_2_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_2_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_2_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_2_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_2_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_3_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_3_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_3_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_3_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_3_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_3_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_3_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_3_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_4_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_4_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_4_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_4_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_4_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_4_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_4_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_4_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_5_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_5_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_5_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_5_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_5_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_5_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_5_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_5_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_6_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_6_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_6_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_6_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_6_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_6_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_6_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_6_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_7_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_7_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_7_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_7_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_7_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_7_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_7_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_7_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_8_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_8_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_8_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_8_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_8_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_8_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_8_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_8_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_9_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_9_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_9_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_9_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_9_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_9_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_9_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_9_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_10_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_10_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_10_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_10_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_10_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_10_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_10_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_10_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_11_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_11_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_11_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_11_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_11_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_11_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_11_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_11_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_12_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_12_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_12_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_12_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_12_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_12_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_12_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_12_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_13_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_13_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_13_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_13_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_13_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_13_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_13_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_13_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_14_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_14_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_14_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_14_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_14_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_14_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_14_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_14_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_15_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_15_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_15_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_15_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_15_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_15_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_15_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_15_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_0_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_0_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_1_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_1_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_2_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_2_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_3_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_3_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_4_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_4_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_5_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_5_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_6_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_6_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_7_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_7_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_8_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_8_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_9_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_9_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_10_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_10_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_11_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_11_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_12_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_12_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_13_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_13_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_14_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_14_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_15_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_15_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_16_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_16_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_17_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_17_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_18_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_18_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_19_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_19_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_20_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_20_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_21_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_21_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_22_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_22_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_23_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_23_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_24_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_24_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_25_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_25_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_26_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_26_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_27_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_27_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_28_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_28_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_29_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_29_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_30_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_30_m_axi
INFO-FLOW: Found component pointpillars_cnn_gmem_31_m_axi.
INFO-FLOW: Append model pointpillars_cnn_gmem_31_m_axi
INFO-FLOW: Found component pointpillars_cnn_control_s_axi.
INFO-FLOW: Append model pointpillars_cnn_control_s_axi
INFO-FLOW: Append model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2
INFO-FLOW: Append model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3
INFO-FLOW: Append model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5
INFO-FLOW: Append model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
INFO-FLOW: Append model conv2d
INFO-FLOW: Append model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6
INFO-FLOW: Append model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2
INFO-FLOW: Append model pointpillars_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1 pointpillars_cnn_sparsemux_129_6_6_1_1 pointpillars_cnn_sparsemux_129_6_32_1_1 pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1 pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1 pointpillars_cnn_fpext_32ns_64_2_no_dsp_1 pointpillars_cnn_mul_7ns_9ns_15_1_1 pointpillars_cnn_urem_7ns_3ns_2_11_1 pointpillars_cnn_sparsemux_9_3_16_1_1 pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1 pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_sparsemux_7_2_16_1_1 pointpillars_cnn_sparsemux_7_2_16_1_1 pointpillars_cnn_sparsemux_7_2_16_1_1 pointpillars_cnn_urem_6ns_3ns_2_10_1 pointpillars_cnn_mul_6ns_8ns_13_1_1 pointpillars_cnn_mul_5ns_6ns_9_1_1 pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1 pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1 pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_sparsemux_33_4_16_1_1 pointpillars_cnn_sparsemux_33_4_15_1_1 pointpillars_cnn_sparsemux_65_5_16_1_1 pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1 pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1 pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1 pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1 pointpillars_cnn_ctlz_16_16_1_1 pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1 pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5 pointpillars_cnn_gmem_m_axi pointpillars_cnn_gmem_0_0_m_axi pointpillars_cnn_gmem_0_1_m_axi pointpillars_cnn_gmem_0_2_m_axi pointpillars_cnn_gmem_0_3_m_axi pointpillars_cnn_gmem_1_0_m_axi pointpillars_cnn_gmem_1_1_m_axi pointpillars_cnn_gmem_1_2_m_axi pointpillars_cnn_gmem_1_3_m_axi pointpillars_cnn_gmem_2_0_m_axi pointpillars_cnn_gmem_2_1_m_axi pointpillars_cnn_gmem_2_2_m_axi pointpillars_cnn_gmem_2_3_m_axi pointpillars_cnn_gmem_3_0_m_axi pointpillars_cnn_gmem_3_1_m_axi pointpillars_cnn_gmem_3_2_m_axi pointpillars_cnn_gmem_3_3_m_axi pointpillars_cnn_gmem_4_0_m_axi pointpillars_cnn_gmem_4_1_m_axi pointpillars_cnn_gmem_4_2_m_axi pointpillars_cnn_gmem_4_3_m_axi pointpillars_cnn_gmem_5_0_m_axi pointpillars_cnn_gmem_5_1_m_axi pointpillars_cnn_gmem_5_2_m_axi pointpillars_cnn_gmem_5_3_m_axi pointpillars_cnn_gmem_6_0_m_axi pointpillars_cnn_gmem_6_1_m_axi pointpillars_cnn_gmem_6_2_m_axi pointpillars_cnn_gmem_6_3_m_axi pointpillars_cnn_gmem_7_0_m_axi pointpillars_cnn_gmem_7_1_m_axi pointpillars_cnn_gmem_7_2_m_axi pointpillars_cnn_gmem_7_3_m_axi pointpillars_cnn_gmem_8_0_m_axi pointpillars_cnn_gmem_8_1_m_axi pointpillars_cnn_gmem_8_2_m_axi pointpillars_cnn_gmem_8_3_m_axi pointpillars_cnn_gmem_9_0_m_axi pointpillars_cnn_gmem_9_1_m_axi pointpillars_cnn_gmem_9_2_m_axi pointpillars_cnn_gmem_9_3_m_axi pointpillars_cnn_gmem_10_0_m_axi pointpillars_cnn_gmem_10_1_m_axi pointpillars_cnn_gmem_10_2_m_axi pointpillars_cnn_gmem_10_3_m_axi pointpillars_cnn_gmem_11_0_m_axi pointpillars_cnn_gmem_11_1_m_axi pointpillars_cnn_gmem_11_2_m_axi pointpillars_cnn_gmem_11_3_m_axi pointpillars_cnn_gmem_12_0_m_axi pointpillars_cnn_gmem_12_1_m_axi pointpillars_cnn_gmem_12_2_m_axi pointpillars_cnn_gmem_12_3_m_axi pointpillars_cnn_gmem_13_0_m_axi pointpillars_cnn_gmem_13_1_m_axi pointpillars_cnn_gmem_13_2_m_axi pointpillars_cnn_gmem_13_3_m_axi pointpillars_cnn_gmem_14_0_m_axi pointpillars_cnn_gmem_14_1_m_axi pointpillars_cnn_gmem_14_2_m_axi pointpillars_cnn_gmem_14_3_m_axi pointpillars_cnn_gmem_15_0_m_axi pointpillars_cnn_gmem_15_1_m_axi pointpillars_cnn_gmem_15_2_m_axi pointpillars_cnn_gmem_15_3_m_axi pointpillars_cnn_gmem_0_m_axi pointpillars_cnn_gmem_1_m_axi pointpillars_cnn_gmem_2_m_axi pointpillars_cnn_gmem_3_m_axi pointpillars_cnn_gmem_4_m_axi pointpillars_cnn_gmem_5_m_axi pointpillars_cnn_gmem_6_m_axi pointpillars_cnn_gmem_7_m_axi pointpillars_cnn_gmem_8_m_axi pointpillars_cnn_gmem_9_m_axi pointpillars_cnn_gmem_10_m_axi pointpillars_cnn_gmem_11_m_axi pointpillars_cnn_gmem_12_m_axi pointpillars_cnn_gmem_13_m_axi pointpillars_cnn_gmem_14_m_axi pointpillars_cnn_gmem_15_m_axi pointpillars_cnn_gmem_16_m_axi pointpillars_cnn_gmem_17_m_axi pointpillars_cnn_gmem_18_m_axi pointpillars_cnn_gmem_19_m_axi pointpillars_cnn_gmem_20_m_axi pointpillars_cnn_gmem_21_m_axi pointpillars_cnn_gmem_22_m_axi pointpillars_cnn_gmem_23_m_axi pointpillars_cnn_gmem_24_m_axi pointpillars_cnn_gmem_25_m_axi pointpillars_cnn_gmem_26_m_axi pointpillars_cnn_gmem_27_m_axi pointpillars_cnn_gmem_28_m_axi pointpillars_cnn_gmem_29_m_axi pointpillars_cnn_gmem_30_m_axi pointpillars_cnn_gmem_31_m_axi pointpillars_cnn_control_s_axi pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 conv2d pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 pointpillars_cnn
INFO-FLOW: Generating C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_129_6_6_1_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_129_6_32_1_1
INFO-FLOW: To file: write model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model pointpillars_cnn_urem_7ns_3ns_2_11_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_9_3_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1
INFO-FLOW: To file: write model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_urem_6ns_3ns_2_10_1
INFO-FLOW: To file: write model pointpillars_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: To file: write model pointpillars_cnn_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1
INFO-FLOW: To file: write model pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1
INFO-FLOW: To file: write model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_33_4_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_33_4_15_1_1
INFO-FLOW: To file: write model pointpillars_cnn_sparsemux_65_5_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1
INFO-FLOW: To file: write model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_ctlz_16_16_1_1
INFO-FLOW: To file: write model pointpillars_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb
INFO-FLOW: To file: write model pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi
INFO-FLOW: To file: write model pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ
INFO-FLOW: To file: write model pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5
INFO-FLOW: To file: write model pointpillars_cnn_gmem_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_0_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_0_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_0_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_0_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_1_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_1_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_1_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_1_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_2_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_2_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_2_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_2_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_3_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_3_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_3_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_3_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_4_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_4_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_4_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_4_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_5_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_5_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_5_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_5_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_6_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_6_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_6_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_6_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_7_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_7_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_7_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_7_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_8_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_8_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_8_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_8_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_9_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_9_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_9_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_9_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_10_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_10_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_10_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_10_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_11_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_11_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_11_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_11_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_12_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_12_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_12_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_12_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_13_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_13_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_13_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_13_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_14_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_14_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_14_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_14_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_15_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_15_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_15_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_15_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_0_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_1_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_2_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_3_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_4_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_5_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_6_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_7_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_8_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_9_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_10_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_11_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_12_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_13_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_14_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_15_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_16_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_17_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_18_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_19_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_20_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_21_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_22_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_23_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_24_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_25_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_26_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_27_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_28_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_29_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_30_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_gmem_31_m_axi
INFO-FLOW: To file: write model pointpillars_cnn_control_s_axi
INFO-FLOW: To file: write model pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2
INFO-FLOW: To file: write model pointpillars_cnn_Pipeline_VITIS_LOOP_178_3
INFO-FLOW: To file: write model pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5
INFO-FLOW: To file: write model conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
INFO-FLOW: To file: write model conv2d
INFO-FLOW: To file: write model pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6
INFO-FLOW: To file: write model pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2
INFO-FLOW: To file: write model pointpillars_cnn
INFO-FLOW: Generating C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute     AP::msg_collection_file -close 
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/vlog' tclDir='C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db' modelList='pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1
pointpillars_cnn_sparsemux_129_6_6_1_1
pointpillars_cnn_sparsemux_129_6_32_1_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1
pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1
pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
pointpillars_cnn_mul_7ns_9ns_15_1_1
pointpillars_cnn_urem_7ns_3ns_2_11_1
pointpillars_cnn_sparsemux_9_3_16_1_1
pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_urem_6ns_3ns_2_10_1
pointpillars_cnn_mul_6ns_8ns_13_1_1
pointpillars_cnn_mul_5ns_6ns_9_1_1
pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1
pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_sparsemux_33_4_16_1_1
pointpillars_cnn_sparsemux_33_4_15_1_1
pointpillars_cnn_sparsemux_65_5_16_1_1
pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1
pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1
pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1
pointpillars_cnn_ctlz_16_16_1_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi
pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5
pointpillars_cnn_gmem_m_axi
pointpillars_cnn_gmem_0_0_m_axi
pointpillars_cnn_gmem_0_1_m_axi
pointpillars_cnn_gmem_0_2_m_axi
pointpillars_cnn_gmem_0_3_m_axi
pointpillars_cnn_gmem_1_0_m_axi
pointpillars_cnn_gmem_1_1_m_axi
pointpillars_cnn_gmem_1_2_m_axi
pointpillars_cnn_gmem_1_3_m_axi
pointpillars_cnn_gmem_2_0_m_axi
pointpillars_cnn_gmem_2_1_m_axi
pointpillars_cnn_gmem_2_2_m_axi
pointpillars_cnn_gmem_2_3_m_axi
pointpillars_cnn_gmem_3_0_m_axi
pointpillars_cnn_gmem_3_1_m_axi
pointpillars_cnn_gmem_3_2_m_axi
pointpillars_cnn_gmem_3_3_m_axi
pointpillars_cnn_gmem_4_0_m_axi
pointpillars_cnn_gmem_4_1_m_axi
pointpillars_cnn_gmem_4_2_m_axi
pointpillars_cnn_gmem_4_3_m_axi
pointpillars_cnn_gmem_5_0_m_axi
pointpillars_cnn_gmem_5_1_m_axi
pointpillars_cnn_gmem_5_2_m_axi
pointpillars_cnn_gmem_5_3_m_axi
pointpillars_cnn_gmem_6_0_m_axi
pointpillars_cnn_gmem_6_1_m_axi
pointpillars_cnn_gmem_6_2_m_axi
pointpillars_cnn_gmem_6_3_m_axi
pointpillars_cnn_gmem_7_0_m_axi
pointpillars_cnn_gmem_7_1_m_axi
pointpillars_cnn_gmem_7_2_m_axi
pointpillars_cnn_gmem_7_3_m_axi
pointpillars_cnn_gmem_8_0_m_axi
pointpillars_cnn_gmem_8_1_m_axi
pointpillars_cnn_gmem_8_2_m_axi
pointpillars_cnn_gmem_8_3_m_axi
pointpillars_cnn_gmem_9_0_m_axi
pointpillars_cnn_gmem_9_1_m_axi
pointpillars_cnn_gmem_9_2_m_axi
pointpillars_cnn_gmem_9_3_m_axi
pointpillars_cnn_gmem_10_0_m_axi
pointpillars_cnn_gmem_10_1_m_axi
pointpillars_cnn_gmem_10_2_m_axi
pointpillars_cnn_gmem_10_3_m_axi
pointpillars_cnn_gmem_11_0_m_axi
pointpillars_cnn_gmem_11_1_m_axi
pointpillars_cnn_gmem_11_2_m_axi
pointpillars_cnn_gmem_11_3_m_axi
pointpillars_cnn_gmem_12_0_m_axi
pointpillars_cnn_gmem_12_1_m_axi
pointpillars_cnn_gmem_12_2_m_axi
pointpillars_cnn_gmem_12_3_m_axi
pointpillars_cnn_gmem_13_0_m_axi
pointpillars_cnn_gmem_13_1_m_axi
pointpillars_cnn_gmem_13_2_m_axi
pointpillars_cnn_gmem_13_3_m_axi
pointpillars_cnn_gmem_14_0_m_axi
pointpillars_cnn_gmem_14_1_m_axi
pointpillars_cnn_gmem_14_2_m_axi
pointpillars_cnn_gmem_14_3_m_axi
pointpillars_cnn_gmem_15_0_m_axi
pointpillars_cnn_gmem_15_1_m_axi
pointpillars_cnn_gmem_15_2_m_axi
pointpillars_cnn_gmem_15_3_m_axi
pointpillars_cnn_gmem_0_m_axi
pointpillars_cnn_gmem_1_m_axi
pointpillars_cnn_gmem_2_m_axi
pointpillars_cnn_gmem_3_m_axi
pointpillars_cnn_gmem_4_m_axi
pointpillars_cnn_gmem_5_m_axi
pointpillars_cnn_gmem_6_m_axi
pointpillars_cnn_gmem_7_m_axi
pointpillars_cnn_gmem_8_m_axi
pointpillars_cnn_gmem_9_m_axi
pointpillars_cnn_gmem_10_m_axi
pointpillars_cnn_gmem_11_m_axi
pointpillars_cnn_gmem_12_m_axi
pointpillars_cnn_gmem_13_m_axi
pointpillars_cnn_gmem_14_m_axi
pointpillars_cnn_gmem_15_m_axi
pointpillars_cnn_gmem_16_m_axi
pointpillars_cnn_gmem_17_m_axi
pointpillars_cnn_gmem_18_m_axi
pointpillars_cnn_gmem_19_m_axi
pointpillars_cnn_gmem_20_m_axi
pointpillars_cnn_gmem_21_m_axi
pointpillars_cnn_gmem_22_m_axi
pointpillars_cnn_gmem_23_m_axi
pointpillars_cnn_gmem_24_m_axi
pointpillars_cnn_gmem_25_m_axi
pointpillars_cnn_gmem_26_m_axi
pointpillars_cnn_gmem_27_m_axi
pointpillars_cnn_gmem_28_m_axi
pointpillars_cnn_gmem_29_m_axi
pointpillars_cnn_gmem_30_m_axi
pointpillars_cnn_gmem_31_m_axi
pointpillars_cnn_control_s_axi
pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2
pointpillars_cnn_Pipeline_VITIS_LOOP_178_3
pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5
conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
conv2d
pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6
pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2
pointpillars_cnn
' expOnly='0'
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.compgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.tcl 
Execute       source ./control.slave.tcl 
Command     ap_source done; 0.111 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.786 seconds; current allocated memory: 729.117 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pointpillars_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds 
INFO-FLOW: create_csynth_xml: all_module_nodes count=8
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: create_csynth_xml: all_bind_nodes count=1151
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds 
INFO-FLOW: create_csynth_xml: bind_instances counts: modules=8 instances=1054
INFO-FLOW: Running: create_csynth_xml update csynth_xml_module_hier
INFO-FLOW: Done: create_csynth_xml update csynth_xml_module_hier time: 0 seconds 
INFO-FLOW: create_csynth_xml: csynth_xml_module_hier max_depth=4
INFO-FLOW: Running: create_csynth_xml gen bind_report_dict
INFO-FLOW: Done: create_csynth_xml gen bind_report_dict time: 0 seconds 
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds 
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds 
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/report/csynth.xml
INFO-FLOW: Running: generate_json
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1
pointpillars_cnn_sparsemux_129_6_6_1_1
pointpillars_cnn_sparsemux_129_6_32_1_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1
pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1
pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
pointpillars_cnn_mul_7ns_9ns_15_1_1
pointpillars_cnn_urem_7ns_3ns_2_11_1
pointpillars_cnn_sparsemux_9_3_16_1_1
pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_urem_6ns_3ns_2_10_1
pointpillars_cnn_mul_6ns_8ns_13_1_1
pointpillars_cnn_mul_5ns_6ns_9_1_1
pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1
pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_sparsemux_33_4_16_1_1
pointpillars_cnn_sparsemux_33_4_15_1_1
pointpillars_cnn_sparsemux_65_5_16_1_1
pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1
pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1
pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1
pointpillars_cnn_ctlz_16_16_1_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi
pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5
pointpillars_cnn_gmem_m_axi
pointpillars_cnn_gmem_0_0_m_axi
pointpillars_cnn_gmem_0_1_m_axi
pointpillars_cnn_gmem_0_2_m_axi
pointpillars_cnn_gmem_0_3_m_axi
pointpillars_cnn_gmem_1_0_m_axi
pointpillars_cnn_gmem_1_1_m_axi
pointpillars_cnn_gmem_1_2_m_axi
pointpillars_cnn_gmem_1_3_m_axi
pointpillars_cnn_gmem_2_0_m_axi
pointpillars_cnn_gmem_2_1_m_axi
pointpillars_cnn_gmem_2_2_m_axi
pointpillars_cnn_gmem_2_3_m_axi
pointpillars_cnn_gmem_3_0_m_axi
pointpillars_cnn_gmem_3_1_m_axi
pointpillars_cnn_gmem_3_2_m_axi
pointpillars_cnn_gmem_3_3_m_axi
pointpillars_cnn_gmem_4_0_m_axi
pointpillars_cnn_gmem_4_1_m_axi
pointpillars_cnn_gmem_4_2_m_axi
pointpillars_cnn_gmem_4_3_m_axi
pointpillars_cnn_gmem_5_0_m_axi
pointpillars_cnn_gmem_5_1_m_axi
pointpillars_cnn_gmem_5_2_m_axi
pointpillars_cnn_gmem_5_3_m_axi
pointpillars_cnn_gmem_6_0_m_axi
pointpillars_cnn_gmem_6_1_m_axi
pointpillars_cnn_gmem_6_2_m_axi
pointpillars_cnn_gmem_6_3_m_axi
pointpillars_cnn_gmem_7_0_m_axi
pointpillars_cnn_gmem_7_1_m_axi
pointpillars_cnn_gmem_7_2_m_axi
pointpillars_cnn_gmem_7_3_m_axi
pointpillars_cnn_gmem_8_0_m_axi
pointpillars_cnn_gmem_8_1_m_axi
pointpillars_cnn_gmem_8_2_m_axi
pointpillars_cnn_gmem_8_3_m_axi
pointpillars_cnn_gmem_9_0_m_axi
pointpillars_cnn_gmem_9_1_m_axi
pointpillars_cnn_gmem_9_2_m_axi
pointpillars_cnn_gmem_9_3_m_axi
pointpillars_cnn_gmem_10_0_m_axi
pointpillars_cnn_gmem_10_1_m_axi
pointpillars_cnn_gmem_10_2_m_axi
pointpillars_cnn_gmem_10_3_m_axi
pointpillars_cnn_gmem_11_0_m_axi
pointpillars_cnn_gmem_11_1_m_axi
pointpillars_cnn_gmem_11_2_m_axi
pointpillars_cnn_gmem_11_3_m_axi
pointpillars_cnn_gmem_12_0_m_axi
pointpillars_cnn_gmem_12_1_m_axi
pointpillars_cnn_gmem_12_2_m_axi
pointpillars_cnn_gmem_12_3_m_axi
pointpillars_cnn_gmem_13_0_m_axi
pointpillars_cnn_gmem_13_1_m_axi
pointpillars_cnn_gmem_13_2_m_axi
pointpillars_cnn_gmem_13_3_m_axi
pointpillars_cnn_gmem_14_0_m_axi
pointpillars_cnn_gmem_14_1_m_axi
pointpillars_cnn_gmem_14_2_m_axi
pointpillars_cnn_gmem_14_3_m_axi
pointpillars_cnn_gmem_15_0_m_axi
pointpillars_cnn_gmem_15_1_m_axi
pointpillars_cnn_gmem_15_2_m_axi
pointpillars_cnn_gmem_15_3_m_axi
pointpillars_cnn_gmem_0_m_axi
pointpillars_cnn_gmem_1_m_axi
pointpillars_cnn_gmem_2_m_axi
pointpillars_cnn_gmem_3_m_axi
pointpillars_cnn_gmem_4_m_axi
pointpillars_cnn_gmem_5_m_axi
pointpillars_cnn_gmem_6_m_axi
pointpillars_cnn_gmem_7_m_axi
pointpillars_cnn_gmem_8_m_axi
pointpillars_cnn_gmem_9_m_axi
pointpillars_cnn_gmem_10_m_axi
pointpillars_cnn_gmem_11_m_axi
pointpillars_cnn_gmem_12_m_axi
pointpillars_cnn_gmem_13_m_axi
pointpillars_cnn_gmem_14_m_axi
pointpillars_cnn_gmem_15_m_axi
pointpillars_cnn_gmem_16_m_axi
pointpillars_cnn_gmem_17_m_axi
pointpillars_cnn_gmem_18_m_axi
pointpillars_cnn_gmem_19_m_axi
pointpillars_cnn_gmem_20_m_axi
pointpillars_cnn_gmem_21_m_axi
pointpillars_cnn_gmem_22_m_axi
pointpillars_cnn_gmem_23_m_axi
pointpillars_cnn_gmem_24_m_axi
pointpillars_cnn_gmem_25_m_axi
pointpillars_cnn_gmem_26_m_axi
pointpillars_cnn_gmem_27_m_axi
pointpillars_cnn_gmem_28_m_axi
pointpillars_cnn_gmem_29_m_axi
pointpillars_cnn_gmem_30_m_axi
pointpillars_cnn_gmem_31_m_axi
pointpillars_cnn_control_s_axi
pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2
pointpillars_cnn_Pipeline_VITIS_LOOP_178_3
pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5
conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
conv2d
pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6
pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2
pointpillars_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.dataonly.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.dataonly.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.dataonly.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.constraint.tcl 
Execute     sc_get_clocks pointpillars_cnn 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/fileutil.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: Done: generate_json time: 29.6 seconds 
INFO-FLOW: Running: add_csynth_report_sections
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_16_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_16 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_17_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_17 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_18_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_18 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_19_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_19 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_20_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_20 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_21_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_21 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_22_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_22 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_23_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_23 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_24_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_24 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_25_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_25 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_26_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_26 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_27_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_27 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_28_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_28 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_29_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_29 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_30_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_30 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_31_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_31 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9_0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9_1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9_2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9_3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST pointpillars_cnn MODULE2INSTS {pointpillars_cnn pointpillars_cnn pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_2682 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5_fu_3980 conv2d grp_conv2d_fu_4696 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 grp_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_1774 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_fu_4999 pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_5017} INST2MODULE {pointpillars_cnn pointpillars_cnn grp_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_2682 pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326 pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5_fu_3980 pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 grp_conv2d_fu_4696 conv2d grp_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_1774 conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_fu_4999 pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_5017 pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6} INSTDATA {pointpillars_cnn {DEPTH 1 CHILDREN {grp_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_2682 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5_fu_3980 grp_conv2d_fu_4696 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_fu_4999 grp_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_5017}} grp_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_2682 {DEPTH 2 CHILDREN {}} grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326 {DEPTH 2 CHILDREN {}} grp_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5_fu_3980 {DEPTH 2 CHILDREN {}} grp_conv2d_fu_4696 {DEPTH 2 CHILDREN grp_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_1774} grp_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_1774 {DEPTH 3 CHILDREN {}} grp_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_fu_4999 {DEPTH 2 CHILDREN {}} grp_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_5017 {DEPTH 2 CHILDREN {}}} MODULEDATA {pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_fu_5310_p2 SOURCE pipeline.cpp:167 VARIABLE icmp_ln167 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_5316_p2 SOURCE pipeline.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_5328_p2 SOURCE pipeline.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_5334_p2 SOURCE pipeline.cpp:168 VARIABLE icmp_ln168 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln167_fu_5340_p3 SOURCE pipeline.cpp:167 VARIABLE select_ln167 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln167_1_fu_5348_p3 SOURCE pipeline.cpp:167 VARIABLE select_ln167_1 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_5814_p2 SOURCE pipeline.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_167_1_VITIS_LOOP_168_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln178_fu_5524_p2 SOURCE pipeline.cpp:178 VARIABLE icmp_ln178 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_5530_p2 SOURCE pipeline.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_5548_p2 SOURCE pipeline.cpp:178 VARIABLE empty LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln180_fu_5604_p2 SOURCE pipeline.cpp:180 VARIABLE lshr_ln180 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_5579_p2 SOURCE pipeline.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln180_1_fu_5617_p2 SOURCE pipeline.cpp:180 VARIABLE lshr_ln180_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_5672_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE add_ln317 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_5686_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_fu_5696_p3 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_fu_5712_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_fu_5718_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_fu_5744_p3 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_5752_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_2 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_fu_5758_p3 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_5808_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE add_ln317_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_1_fu_5822_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_2_fu_5832_p3 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18_2 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_1_fu_5848_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_1_fu_5854_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_1_fu_5880_p3 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_6_fu_5888_p2 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_6 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_7_fu_5894_p3 SOURCE {C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_7 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_fu_5906_p2 SOURCE pipeline.cpp:183 VARIABLE or_ln183 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln183_fu_5921_p2 SOURCE pipeline.cpp:183 VARIABLE icmp_ln183 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_6_1_1_U325 SOURCE pipeline.cpp:185 VARIABLE tmp_9 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U326 SOURCE pipeline.cpp:187 VARIABLE tmp_s LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U321 SOURCE pipeline.cpp:187 VARIABLE add LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_7123_p2 SOURCE pipeline.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln189_fu_7173_p2 SOURCE pipeline.cpp:189 VARIABLE lshr_ln189 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_7138_p2 SOURCE pipeline.cpp:189 VARIABLE add_ln189_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln189_1_fu_7449_p2 SOURCE pipeline.cpp:189 VARIABLE lshr_ln189_1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_6265_p2 SOURCE pipeline.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U327 SOURCE pipeline.cpp:188 VARIABLE tmp_8 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U322 SOURCE pipeline.cpp:188 VARIABLE add1 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U328 SOURCE pipeline.cpp:189 VARIABLE tmp_7 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U321 SOURCE pipeline.cpp:189 VARIABLE add2 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U329 SOURCE pipeline.cpp:190 VARIABLE tmp_13 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U323 SOURCE pipeline.cpp:190 VARIABLE add3 LOOP VITIS_LOOP_178_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln199_fu_5857_p2 SOURCE pipeline.cpp:199 VARIABLE icmp_ln199 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_1_fu_5863_p2 SOURCE pipeline.cpp:199 VARIABLE add_ln199_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_5875_p2 SOURCE pipeline.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln200_fu_5881_p2 SOURCE pipeline.cpp:200 VARIABLE icmp_ln200 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_fu_5887_p3 SOURCE pipeline.cpp:199 VARIABLE select_ln199 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_1_fu_5895_p3 SOURCE pipeline.cpp:199 VARIABLE select_ln199_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U670 SOURCE pipeline.cpp:199 VARIABLE mul_ln199 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_5ns_6ns_9_4_1_U683 SOURCE pipeline.cpp:199 VARIABLE mul_ln199_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 10 OPTYPE urem PRAGMA {} RTLNAME urem_7ns_3ns_2_11_1_U671 SOURCE pipeline.cpp:199 VARIABLE urem_ln199 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U672 SOURCE pipeline.cpp:200 VARIABLE mul_ln200 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_5ns_6ns_9_4_1_U683 SOURCE pipeline.cpp:204 VARIABLE add_ln204_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 10 OPTYPE urem PRAGMA {} RTLNAME urem_7ns_3ns_2_11_1_U673 SOURCE pipeline.cpp:200 VARIABLE urem_ln200 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_6_1_1_U674 SOURCE pipeline.cpp:202 VARIABLE tmp_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln202_fu_6315_p2 SOURCE pipeline.cpp:202 VARIABLE icmp_ln202 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_3_no_dsp_1_U665 SOURCE pipeline.cpp:203 VARIABLE conv_i1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U664 SOURCE pipeline.cpp:203 VARIABLE inv LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U675 SOURCE pipeline.cpp:204 VARIABLE tmp_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U666 SOURCE pipeline.cpp:204 VARIABLE pf_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln204_fu_7500_p2 SOURCE pipeline.cpp:204 VARIABLE sub_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln204_fu_7506_p3 SOURCE pipeline.cpp:204 VARIABLE select_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln204_fu_7514_p2 SOURCE pipeline.cpp:204 VARIABLE icmp_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln204_1_fu_7520_p2 SOURCE pipeline.cpp:204 VARIABLE sub_ln204_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln204_1_fu_7530_p2 SOURCE pipeline.cpp:204 VARIABLE icmp_ln204_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_7536_p2 SOURCE pipeline.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln204_2_fu_7542_p2 SOURCE pipeline.cpp:204 VARIABLE sub_ln204_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln204_1_fu_7548_p3 SOURCE pipeline.cpp:204 VARIABLE select_ln204_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln204_2_fu_7556_p2 SOURCE pipeline.cpp:204 VARIABLE icmp_ln204_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln204_3_fu_7566_p2 SOURCE pipeline.cpp:204 VARIABLE icmp_ln204_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln204_4_fu_7572_p3 SOURCE pipeline.cpp:204 VARIABLE select_ln204_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln204_fu_7584_p2 SOURCE pipeline.cpp:204 VARIABLE ashr_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i_fu_7676_p6 SOURCE pipeline.cpp:204 VARIABLE select_ln204_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln204_5_fu_7612_p2 SOURCE pipeline.cpp:204 VARIABLE icmp_ln204_5 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln204_fu_7622_p2 SOURCE pipeline.cpp:204 VARIABLE shl_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i_fu_7676_p8 SOURCE pipeline.cpp:204 VARIABLE select_ln204_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln204_fu_7636_p2 SOURCE pipeline.cpp:204 VARIABLE xor_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln204_fu_7642_p2 SOURCE pipeline.cpp:204 VARIABLE and_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln204_fu_7648_p2 SOURCE pipeline.cpp:204 VARIABLE or_ln204 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln204_1_fu_7654_p2 SOURCE pipeline.cpp:204 VARIABLE xor_ln204_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln204_1_fu_7660_p2 SOURCE pipeline.cpp:204 VARIABLE and_ln204_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U679 SOURCE pipeline.cpp:204 VARIABLE storemerge4_i LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U676 SOURCE pipeline.cpp:205 VARIABLE tmp_s LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U661 SOURCE pipeline.cpp:205 VARIABLE mul1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U667 SOURCE pipeline.cpp:205 VARIABLE pf_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln205_fu_7744_p2 SOURCE pipeline.cpp:205 VARIABLE sub_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln205_fu_7750_p3 SOURCE pipeline.cpp:205 VARIABLE select_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln205_fu_7758_p2 SOURCE pipeline.cpp:205 VARIABLE icmp_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln205_1_fu_7764_p2 SOURCE pipeline.cpp:205 VARIABLE sub_ln205_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln205_1_fu_7774_p2 SOURCE pipeline.cpp:205 VARIABLE icmp_ln205_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_7780_p2 SOURCE pipeline.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln205_2_fu_7786_p2 SOURCE pipeline.cpp:205 VARIABLE sub_ln205_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln205_1_fu_7792_p3 SOURCE pipeline.cpp:205 VARIABLE select_ln205_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln205_2_fu_7800_p2 SOURCE pipeline.cpp:205 VARIABLE icmp_ln205_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln205_3_fu_7810_p2 SOURCE pipeline.cpp:205 VARIABLE icmp_ln205_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln205_4_fu_7816_p3 SOURCE pipeline.cpp:205 VARIABLE select_ln205_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln205_fu_7828_p2 SOURCE pipeline.cpp:205 VARIABLE ashr_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i3_fu_7920_p6 SOURCE pipeline.cpp:205 VARIABLE select_ln205_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln205_4_fu_7856_p2 SOURCE pipeline.cpp:205 VARIABLE icmp_ln205_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln205_fu_7866_p2 SOURCE pipeline.cpp:205 VARIABLE shl_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i3_fu_7920_p8 SOURCE pipeline.cpp:205 VARIABLE select_ln205_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln205_fu_7880_p2 SOURCE pipeline.cpp:205 VARIABLE xor_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln205_fu_7886_p2 SOURCE pipeline.cpp:205 VARIABLE and_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln205_fu_7892_p2 SOURCE pipeline.cpp:205 VARIABLE or_ln205 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln205_1_fu_7898_p2 SOURCE pipeline.cpp:205 VARIABLE xor_ln205_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln205_1_fu_7904_p2 SOURCE pipeline.cpp:205 VARIABLE and_ln205_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U680 SOURCE pipeline.cpp:205 VARIABLE storemerge4_i3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U677 SOURCE pipeline.cpp:206 VARIABLE tmp_10 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U662 SOURCE pipeline.cpp:206 VARIABLE mul2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U668 SOURCE pipeline.cpp:206 VARIABLE pf_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln206_fu_7988_p2 SOURCE pipeline.cpp:206 VARIABLE sub_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln206_fu_7994_p3 SOURCE pipeline.cpp:206 VARIABLE select_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln206_fu_8002_p2 SOURCE pipeline.cpp:206 VARIABLE icmp_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln206_1_fu_8008_p2 SOURCE pipeline.cpp:206 VARIABLE sub_ln206_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln206_1_fu_8018_p2 SOURCE pipeline.cpp:206 VARIABLE icmp_ln206_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_8024_p2 SOURCE pipeline.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln206_2_fu_8030_p2 SOURCE pipeline.cpp:206 VARIABLE sub_ln206_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln206_1_fu_8036_p3 SOURCE pipeline.cpp:206 VARIABLE select_ln206_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln206_2_fu_8044_p2 SOURCE pipeline.cpp:206 VARIABLE icmp_ln206_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln206_3_fu_8054_p2 SOURCE pipeline.cpp:206 VARIABLE icmp_ln206_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln206_4_fu_8060_p3 SOURCE pipeline.cpp:206 VARIABLE select_ln206_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln206_fu_8072_p2 SOURCE pipeline.cpp:206 VARIABLE ashr_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i4_fu_8164_p6 SOURCE pipeline.cpp:206 VARIABLE select_ln206_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln206_4_fu_8100_p2 SOURCE pipeline.cpp:206 VARIABLE icmp_ln206_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln206_fu_8110_p2 SOURCE pipeline.cpp:206 VARIABLE shl_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i4_fu_8164_p8 SOURCE pipeline.cpp:206 VARIABLE select_ln206_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln206_fu_8124_p2 SOURCE pipeline.cpp:206 VARIABLE xor_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln206_fu_8130_p2 SOURCE pipeline.cpp:206 VARIABLE and_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln206_fu_8136_p2 SOURCE pipeline.cpp:206 VARIABLE or_ln206 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln206_1_fu_8142_p2 SOURCE pipeline.cpp:206 VARIABLE xor_ln206_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln206_1_fu_8148_p2 SOURCE pipeline.cpp:206 VARIABLE and_ln206_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U681 SOURCE pipeline.cpp:206 VARIABLE storemerge4_i4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U678 SOURCE pipeline.cpp:207 VARIABLE tmp_14 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U663 SOURCE pipeline.cpp:207 VARIABLE mul3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U669 SOURCE pipeline.cpp:207 VARIABLE pf LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln207_fu_8232_p2 SOURCE pipeline.cpp:207 VARIABLE sub_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln207_fu_8238_p3 SOURCE pipeline.cpp:207 VARIABLE select_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln207_fu_8246_p2 SOURCE pipeline.cpp:207 VARIABLE icmp_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln207_1_fu_8252_p2 SOURCE pipeline.cpp:207 VARIABLE sub_ln207_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln207_1_fu_8262_p2 SOURCE pipeline.cpp:207 VARIABLE icmp_ln207_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_8268_p2 SOURCE pipeline.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln207_2_fu_8274_p2 SOURCE pipeline.cpp:207 VARIABLE sub_ln207_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln207_1_fu_8280_p3 SOURCE pipeline.cpp:207 VARIABLE select_ln207_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln207_2_fu_8288_p2 SOURCE pipeline.cpp:207 VARIABLE icmp_ln207_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln207_3_fu_8298_p2 SOURCE pipeline.cpp:207 VARIABLE icmp_ln207_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln207_4_fu_8304_p3 SOURCE pipeline.cpp:207 VARIABLE select_ln207_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln207_fu_8316_p2 SOURCE pipeline.cpp:207 VARIABLE ashr_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i5_fu_8408_p6 SOURCE pipeline.cpp:207 VARIABLE select_ln207_2 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln207_4_fu_8344_p2 SOURCE pipeline.cpp:207 VARIABLE icmp_ln207_4 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln207_fu_8354_p2 SOURCE pipeline.cpp:207 VARIABLE shl_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i5_fu_8408_p8 SOURCE pipeline.cpp:207 VARIABLE select_ln207_3 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_fu_8368_p2 SOURCE pipeline.cpp:207 VARIABLE xor_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_fu_8374_p2 SOURCE pipeline.cpp:207 VARIABLE and_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln207_fu_8380_p2 SOURCE pipeline.cpp:207 VARIABLE or_ln207 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_1_fu_8386_p2 SOURCE pipeline.cpp:207 VARIABLE xor_ln207_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_1_fu_8392_p2 SOURCE pipeline.cpp:207 VARIABLE and_ln207_1 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U682 SOURCE pipeline.cpp:207 VARIABLE storemerge4_i5 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_6031_p2 SOURCE pipeline.cpp:200 VARIABLE add_ln200 LOOP VITIS_LOOP_199_4_VITIS_LOOP_200_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 10 BRAM 0 URAM 0}} conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_4360_p2 SOURCE pipeline.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_4366_p2 SOURCE pipeline.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_4378_p2 SOURCE pipeline.cpp:56 VARIABLE icmp_ln56 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_fu_4384_p3 SOURCE pipeline.cpp:55 VARIABLE select_ln55 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_4392_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_40_fu_4398_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_40 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_1_fu_4404_p3 SOURCE pipeline.cpp:55 VARIABLE select_ln55_1 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_2_fu_4412_p3 SOURCE pipeline.cpp:55 VARIABLE select_ln55_2 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U1087 SOURCE pipeline.cpp:55 VARIABLE mul_ln55 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U1088 SOURCE pipeline.cpp:55 VARIABLE mul_ln55_1 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U1083 SOURCE pipeline.cpp:55 VARIABLE urem_ln55 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U1084 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_36 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U1089 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_37 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_4573_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_1 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U1090 SOURCE pipeline.cpp:56 VARIABLE mul_ln56 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U1091 SOURCE pipeline.cpp:70 VARIABLE mul_ln70 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U1092 SOURCE pipeline.cpp:56 VARIABLE mul_ln56_1 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_41_fu_4631_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_41 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_42_fu_4677_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_42 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_43_fu_4723_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_43 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U1085 SOURCE pipeline.cpp:56 VARIABLE urem_ln56 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_4769_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_2 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U1093 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_38 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_44_fu_4798_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_44 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_45_fu_4844_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_45 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_46_fu_4890_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_46 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1047 SOURCE pipeline.cpp:63 VARIABLE tmp_23 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1048 SOURCE pipeline.cpp:63 VARIABLE tmp_24 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1049 SOURCE pipeline.cpp:63 VARIABLE tmp_25 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1094 SOURCE pipeline.cpp:63 VARIABLE tmp_26 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24s_26_4_1_U1130 SOURCE pipeline.cpp:63 VARIABLE mul_ln63 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24s_26_4_1_U1130 SOURCE pipeline.cpp:63 VARIABLE add_ln63_3 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1050 SOURCE pipeline.cpp:63 VARIABLE tmp_27 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1051 SOURCE pipeline.cpp:63 VARIABLE tmp_28 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1052 SOURCE pipeline.cpp:63 VARIABLE tmp_29 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1095 SOURCE pipeline.cpp:63 VARIABLE tmp_35 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1131 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_1 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1131 SOURCE pipeline.cpp:63 VARIABLE add_ln63_4 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_4452_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_5 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U1086 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_39 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_47_fu_4939_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_47 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_48_fu_4985_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_48 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_49_fu_5031_p2 SOURCE pipeline.cpp:63 VARIABLE add_ln63_49 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1053 SOURCE pipeline.cpp:63 VARIABLE tmp_38 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1054 SOURCE pipeline.cpp:63 VARIABLE tmp_39 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1055 SOURCE pipeline.cpp:63 VARIABLE tmp_40 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1096 SOURCE pipeline.cpp:63 VARIABLE tmp_41 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1132 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_2 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1132 SOURCE pipeline.cpp:63 VARIABLE add_ln63_6 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1047 SOURCE pipeline.cpp:63 VARIABLE tmp_43 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1048 SOURCE pipeline.cpp:63 VARIABLE tmp_44 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1049 SOURCE pipeline.cpp:63 VARIABLE tmp_45 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1097 SOURCE pipeline.cpp:63 VARIABLE tmp_46 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1133 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_3 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1133 SOURCE pipeline.cpp:63 VARIABLE add_ln63_7 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1050 SOURCE pipeline.cpp:63 VARIABLE tmp_48 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1051 SOURCE pipeline.cpp:63 VARIABLE tmp_49 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1052 SOURCE pipeline.cpp:63 VARIABLE tmp_50 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1098 SOURCE pipeline.cpp:63 VARIABLE tmp_51 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1134 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_4 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1134 SOURCE pipeline.cpp:63 VARIABLE add_ln63_8 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1053 SOURCE pipeline.cpp:63 VARIABLE tmp_53 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1054 SOURCE pipeline.cpp:63 VARIABLE tmp_54 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1055 SOURCE pipeline.cpp:63 VARIABLE tmp_55 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1099 SOURCE pipeline.cpp:63 VARIABLE tmp_56 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1135 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_5 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1135 SOURCE pipeline.cpp:63 VARIABLE add_ln63_9 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1047 SOURCE pipeline.cpp:63 VARIABLE tmp_58 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1048 SOURCE pipeline.cpp:63 VARIABLE tmp_59 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1049 SOURCE pipeline.cpp:63 VARIABLE tmp_60 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1100 SOURCE pipeline.cpp:63 VARIABLE tmp_61 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1136 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_6 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1136 SOURCE pipeline.cpp:63 VARIABLE add_ln63_10 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1050 SOURCE pipeline.cpp:63 VARIABLE tmp_63 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1051 SOURCE pipeline.cpp:63 VARIABLE tmp_64 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1052 SOURCE pipeline.cpp:63 VARIABLE tmp_65 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1101 SOURCE pipeline.cpp:63 VARIABLE tmp_66 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1137 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_7 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1137 SOURCE pipeline.cpp:63 VARIABLE add_ln63_11 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1053 SOURCE pipeline.cpp:63 VARIABLE tmp_68 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1054 SOURCE pipeline.cpp:63 VARIABLE tmp_69 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1055 SOURCE pipeline.cpp:63 VARIABLE tmp_70 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1102 SOURCE pipeline.cpp:63 VARIABLE tmp_71 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1138 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_8 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1138 SOURCE pipeline.cpp:63 VARIABLE add_ln63_12 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1056 SOURCE pipeline.cpp:63 VARIABLE tmp_73 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1057 SOURCE pipeline.cpp:63 VARIABLE tmp_74 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1058 SOURCE pipeline.cpp:63 VARIABLE tmp_75 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1103 SOURCE pipeline.cpp:63 VARIABLE tmp_76 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1139 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_9 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1139 SOURCE pipeline.cpp:63 VARIABLE add_ln63_13 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1059 SOURCE pipeline.cpp:63 VARIABLE tmp_78 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1060 SOURCE pipeline.cpp:63 VARIABLE tmp_79 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1061 SOURCE pipeline.cpp:63 VARIABLE tmp_80 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1104 SOURCE pipeline.cpp:63 VARIABLE tmp_81 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1140 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_10 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1140 SOURCE pipeline.cpp:63 VARIABLE add_ln63_14 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1062 SOURCE pipeline.cpp:63 VARIABLE tmp_83 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1063 SOURCE pipeline.cpp:63 VARIABLE tmp_84 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1064 SOURCE pipeline.cpp:63 VARIABLE tmp_85 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1105 SOURCE pipeline.cpp:63 VARIABLE tmp_86 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1141 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_11 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1141 SOURCE pipeline.cpp:63 VARIABLE add_ln63_15 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1056 SOURCE pipeline.cpp:63 VARIABLE tmp_88 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1057 SOURCE pipeline.cpp:63 VARIABLE tmp_89 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1058 SOURCE pipeline.cpp:63 VARIABLE tmp_90 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1106 SOURCE pipeline.cpp:63 VARIABLE tmp_91 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1142 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_12 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1142 SOURCE pipeline.cpp:63 VARIABLE add_ln63_16 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1059 SOURCE pipeline.cpp:63 VARIABLE tmp_93 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1060 SOURCE pipeline.cpp:63 VARIABLE tmp_94 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1061 SOURCE pipeline.cpp:63 VARIABLE tmp_95 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1107 SOURCE pipeline.cpp:63 VARIABLE tmp_96 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1143 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_13 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1143 SOURCE pipeline.cpp:63 VARIABLE add_ln63_17 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1062 SOURCE pipeline.cpp:63 VARIABLE tmp_98 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1063 SOURCE pipeline.cpp:63 VARIABLE tmp_99 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1064 SOURCE pipeline.cpp:63 VARIABLE tmp_100 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1108 SOURCE pipeline.cpp:63 VARIABLE tmp_101 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1144 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_14 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1144 SOURCE pipeline.cpp:63 VARIABLE add_ln63_18 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1056 SOURCE pipeline.cpp:63 VARIABLE tmp_103 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1057 SOURCE pipeline.cpp:63 VARIABLE tmp_104 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1058 SOURCE pipeline.cpp:63 VARIABLE tmp_105 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1109 SOURCE pipeline.cpp:63 VARIABLE tmp_106 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1145 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_15 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1145 SOURCE pipeline.cpp:63 VARIABLE add_ln63_19 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1059 SOURCE pipeline.cpp:63 VARIABLE tmp_108 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1060 SOURCE pipeline.cpp:63 VARIABLE tmp_109 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1061 SOURCE pipeline.cpp:63 VARIABLE tmp_110 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1110 SOURCE pipeline.cpp:63 VARIABLE tmp_111 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1146 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_16 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1146 SOURCE pipeline.cpp:63 VARIABLE add_ln63_20 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1062 SOURCE pipeline.cpp:63 VARIABLE tmp_113 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1063 SOURCE pipeline.cpp:63 VARIABLE tmp_114 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1064 SOURCE pipeline.cpp:63 VARIABLE tmp_115 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1111 SOURCE pipeline.cpp:63 VARIABLE tmp_116 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1147 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_17 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1147 SOURCE pipeline.cpp:63 VARIABLE add_ln63_21 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1065 SOURCE pipeline.cpp:63 VARIABLE tmp_118 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1066 SOURCE pipeline.cpp:63 VARIABLE tmp_119 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1067 SOURCE pipeline.cpp:63 VARIABLE tmp_120 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1112 SOURCE pipeline.cpp:63 VARIABLE tmp_121 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1148 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_18 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1148 SOURCE pipeline.cpp:63 VARIABLE add_ln63_22 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1068 SOURCE pipeline.cpp:63 VARIABLE tmp_123 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1069 SOURCE pipeline.cpp:63 VARIABLE tmp_124 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1070 SOURCE pipeline.cpp:63 VARIABLE tmp_125 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1113 SOURCE pipeline.cpp:63 VARIABLE tmp_126 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1149 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_19 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1149 SOURCE pipeline.cpp:63 VARIABLE add_ln63_23 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1071 SOURCE pipeline.cpp:63 VARIABLE tmp_128 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1072 SOURCE pipeline.cpp:63 VARIABLE tmp_129 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1073 SOURCE pipeline.cpp:63 VARIABLE tmp_130 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1114 SOURCE pipeline.cpp:63 VARIABLE tmp_131 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1150 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_20 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1150 SOURCE pipeline.cpp:63 VARIABLE add_ln63_24 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1065 SOURCE pipeline.cpp:63 VARIABLE tmp_133 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1066 SOURCE pipeline.cpp:63 VARIABLE tmp_134 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1067 SOURCE pipeline.cpp:63 VARIABLE tmp_135 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1115 SOURCE pipeline.cpp:63 VARIABLE tmp_136 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1151 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_21 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1151 SOURCE pipeline.cpp:63 VARIABLE add_ln63_25 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1068 SOURCE pipeline.cpp:63 VARIABLE tmp_138 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1069 SOURCE pipeline.cpp:63 VARIABLE tmp_139 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1070 SOURCE pipeline.cpp:63 VARIABLE tmp_140 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1116 SOURCE pipeline.cpp:63 VARIABLE tmp_141 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1152 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_22 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1152 SOURCE pipeline.cpp:63 VARIABLE add_ln63_26 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1071 SOURCE pipeline.cpp:63 VARIABLE tmp_143 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1072 SOURCE pipeline.cpp:63 VARIABLE tmp_144 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1073 SOURCE pipeline.cpp:63 VARIABLE tmp_145 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1117 SOURCE pipeline.cpp:63 VARIABLE tmp_146 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1153 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_23 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1153 SOURCE pipeline.cpp:63 VARIABLE add_ln63_27 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1065 SOURCE pipeline.cpp:63 VARIABLE tmp_148 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1066 SOURCE pipeline.cpp:63 VARIABLE tmp_149 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1067 SOURCE pipeline.cpp:63 VARIABLE tmp_150 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1118 SOURCE pipeline.cpp:63 VARIABLE tmp_151 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1154 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_24 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1154 SOURCE pipeline.cpp:63 VARIABLE add_ln63_28 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1068 SOURCE pipeline.cpp:63 VARIABLE tmp_153 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1069 SOURCE pipeline.cpp:63 VARIABLE tmp_154 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1070 SOURCE pipeline.cpp:63 VARIABLE tmp_155 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1119 SOURCE pipeline.cpp:63 VARIABLE tmp_156 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1155 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_25 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1155 SOURCE pipeline.cpp:63 VARIABLE add_ln63_29 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1071 SOURCE pipeline.cpp:63 VARIABLE tmp_158 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1072 SOURCE pipeline.cpp:63 VARIABLE tmp_159 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1073 SOURCE pipeline.cpp:63 VARIABLE tmp_160 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1120 SOURCE pipeline.cpp:63 VARIABLE tmp_161 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1156 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_26 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1156 SOURCE pipeline.cpp:63 VARIABLE add_ln63_30 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1074 SOURCE pipeline.cpp:63 VARIABLE tmp_163 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1075 SOURCE pipeline.cpp:63 VARIABLE tmp_164 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1076 SOURCE pipeline.cpp:63 VARIABLE tmp_165 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1121 SOURCE pipeline.cpp:63 VARIABLE tmp_166 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1157 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_27 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1157 SOURCE pipeline.cpp:63 VARIABLE add_ln63_31 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1077 SOURCE pipeline.cpp:63 VARIABLE tmp_168 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1078 SOURCE pipeline.cpp:63 VARIABLE tmp_169 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1079 SOURCE pipeline.cpp:63 VARIABLE tmp_170 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1122 SOURCE pipeline.cpp:63 VARIABLE tmp_171 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1158 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_28 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1158 SOURCE pipeline.cpp:63 VARIABLE add_ln63_32 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1080 SOURCE pipeline.cpp:63 VARIABLE tmp_173 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1081 SOURCE pipeline.cpp:63 VARIABLE tmp_174 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1082 SOURCE pipeline.cpp:63 VARIABLE tmp_175 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1123 SOURCE pipeline.cpp:63 VARIABLE tmp_176 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1159 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_29 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1159 SOURCE pipeline.cpp:63 VARIABLE add_ln63_33 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1074 SOURCE pipeline.cpp:63 VARIABLE tmp_178 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1075 SOURCE pipeline.cpp:63 VARIABLE tmp_179 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1076 SOURCE pipeline.cpp:63 VARIABLE tmp_180 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1124 SOURCE pipeline.cpp:63 VARIABLE tmp_181 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1160 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_30 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1160 SOURCE pipeline.cpp:63 VARIABLE add_ln63_34 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1077 SOURCE pipeline.cpp:63 VARIABLE tmp_183 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1078 SOURCE pipeline.cpp:63 VARIABLE tmp_184 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1079 SOURCE pipeline.cpp:63 VARIABLE tmp_185 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1125 SOURCE pipeline.cpp:63 VARIABLE tmp_186 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1161 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_31 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1161 SOURCE pipeline.cpp:63 VARIABLE add_ln63_35 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1080 SOURCE pipeline.cpp:63 VARIABLE tmp_188 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1081 SOURCE pipeline.cpp:63 VARIABLE tmp_189 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1082 SOURCE pipeline.cpp:63 VARIABLE tmp_190 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1126 SOURCE pipeline.cpp:63 VARIABLE tmp_191 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1162 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_32 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1162 SOURCE pipeline.cpp:63 VARIABLE add_ln63_36 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1074 SOURCE pipeline.cpp:63 VARIABLE tmp_193 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1075 SOURCE pipeline.cpp:63 VARIABLE tmp_194 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1076 SOURCE pipeline.cpp:63 VARIABLE tmp_195 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1127 SOURCE pipeline.cpp:63 VARIABLE tmp_196 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1163 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_33 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1163 SOURCE pipeline.cpp:63 VARIABLE add_ln63_37 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1077 SOURCE pipeline.cpp:63 VARIABLE tmp_198 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1078 SOURCE pipeline.cpp:63 VARIABLE tmp_199 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1079 SOURCE pipeline.cpp:63 VARIABLE tmp_200 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1128 SOURCE pipeline.cpp:63 VARIABLE tmp_201 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1164 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_34 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1164 SOURCE pipeline.cpp:63 VARIABLE add_ln63_38 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1080 SOURCE pipeline.cpp:63 VARIABLE tmp_203 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1081 SOURCE pipeline.cpp:63 VARIABLE tmp_204 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1082 SOURCE pipeline.cpp:63 VARIABLE tmp_205 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U1129 SOURCE pipeline.cpp:63 VARIABLE tmp_206 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1165 SOURCE pipeline.cpp:63 VARIABLE mul_ln63_35 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_26_4_1_U1165 SOURCE pipeline.cpp:63 VARIABLE add_ln63_39 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln70_fu_6509_p2 SOURCE pipeline.cpp:70 VARIABLE icmp_ln70 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_fu_6515_p3 SOURCE pipeline.cpp:70 VARIABLE select_ln70 LOOP VITIS_LOOP_55_2_VITIS_LOOP_56_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 36 BRAM 0 URAM 0}} conv2d {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_3752_p2 SOURCE pipeline.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_3758_p2 SOURCE pipeline.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_3778_p2 SOURCE pipeline.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln58_fu_3823_p2 SOURCE pipeline.cpp:58 VARIABLE lshr_ln58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_s LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_33 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_34 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_35 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_36 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_37 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_38 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1264 SOURCE pipeline.cpp:63 VARIABLE tmp_39 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_40 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_41 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_42 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_43 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_44 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_45 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_46 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_47 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1265 SOURCE pipeline.cpp:63 VARIABLE tmp_48 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_49 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_50 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_51 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_52 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_53 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_55 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_56 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1266 SOURCE pipeline.cpp:63 VARIABLE tmp_57 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_58 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_59 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_60 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_61 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_62 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_63 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_64 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_65 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_16_1_1_U1267 SOURCE pipeline.cpp:63 VARIABLE tmp_66 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 36 BRAM 0 URAM 0}} pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_fu_1199_p2 SOURCE pipeline.cpp:92 VARIABLE icmp_ln92 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_1_fu_1205_p2 SOURCE pipeline.cpp:92 VARIABLE add_ln92_1 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_1573_p2 SOURCE pipeline.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_1417_p2 SOURCE pipeline.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_fu_1423_p3 SOURCE pipeline.cpp:92 VARIABLE select_ln92 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_fu_1431_p2 SOURCE pipeline.cpp:92 VARIABLE xor_ln92 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_fu_1437_p2 SOURCE pipeline.cpp:94 VARIABLE icmp_ln94 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_fu_1443_p2 SOURCE pipeline.cpp:92 VARIABLE and_ln92 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_1_fu_1579_p3 SOURCE pipeline.cpp:92 VARIABLE select_ln92_1 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1449_p2 SOURCE pipeline.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_234_fu_1455_p2 SOURCE pipeline.cpp:92 VARIABLE empty_234 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ky_mid2_fu_1461_p3 SOURCE pipeline.cpp:92 VARIABLE ky_mid2 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_fu_1469_p3 SOURCE pipeline.cpp:93 VARIABLE select_ln93 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_1477_p2 SOURCE pipeline.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_1487_p2 SOURCE pipeline.cpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_1492_p2 SOURCE pipeline.cpp:96 VARIABLE add_ln96_2 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_3_fu_1502_p2 SOURCE pipeline.cpp:96 VARIABLE add_ln96_3 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_15_1_1_U1451 SOURCE pipeline.cpp:96 VARIABLE sext_ln LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_16_1_1_U1452 SOURCE pipeline.cpp:96 VARIABLE tmp_1 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_26s_26_4_1_U1453 SOURCE pipeline.cpp:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_26s_26_4_1_U1453 SOURCE pipeline.cpp:96 VARIABLE add_ln96_4 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1535_p2 SOURCE pipeline.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_1541_p2 SOURCE pipeline.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_1_fu_1547_p3 SOURCE pipeline.cpp:93 VARIABLE select_ln93_1 LOOP VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_fu_337_p2 SOURCE pipeline.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_1_fu_343_p2 SOURCE pipeline.cpp:118 VARIABLE add_ln118_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_355_p2 SOURCE pipeline.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_361_p2 SOURCE pipeline.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_fu_367_p3 SOURCE pipeline.cpp:118 VARIABLE select_ln118 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_1_fu_375_p3 SOURCE pipeline.cpp:118 VARIABLE select_ln118_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_4_no_dsp_1_U1544 SOURCE pipeline.cpp:124 VARIABLE conv_i LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1542 SOURCE pipeline.cpp:124 VARIABLE pf LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln124_fu_647_p2 SOURCE pipeline.cpp:124 VARIABLE icmp_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_404_p2 SOURCE pipeline.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_16_16_1_1_U1545 SOURCE pipeline.cpp:123 VARIABLE tmp_10 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_464_p2 SOURCE pipeline.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln123_fu_474_p2 SOURCE pipeline.cpp:123 VARIABLE shl_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln123_fu_502_p3 SOURCE pipeline.cpp:123 VARIABLE select_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln123_fu_510_p2 SOURCE pipeline.cpp:123 VARIABLE sub_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_520_p2 SOURCE pipeline.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U1543 SOURCE pipeline.cpp:123 VARIABLE tmp_12 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME not_icmp_ln123_fu_549_p2 SOURCE pipeline.cpp:121 VARIABLE not_icmp_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln123_fu_563_p2 SOURCE pipeline.cpp:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME phi_ln123_fu_569_p2 SOURCE pipeline.cpp:123 VARIABLE phi_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln123_fu_575_p2 SOURCE pipeline.cpp:123 VARIABLE and_ln123 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln124_fu_689_p2 SOURCE pipeline.cpp:124 VARIABLE sub_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln124_fu_695_p3 SOURCE pipeline.cpp:124 VARIABLE select_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln124_1_fu_703_p2 SOURCE pipeline.cpp:124 VARIABLE sub_ln124_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln124_1_fu_713_p2 SOURCE pipeline.cpp:124 VARIABLE icmp_ln124_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_719_p2 SOURCE pipeline.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln124_2_fu_725_p2 SOURCE pipeline.cpp:124 VARIABLE sub_ln124_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln124_1_fu_731_p3 SOURCE pipeline.cpp:124 VARIABLE select_ln124_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln124_2_fu_739_p2 SOURCE pipeline.cpp:124 VARIABLE icmp_ln124_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln124_3_fu_749_p2 SOURCE pipeline.cpp:124 VARIABLE icmp_ln124_3 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln124_4_fu_755_p3 SOURCE pipeline.cpp:124 VARIABLE select_ln124_4 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln124_fu_767_p2 SOURCE pipeline.cpp:124 VARIABLE ashr_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i1_fu_859_p6 SOURCE pipeline.cpp:124 VARIABLE select_ln124_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln124_4_fu_795_p2 SOURCE pipeline.cpp:124 VARIABLE icmp_ln124_4 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln124_fu_805_p2 SOURCE pipeline.cpp:124 VARIABLE shl_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i1_fu_859_p8 SOURCE pipeline.cpp:124 VARIABLE select_ln124_3 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln124_fu_819_p2 SOURCE pipeline.cpp:124 VARIABLE xor_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln124_fu_825_p2 SOURCE pipeline.cpp:124 VARIABLE and_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln124_fu_831_p2 SOURCE pipeline.cpp:124 VARIABLE or_ln124 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln124_1_fu_837_p2 SOURCE pipeline.cpp:124 VARIABLE xor_ln124_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln124_1_fu_843_p2 SOURCE pipeline.cpp:124 VARIABLE and_ln124_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U1546 SOURCE pipeline.cpp:124 VARIABLE storemerge4_i1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_592_p2 SOURCE pipeline.cpp:124 VARIABLE add_ln124_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln124_2_fu_605_p2 SOURCE pipeline.cpp:124 VARIABLE shl_ln124_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln124_4_fu_897_p2 SOURCE pipeline.cpp:124 VARIABLE shl_ln124_4 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_4_no_dsp_1_U1544 SOURCE pipeline.cpp:125 VARIABLE conv13_i LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1542 SOURCE pipeline.cpp:125 VARIABLE pf_4 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_fu_1015_p2 SOURCE pipeline.cpp:125 VARIABLE sub_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln125_fu_1021_p3 SOURCE pipeline.cpp:125 VARIABLE select_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln125_fu_1029_p2 SOURCE pipeline.cpp:125 VARIABLE icmp_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_1_fu_1035_p2 SOURCE pipeline.cpp:125 VARIABLE sub_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln125_1_fu_1045_p2 SOURCE pipeline.cpp:125 VARIABLE icmp_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_1051_p2 SOURCE pipeline.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_2_fu_1057_p2 SOURCE pipeline.cpp:125 VARIABLE sub_ln125_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln125_1_fu_1063_p3 SOURCE pipeline.cpp:125 VARIABLE select_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln125_2_fu_1071_p2 SOURCE pipeline.cpp:125 VARIABLE icmp_ln125_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln125_3_fu_1081_p2 SOURCE pipeline.cpp:125 VARIABLE icmp_ln125_3 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln125_4_fu_1087_p3 SOURCE pipeline.cpp:125 VARIABLE select_ln125_4 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln125_fu_1099_p2 SOURCE pipeline.cpp:125 VARIABLE ashr_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i2_fu_1191_p6 SOURCE pipeline.cpp:125 VARIABLE select_ln125_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln125_4_fu_1127_p2 SOURCE pipeline.cpp:125 VARIABLE icmp_ln125_4 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln125_fu_1137_p2 SOURCE pipeline.cpp:125 VARIABLE shl_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_i2_fu_1191_p8 SOURCE pipeline.cpp:125 VARIABLE select_ln125_3 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln125_fu_1151_p2 SOURCE pipeline.cpp:125 VARIABLE xor_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln125_fu_1157_p2 SOURCE pipeline.cpp:125 VARIABLE and_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln125_fu_1163_p2 SOURCE pipeline.cpp:125 VARIABLE or_ln125 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln125_1_fu_1169_p2 SOURCE pipeline.cpp:125 VARIABLE xor_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln125_1_fu_1175_p2 SOURCE pipeline.cpp:125 VARIABLE and_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U1547 SOURCE pipeline.cpp:125 VARIABLE storemerge4_i2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_913_p2 SOURCE pipeline.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln125_1_fu_926_p2 SOURCE pipeline.cpp:125 VARIABLE shl_ln125_1 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln125_3_fu_1230_p2 SOURCE pipeline.cpp:125 VARIABLE shl_ln125_3 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_942_p2 SOURCE pipeline.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln126_fu_955_p2 SOURCE pipeline.cpp:126 VARIABLE shl_ln126 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln126_2_fu_1260_p2 SOURCE pipeline.cpp:126 VARIABLE shl_ln126_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_1276_p2 SOURCE pipeline.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln128_fu_1292_p2 SOURCE pipeline.cpp:128 VARIABLE shl_ln128 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln128_2_fu_1310_p2 SOURCE pipeline.cpp:128 VARIABLE shl_ln128_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_1336_p2 SOURCE pipeline.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln129_fu_1352_p2 SOURCE pipeline.cpp:129 VARIABLE shl_ln129 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln129_2_fu_1370_p2 SOURCE pipeline.cpp:129 VARIABLE shl_ln129_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_1386_p2 SOURCE pipeline.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln130_fu_1399_p2 SOURCE pipeline.cpp:130 VARIABLE shl_ln130 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln130_2_fu_1439_p2 SOURCE pipeline.cpp:130 VARIABLE shl_ln130_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_1445_p2 SOURCE pipeline.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln132_fu_1461_p2 SOURCE pipeline.cpp:132 VARIABLE shl_ln132 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln132_2_fu_1479_p2 SOURCE pipeline.cpp:132 VARIABLE shl_ln132_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_1505_p2 SOURCE pipeline.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln133_fu_1518_p2 SOURCE pipeline.cpp:133 VARIABLE shl_ln133 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln133_2_fu_1536_p2 SOURCE pipeline.cpp:133 VARIABLE shl_ln133_2 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_629_p2 SOURCE pipeline.cpp:135 VARIABLE add_ln135 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_419_p2 SOURCE pipeline.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_118_1_VITIS_LOOP_119_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 11 BRAM 0 URAM 0}} pointpillars_cnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_5165_p2 SOURCE pipeline.cpp:178 VARIABLE add_ln178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln178_fu_5179_p2 SOURCE pipeline.cpp:178 VARIABLE xor_ln178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_1_fu_5189_p2 SOURCE pipeline.cpp:178 VARIABLE add_ln178_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_5844_p2 SOURCE pipeline.cpp:85 VARIABLE icmp_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_5850_p2 SOURCE pipeline.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_5870_p2 SOURCE pipeline.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln89_fu_5910_p2 SOURCE pipeline.cpp:89 VARIABLE lshr_ln89 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_5925_p2 SOURCE pipeline.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_5935_p2 SOURCE pipeline.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln103_1_fu_5971_p2 SOURCE pipeline.cpp:103 VARIABLE icmp_ln103_1 LOOP VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_5977_p3 SOURCE pipeline.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_6055_p2 SOURCE pipeline.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_5941_p2 SOURCE pipeline.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_U SOURCE {} VARIABLE pointpillars_mulmulmulmulcnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 484 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_5_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_4_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_3_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_2_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_1_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_U SOURCE {} VARIABLE p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348_U SOURCE {} VARIABLE pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 67 BRAM 576 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute     send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds 
Execute     send_msg_by_id INFO @200-2225@%s C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/inferred_directives.ini 
INFO: [HLS 200-2225] Wrote inferred directives to file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/syn/inferred_directives.ini
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO-FLOW: Done: add_csynth_report_sections time: 2.6 seconds 
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 30 seconds. CPU system time: 1 seconds. Elapsed time: 32.841 seconds; current allocated memory: 823.105 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pointpillars_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for pointpillars_cnn.
Execute     syn_report -model pointpillars_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 20.64 MHz
Execute     AP::msg_collection_file -close 
Command   csynth_design done; 193.338 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.195 sec.
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.166 sec.
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.33 sec.
INFO-FLOW: Workspace C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls opened at Tue Jan 13 03:04:58 +0200 2026
Execute       source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xcvu080_CIV-ffvb2104-3-e 
Execute         create_platform xcvu080_CIV-ffvb2104-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/AMDDesignTools/2025.2/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMDDesignTools/2025.2/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu080_CIV-ffvb2104-3-e'
Command         create_platform done; 0.45 sec.
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.541 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
Execute       apply_ini hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=pipeline.cpp' from hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=pipeline.cpp' from hls_config.cfg(7)
Execute         add_files C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/pipeline.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/pipeline.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=pointpillars_cnn' from hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=pointpillars_cnn' from hls_config.cfg(8)
Execute         set_top pointpillars_cnn 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu080_CIV-ffvb2104-3-e' from hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu080_CIV-ffvb2104-3-e' from hls_config.cfg(1)
Execute         set_part xcvu080_CIV-ffvb2104-3-e 
Execute           create_platform xcvu080_CIV-ffvb2104-3-e -board  
Command           create_platform done; 0.112 sec.
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.195 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'vivado.flow=syn' from hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=syn' from hls_config.cfg(9)
Execute         config_export -flow=syn 
Command       apply_ini done; 0.225 sec.
Execute       write_component -config C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/vitis-comp.json
Command     open_solution done; 1.172 sec.
Command   open_component done; 1.177 sec.
Execute   apply_ini C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file vivado-syn 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow syn 
Execute     config_export -flow=syn 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pointpillars_cnn xml_exists=0
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pointpillars_cnn
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=199
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=143 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1
pointpillars_cnn_sparsemux_129_6_6_1_1
pointpillars_cnn_sparsemux_129_6_32_1_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1
pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1
pointpillars_cnn_fpext_32ns_64_2_no_dsp_1
pointpillars_cnn_mul_7ns_9ns_15_1_1
pointpillars_cnn_urem_7ns_3ns_2_11_1
pointpillars_cnn_sparsemux_9_3_16_1_1
pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_sparsemux_7_2_16_1_1
pointpillars_cnn_urem_6ns_3ns_2_10_1
pointpillars_cnn_mul_6ns_8ns_13_1_1
pointpillars_cnn_mul_5ns_6ns_9_1_1
pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1
pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_sparsemux_33_4_16_1_1
pointpillars_cnn_sparsemux_33_4_15_1_1
pointpillars_cnn_sparsemux_65_5_16_1_1
pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1
pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1
pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1
pointpillars_cnn_ctlz_16_16_1_1
pointpillars_cnn_flow_control_loop_pipe_sequential_init
pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi
pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ
pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5
pointpillars_cnn_gmem_m_axi
pointpillars_cnn_gmem_0_0_m_axi
pointpillars_cnn_gmem_0_1_m_axi
pointpillars_cnn_gmem_0_2_m_axi
pointpillars_cnn_gmem_0_3_m_axi
pointpillars_cnn_gmem_1_0_m_axi
pointpillars_cnn_gmem_1_1_m_axi
pointpillars_cnn_gmem_1_2_m_axi
pointpillars_cnn_gmem_1_3_m_axi
pointpillars_cnn_gmem_2_0_m_axi
pointpillars_cnn_gmem_2_1_m_axi
pointpillars_cnn_gmem_2_2_m_axi
pointpillars_cnn_gmem_2_3_m_axi
pointpillars_cnn_gmem_3_0_m_axi
pointpillars_cnn_gmem_3_1_m_axi
pointpillars_cnn_gmem_3_2_m_axi
pointpillars_cnn_gmem_3_3_m_axi
pointpillars_cnn_gmem_4_0_m_axi
pointpillars_cnn_gmem_4_1_m_axi
pointpillars_cnn_gmem_4_2_m_axi
pointpillars_cnn_gmem_4_3_m_axi
pointpillars_cnn_gmem_5_0_m_axi
pointpillars_cnn_gmem_5_1_m_axi
pointpillars_cnn_gmem_5_2_m_axi
pointpillars_cnn_gmem_5_3_m_axi
pointpillars_cnn_gmem_6_0_m_axi
pointpillars_cnn_gmem_6_1_m_axi
pointpillars_cnn_gmem_6_2_m_axi
pointpillars_cnn_gmem_6_3_m_axi
pointpillars_cnn_gmem_7_0_m_axi
pointpillars_cnn_gmem_7_1_m_axi
pointpillars_cnn_gmem_7_2_m_axi
pointpillars_cnn_gmem_7_3_m_axi
pointpillars_cnn_gmem_8_0_m_axi
pointpillars_cnn_gmem_8_1_m_axi
pointpillars_cnn_gmem_8_2_m_axi
pointpillars_cnn_gmem_8_3_m_axi
pointpillars_cnn_gmem_9_0_m_axi
pointpillars_cnn_gmem_9_1_m_axi
pointpillars_cnn_gmem_9_2_m_axi
pointpillars_cnn_gmem_9_3_m_axi
pointpillars_cnn_gmem_10_0_m_axi
pointpillars_cnn_gmem_10_1_m_axi
pointpillars_cnn_gmem_10_2_m_axi
pointpillars_cnn_gmem_10_3_m_axi
pointpillars_cnn_gmem_11_0_m_axi
pointpillars_cnn_gmem_11_1_m_axi
pointpillars_cnn_gmem_11_2_m_axi
pointpillars_cnn_gmem_11_3_m_axi
pointpillars_cnn_gmem_12_0_m_axi
pointpillars_cnn_gmem_12_1_m_axi
pointpillars_cnn_gmem_12_2_m_axi
pointpillars_cnn_gmem_12_3_m_axi
pointpillars_cnn_gmem_13_0_m_axi
pointpillars_cnn_gmem_13_1_m_axi
pointpillars_cnn_gmem_13_2_m_axi
pointpillars_cnn_gmem_13_3_m_axi
pointpillars_cnn_gmem_14_0_m_axi
pointpillars_cnn_gmem_14_1_m_axi
pointpillars_cnn_gmem_14_2_m_axi
pointpillars_cnn_gmem_14_3_m_axi
pointpillars_cnn_gmem_15_0_m_axi
pointpillars_cnn_gmem_15_1_m_axi
pointpillars_cnn_gmem_15_2_m_axi
pointpillars_cnn_gmem_15_3_m_axi
pointpillars_cnn_gmem_0_m_axi
pointpillars_cnn_gmem_1_m_axi
pointpillars_cnn_gmem_2_m_axi
pointpillars_cnn_gmem_3_m_axi
pointpillars_cnn_gmem_4_m_axi
pointpillars_cnn_gmem_5_m_axi
pointpillars_cnn_gmem_6_m_axi
pointpillars_cnn_gmem_7_m_axi
pointpillars_cnn_gmem_8_m_axi
pointpillars_cnn_gmem_9_m_axi
pointpillars_cnn_gmem_10_m_axi
pointpillars_cnn_gmem_11_m_axi
pointpillars_cnn_gmem_12_m_axi
pointpillars_cnn_gmem_13_m_axi
pointpillars_cnn_gmem_14_m_axi
pointpillars_cnn_gmem_15_m_axi
pointpillars_cnn_gmem_16_m_axi
pointpillars_cnn_gmem_17_m_axi
pointpillars_cnn_gmem_18_m_axi
pointpillars_cnn_gmem_19_m_axi
pointpillars_cnn_gmem_20_m_axi
pointpillars_cnn_gmem_21_m_axi
pointpillars_cnn_gmem_22_m_axi
pointpillars_cnn_gmem_23_m_axi
pointpillars_cnn_gmem_24_m_axi
pointpillars_cnn_gmem_25_m_axi
pointpillars_cnn_gmem_26_m_axi
pointpillars_cnn_gmem_27_m_axi
pointpillars_cnn_gmem_28_m_axi
pointpillars_cnn_gmem_29_m_axi
pointpillars_cnn_gmem_30_m_axi
pointpillars_cnn_gmem_31_m_axi
pointpillars_cnn_control_s_axi
pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2
pointpillars_cnn_Pipeline_VITIS_LOOP_178_3
pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5
conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3
conv2d
pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6
pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2
pointpillars_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.dataonly.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.dataonly.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.compgen.dataonly.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_178_3.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/conv2d.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.constraint.tcl 
Execute     sc_get_clocks pointpillars_cnn 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/fileutil.tcl 
Execute       source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/cmdline.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/misc/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.constraint.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.constraint.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/pointpillars_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data names -quiet 
Execute     ap_part_info -name xcvu080_CIV-ffvb2104-3-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix pointpillars_cnn_ TopModuleNoPrefix pointpillars_cnn TopModuleWithPrefix pointpillars_cnn' export_design_flow='syn' impl_dir='C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl' lang='verilog' out_dir='' flow_names=''
INFO-FLOW: Running: auto_impl_report read csynth_xml
INFO-FLOW: Done: auto_impl_report read csynth_xml time: 0 seconds 
INFO-FLOW: Running: auto_impl_report gen module_node_dict
INFO-FLOW: Done: auto_impl_report gen module_node_dict time: 0 seconds 
INFO-FLOW: Running: auto_impl_report get_csynth_rtlinst_dict
INFO-FLOW: Done: auto_impl_report get_csynth_rtlinst_dict time: 0.1 seconds 
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
INFO-FLOW: Running: auto_impl_report flow=syn process xml nodes: RtlModule (556)
INFO-FLOW: Done: auto_impl_report flow=syn process xml nodes: RtlModule (556) time: 0 seconds 
INFO-FLOW: Running: auto_impl_report flow=syn process xml nodes: TimingPaths (5)
INFO-FLOW: Done: auto_impl_report flow=syn process xml nodes: TimingPaths (5) time: 0 seconds 
Execute     ap_part_info -quiet -data family -name xcvu080_CIV-ffvb2104-3-e 
INFO-FLOW: Running: auto_impl_report flow=syn write xml C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: Done: auto_impl_report flow=syn write xml C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/report/verilog/export_syn.xml time: 0 seconds 
INFO-FLOW: Running: auto_impl_report flow=syn auto_impl_report_txt C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/report/verilog/export_syn.rpt
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode00000181C5134D28' export_design_flow='syn' export_rpt='C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
INFO-FLOW: Done: auto_impl_report flow=syn auto_impl_report_txt C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/report/verilog/export_syn.rpt time: 0.1 seconds 
Execute     send_msg_by_id INFO @200-802@%s hls_component/pointpillars_cnn.zip 
INFO: [HLS 200-802] Generated output file hls_component/pointpillars_cnn.zip
Command   export_design done; 1615.08 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
