
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_tdf10_filters_1_rom -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_tdf10_filters_1_rom -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14635 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 246094 ; free virtual = 313846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_tdf10_filters_1_rom' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:15]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:27]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_tdf10_filters_1_rom' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.305 ; gain = 518.668 ; free physical = 246186 ; free virtual = 313942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1994.305 ; gain = 518.668 ; free physical = 246183 ; free virtual = 313940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2002.301 ; gain = 526.664 ; free physical = 246183 ; free virtual = 313939
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 2393.012 ; gain = 917.375 ; free physical = 244938 ; free virtual = 312696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |muxpart_td_fused_top_tdf10_filters_1_rom |           1|   1179584|
|2     |reg_td_fused_top_tdf10_filters_1_rom     |           1|        64|
+------+-----------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_tdf10_filters_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[0]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[1]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[2]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[3]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[4]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[5]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[6]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[7]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[8]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[9]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[10]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[11]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[12]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[13]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[14]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[15]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[16]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[17]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[18]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[19]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[20]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[21]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[22]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[23]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[24]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[25]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[26]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[27]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[28]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[29]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[30]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[31]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[32]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[33]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[34]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[35]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[36]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[37]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[38]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[39]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[40]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[41]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[42]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[43]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[44]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[45]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[46]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[47]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[48]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[49]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[50]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[51]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[52]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[53]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[54]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[55]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[56]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[57]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[58]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[59]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[60]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[61]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_1/q0_reg[62]' (FDE) to 'i_1/q0_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q0_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244832 ; free virtual = 312896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244832 ; free virtual = 312897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244832 ; free virtual = 312896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244799 ; free virtual = 312864
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244799 ; free virtual = 312864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244799 ; free virtual = 312864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244799 ; free virtual = 312864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244799 ; free virtual = 312864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244800 ; free virtual = 312864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244800 ; free virtual = 312864
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18432 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244799 ; free virtual = 312864
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2867.176 ; gain = 1391.539 ; free physical = 244803 ; free virtual = 312867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.418 ; gain = 0.000 ; free physical = 244475 ; free virtual = 312540
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2873.418 ; gain = 1397.879 ; free physical = 244457 ; free virtual = 312522
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.379 ; gain = 127.961 ; free physical = 244426 ; free virtual = 312490
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.379 ; gain = 0.000 ; free physical = 244426 ; free virtual = 312490
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.391 ; gain = 0.000 ; free physical = 244423 ; free virtual = 312487
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244409 ; free virtual = 312473

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244409 ; free virtual = 312473

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244337 ; free virtual = 312401
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244337 ; free virtual = 312401
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244337 ; free virtual = 312401
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244337 ; free virtual = 312401
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d48d5042

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244335 ; free virtual = 312400
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d48d5042

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244335 ; free virtual = 312400
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244335 ; free virtual = 312400
Ending Logic Optimization Task | Checksum: d48d5042

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244335 ; free virtual = 312399

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d48d5042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398
Ending Netlist Obfuscation Task | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d48d5042
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_tdf10_filters_1_rom ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244322 ; free virtual = 312387
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244322 ; free virtual = 312386
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244322 ; free virtual = 312386
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244321 ; free virtual = 312386
Power optimization passes: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3065.406 ; gain = 0.000 ; free physical = 244321 ; free virtual = 312386
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_tdf10_filters_1_rom ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312397
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d48d5042
Power optimization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3129.441 ; gain = 64.035 ; free physical = 244334 ; free virtual = 312399
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -3709792 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d48d5042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244334 ; free virtual = 312398
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d48d5042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d48d5042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312398
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d48d5042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312397
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d48d5042

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312397

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244333 ; free virtual = 312397
Ending Netlist Obfuscation Task | Checksum: d48d5042

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244332 ; free virtual = 312397
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244320 ; free virtual = 312384
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244320 ; free virtual = 312384
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244320 ; free virtual = 312384

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312376

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312375

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312375
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312375

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312375
Phase 2 Final Placement Cleanup | Checksum: e73f1132

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312375
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312375
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244309 ; free virtual = 312374
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 244309 ; free virtual = 312373
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243640 ; free virtual = 311705
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243637 ; free virtual = 311702

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243602 ; free virtual = 311667

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243602 ; free virtual = 311667

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243599 ; free virtual = 311664
Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243599 ; free virtual = 311664
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243596 ; free virtual = 311661

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243596 ; free virtual = 311661

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243595 ; free virtual = 311660
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243595 ; free virtual = 311660

Phase 3 Post Router Timing
Phase 3 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243602 ; free virtual = 311667
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243631 ; free virtual = 311696

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243631 ; free virtual = 311696
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243630 ; free virtual = 311695
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.441 ; gain = 0.000 ; free physical = 243637 ; free virtual = 311702
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 05:03:21 2022...
