Timing Analyzer report for TestIOP16B
Mon Jul 05 20:54:20 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.56 MHz ; 89.56 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; i_clk ; -10.166 ; -727.908          ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.454 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -159.362                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.166 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 11.129     ;
; -10.142 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 11.175     ;
; -10.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 11.132     ;
; -10.071 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 11.054     ;
; -10.035 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 11.056     ;
; -9.977  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.990     ;
; -9.875  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 10.858     ;
; -9.871  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 10.902     ;
; -9.845  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 10.828     ;
; -9.836  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 10.857     ;
; -9.823  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 10.806     ;
; -9.821  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.829     ;
; -9.808  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 10.829     ;
; -9.787  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 10.808     ;
; -9.765  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 10.739     ;
; -9.753  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.759     ;
; -9.736  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 10.719     ;
; -9.725  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 10.742     ;
; -9.707  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.713     ;
; -9.700  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 10.721     ;
; -9.700  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.708     ;
; -9.683  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 10.716     ;
; -9.662  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 10.645     ;
; -9.636  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.644     ;
; -9.625  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 10.646     ;
; -9.616  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 10.647     ;
; -9.584  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.597     ;
; -9.543  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.549     ;
; -9.501  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.514     ;
; -9.460  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.466     ;
; -9.459  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.472     ;
; -9.439  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.447     ;
; -9.419  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.052      ; 10.472     ;
; -9.407  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.420     ;
; -9.385  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.398     ;
; -9.382  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.483     ; 9.900      ;
; -9.368  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.483     ; 9.886      ;
; -9.354  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 10.385     ;
; -9.347  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 10.337     ;
; -9.290  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 10.301     ;
; -9.285  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.469     ; 9.817      ;
; -9.257  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.265     ;
; -9.236  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.483     ; 9.754      ;
; -9.205  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 10.235     ;
; -9.204  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.212     ;
; -9.198  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.204     ;
; -9.154  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 10.184     ;
; -9.141  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 10.124     ;
; -9.130  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 10.138     ;
; -9.127  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.133     ;
; -9.105  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 10.126     ;
; -9.089  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.483     ; 9.607      ;
; -9.078  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 9.611      ;
; -9.056  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.047     ;
; -9.050  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.469     ; 9.582      ;
; -9.042  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.033     ;
; -9.040  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.483     ; 9.558      ;
; -9.032  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.482     ; 9.551      ;
; -9.030  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.034     ;
; -9.027  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.033     ;
; -8.967  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.980      ;
; -8.964  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.483     ; 9.482      ;
; -8.922  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.939      ;
; -8.873  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.470     ; 9.404      ;
; -8.869  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 9.402      ;
; -8.855  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.482     ; 9.374      ;
; -8.833  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 9.831      ;
; -8.771  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 9.782      ;
; -8.757  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.790      ;
; -8.641  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.654      ;
; -8.605  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.052      ; 9.658      ;
; -8.431  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.484     ; 8.948      ;
; -8.425  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 8.959      ;
; -8.310  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 9.316      ;
; -7.420  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.139     ; 8.282      ;
; -7.418  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.114     ; 8.305      ;
; -7.384  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 8.284      ;
; -7.292  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.159     ; 8.134      ;
; -7.268  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 8.180      ;
; -7.252  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.116     ; 8.137      ;
; -7.213  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 8.123      ;
; -7.197  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.139     ; 8.059      ;
; -7.161  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 8.061      ;
; -7.103  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 7.995      ;
; -7.057  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.116     ; 7.942      ;
; -7.004  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 7.896      ;
; -6.987  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.116     ; 7.872      ;
; -6.970  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.139     ; 7.832      ;
; -6.934  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 7.834      ;
; -6.934  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.114     ; 7.821      ;
; -6.917  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 7.829      ;
; -6.751  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 7.660      ;
; -6.735  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 7.627      ;
; -6.702  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 7.612      ;
; -6.676  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.139     ; 7.538      ;
; -6.661  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.150     ; 7.512      ;
; -6.639  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 7.539      ;
; -6.637  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 7.558      ;
; -6.629  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.603     ; 7.027      ;
; -6.621  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 7.515      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.485 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.795      ;
; 0.493 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.513 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.805      ;
; 0.646 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.938      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.044      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.766 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.823 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.483      ; 1.560      ;
; 0.841 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.483      ; 1.578      ;
; 0.846 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.483      ; 1.583      ;
; 0.868 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.483      ; 1.605      ;
; 0.878 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.483      ; 1.615      ;
; 0.902 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.574      ; 1.688      ;
; 0.902 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.574      ; 1.688      ;
; 0.902 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.195      ;
; 0.977 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.005     ; 1.226      ;
; 1.045 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.573      ; 1.830      ;
; 1.048 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.340      ;
; 1.060 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 1.354      ;
; 1.077 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; -0.352     ; 0.937      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.103 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.395      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.416      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.403      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.425      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.412      ;
; 1.149 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.461      ;
; 1.157 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.449      ;
; 1.160 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.452      ;
; 1.165 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.457      ;
; 1.165 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.457      ;
; 1.170 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.462      ;
; 1.184 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.474      ;
; 1.185 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.573      ; 1.970      ;
; 1.185 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.573      ; 1.970      ;
; 1.188 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.480      ;
; 1.214 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.573      ; 1.999      ;
; 1.230 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.234 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.539      ;
; 1.235 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.540      ;
; 1.239 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.243 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.548      ;
; 1.244 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.549      ;
; 1.247 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.58 MHz ; 95.58 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.462 ; -671.598          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.403 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -159.362                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.462 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 10.449     ;
; -9.458 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.057      ; 10.517     ;
; -9.417 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 10.451     ;
; -9.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.372     ;
; -9.327 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 10.374     ;
; -9.283 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 10.318     ;
; -9.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.056      ; 10.254     ;
; -9.159 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.164     ;
; -9.150 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.155     ;
; -9.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.137     ;
; -9.128 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 10.164     ;
; -9.116 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 10.163     ;
; -9.110 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 10.157     ;
; -9.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 10.139     ;
; -9.084 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 10.085     ;
; -9.068 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 10.102     ;
; -9.053 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.058     ;
; -9.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.046      ; 10.087     ;
; -9.027 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 10.061     ;
; -9.014 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 10.061     ;
; -9.014 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 10.050     ;
; -8.999 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.057      ; 10.058     ;
; -8.982 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 9.987      ;
; -8.945 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.056      ; 10.003     ;
; -8.940 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 9.987      ;
; -8.940 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.976      ;
; -8.911 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.946      ;
; -8.863 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.897      ;
; -8.841 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.876      ;
; -8.803 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.838      ;
; -8.780 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.814      ;
; -8.762 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.074      ; 9.838      ;
; -8.746 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.781      ;
; -8.745 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.781      ;
; -8.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.748      ;
; -8.695 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.056      ; 9.753      ;
; -8.671 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.692      ;
; -8.638 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 9.676      ;
; -8.610 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 9.198      ;
; -8.599 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.635      ;
; -8.572 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 9.149      ;
; -8.548 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 9.125      ;
; -8.539 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.573      ;
; -8.522 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.579      ;
; -8.517 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.553      ;
; -8.495 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.531      ;
; -8.475 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.532      ;
; -8.460 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 9.465      ;
; -8.451 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.485      ;
; -8.447 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 9.024      ;
; -8.420 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 9.467      ;
; -8.409 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 9.000      ;
; -8.383 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.414     ; 8.971      ;
; -8.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.422     ; 8.947      ;
; -8.363 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.392      ;
; -8.358 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.395      ;
; -8.319 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.896      ;
; -8.318 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.353      ;
; -8.312 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 9.353      ;
; -8.308 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.426     ; 8.884      ;
; -8.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.864      ;
; -8.255 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.276      ;
; -8.244 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 8.835      ;
; -8.231 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.252      ;
; -8.222 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.415     ; 8.809      ;
; -8.186 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.422     ; 8.766      ;
; -8.173 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; 0.021      ; 9.196      ;
; -8.106 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.057      ; 9.165      ;
; -8.104 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 9.142      ;
; -8.027 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.062      ;
; -7.991 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.074      ; 9.067      ;
; -7.829 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.427     ; 8.404      ;
; -7.818 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 8.409      ;
; -7.711 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 8.748      ;
; -7.017 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.132     ; 7.887      ;
; -7.013 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 7.914      ;
; -6.977 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 7.889      ;
; -6.946 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.150     ; 7.798      ;
; -6.942 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 7.866      ;
; -6.901 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 7.800      ;
; -6.851 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.132     ; 7.721      ;
; -6.830 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 7.753      ;
; -6.811 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 7.723      ;
; -6.767 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 7.667      ;
; -6.665 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 7.564      ;
; -6.649 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 7.548      ;
; -6.634 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.132     ; 7.504      ;
; -6.631 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 7.531      ;
; -6.595 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 7.507      ;
; -6.595 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 7.496      ;
; -6.580 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 7.504      ;
; -6.422 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 7.322      ;
; -6.370 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 7.293      ;
; -6.360 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 7.282      ;
; -6.324 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.132     ; 7.194      ;
; -6.306 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.138     ; 7.170      ;
; -6.302 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 7.238      ;
; -6.284 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 7.196      ;
; -6.261 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 7.172      ;
; -6.258 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.136     ; 7.124      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.684      ;
; 0.456 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.722      ;
; 0.456 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.087      ; 0.738      ;
; 0.481 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.747      ;
; 0.603 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.869      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.700 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.703 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.969      ;
; 0.708 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.975      ;
; 0.718 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.720 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.986      ;
; 0.764 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.419      ;
; 0.783 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.438      ;
; 0.787 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.442      ;
; 0.808 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.536      ; 1.539      ;
; 0.808 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.536      ; 1.539      ;
; 0.810 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.465      ;
; 0.814 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.425      ; 1.469      ;
; 0.829 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.096      ;
; 0.924 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.035     ; 1.119      ;
; 0.944 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.534      ; 1.673      ;
; 0.946 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.214      ;
; 0.963 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.229      ;
; 1.002 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; -0.329     ; 0.868      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.293      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.287      ;
; 1.028 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.033 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.308      ;
; 1.035 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.301      ;
; 1.054 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.320      ;
; 1.064 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.349      ;
; 1.065 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.534      ; 1.794      ;
; 1.067 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.072 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.338      ;
; 1.074 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.534      ; 1.803      ;
; 1.074 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.338      ;
; 1.078 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.344      ;
; 1.078 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.344      ;
; 1.093 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.359      ;
; 1.114 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.115 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.381      ;
; 1.115 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.381      ;
; 1.115 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.381      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.382      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.382      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.383      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.394      ;
; 1.125 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.552      ; 1.872      ;
; 1.125 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[1]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.552      ; 1.872      ;
; 1.127 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.401      ;
; 1.128 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.536      ; 1.859      ;
; 1.131 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.414      ;
; 1.135 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.401      ;
; 1.136 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.402      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.407      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.648 ; -247.208          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -138.921                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.648 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.590      ;
; -3.644 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 4.617      ;
; -3.635 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.593      ;
; -3.606 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.558      ;
; -3.594 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.560      ;
; -3.584 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.544      ;
; -3.562 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.514      ;
; -3.549 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.507      ;
; -3.547 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.513      ;
; -3.539 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.491      ;
; -3.532 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.496      ;
; -3.527 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.493      ;
; -3.507 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.459      ;
; -3.505 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.463      ;
; -3.495 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.447      ;
; -3.494 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.460      ;
; -3.484 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.450      ;
; -3.481 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 4.454      ;
; -3.476 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.434      ;
; -3.463 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.427      ;
; -3.452 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.410      ;
; -3.447 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.393      ;
; -3.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.396      ;
; -3.430 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.382      ;
; -3.426 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.384      ;
; -3.416 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.382      ;
; -3.408 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.368      ;
; -3.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.365      ;
; -3.376 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.336      ;
; -3.371 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.329      ;
; -3.361 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.321      ;
; -3.348 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.306      ;
; -3.347 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.321      ;
; -3.326 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.286      ;
; -3.323 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.281      ;
; -3.309 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.256      ;
; -3.308 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.067      ;
; -3.302 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 4.061      ;
; -3.295 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.259      ;
; -3.266 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 4.033      ;
; -3.262 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.220      ;
; -3.260 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 4.221      ;
; -3.250 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.213      ;
; -3.233 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 3.992      ;
; -3.219 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.177      ;
; -3.217 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.180      ;
; -3.216 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.174      ;
; -3.198 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 3.961      ;
; -3.189 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.137      ;
; -3.182 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.130      ;
; -3.168 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 3.927      ;
; -3.165 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.123      ;
; -3.164 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 3.923      ;
; -3.163 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.228     ; 3.922      ;
; -3.159 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.926      ;
; -3.158 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.116      ;
; -3.157 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.109      ;
; -3.146 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.102      ;
; -3.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.111      ;
; -3.142 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.911      ;
; -3.125 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.085      ;
; -3.098 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 4.059      ;
; -3.096 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.865      ;
; -3.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.058      ;
; -3.087 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.854      ;
; -3.079 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 3.842      ;
; -3.027 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.988      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 3.996      ;
; -3.007 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.968      ;
; -2.981 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 3.941      ;
; -2.971 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 3.945      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.877      ;
; -2.894 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.652      ;
; -2.886 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.657      ;
; -2.775 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.710      ;
; -2.765 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 3.694      ;
; -2.753 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.696      ;
; -2.689 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 3.630      ;
; -2.623 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.068     ; 3.542      ;
; -2.619 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.569      ;
; -2.610 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.545      ;
; -2.602 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 3.539      ;
; -2.597 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.532      ;
; -2.581 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 3.510      ;
; -2.569 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.512      ;
; -2.559 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 3.496      ;
; -2.476 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 3.416      ;
; -2.468 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.403      ;
; -2.458 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 3.387      ;
; -2.447 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.390      ;
; -2.444 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.394      ;
; -2.439 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.374      ;
; -2.424 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.247     ; 3.164      ;
; -2.371 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 3.308      ;
; -2.368 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 3.293      ;
; -2.364 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 3.320      ;
; -2.355 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 3.296      ;
; -2.349 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 3.290      ;
; -2.339 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.274      ;
; -2.331 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 3.260      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.322      ;
; 0.254 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.374      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.334 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.228      ; 0.666      ;
; 0.344 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.228      ; 0.676      ;
; 0.347 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.228      ; 0.679      ;
; 0.348 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.234      ; 0.666      ;
; 0.348 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.234      ; 0.666      ;
; 0.350 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.470      ;
; 0.355 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.228      ; 0.687      ;
; 0.356 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.228      ; 0.688      ;
; 0.382 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.026      ; 0.512      ;
; 0.423 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.544      ;
; 0.427 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.233      ; 0.744      ;
; 0.429 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; -0.138     ; 0.375      ;
; 0.436 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.556      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.034      ; 0.574      ;
; 0.456 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.582      ;
; 0.482 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.233      ; 0.799      ;
; 0.485 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.233      ; 0.802      ;
; 0.491 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.611      ;
; 0.493 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.233      ; 0.810      ;
; 0.496 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.616      ;
; 0.497 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.047      ; 0.631      ;
; 0.501 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.247      ; 0.832      ;
; 0.501 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[1]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.247      ; 0.832      ;
; 0.508 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.049      ; 0.641      ;
; 0.508 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_57u3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.026      ; 0.638      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.462 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.166  ; 0.187 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -10.166  ; 0.187 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -727.908 ; 0.0   ; 0.0      ; 0.0     ; -159.362            ;
;  i_clk           ; -727.908 ; 0.000 ; N/A      ; N/A     ; -159.362            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 7380     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 7380     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 05 20:54:16 2021
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.166            -727.908 i_clk 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -159.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.462            -671.598 i_clk 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -159.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.648            -247.208 i_clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -138.921 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.462 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Mon Jul 05 20:54:20 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


