ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dma_periph_and_channel_check,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	dma_periph_and_channel_check:
  26              	.LVL0:
  27              	.LFB143:
  28              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \file    gd32f30x_dma.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief   DMA driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 2


  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** #include "gd32f30x_dma.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** #include <stdlib.h>
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /* check whether peripheral matches channels or not */
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      deinitialize DMA a channel registers 
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* disable DMA a channel */
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* reset DMA channel registers */
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(NULL == init_struct){
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* set the DMA struct with the default values */
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_addr  = 0U;
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_width = 0U; 
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 3


  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_addr  = 0U;
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_width = 0U;
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->number       = 0U;
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      initialize DMA channel
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   periph_addr: peripheral base address
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE 
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   memory_addr: memory base address
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure peripheral base address */
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure memory base address */
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure the number of remaining data to be transferred */
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure peripheral transfer width,memory transfer width and priority */
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure peripheral increasing mode */
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 4


 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure memory increasing mode */
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* configure the direction of data transfer */
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable DMA circulation mode  
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable DMA circulation mode  
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable memory to memory mode
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 5


 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable memory to memory mode
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable DMA channel 
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable DMA channel 
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 6


 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      set DMA peripheral base address  
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address 
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  address: peripheral base address
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none 
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      set DMA memory base address  
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address 
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  address: memory base address
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 7


 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA 
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure priority level of DMA channel 
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  priority: priority Level of this channel
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 8


 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* acquire DMA_CHxCTL register */
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= priority;
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure transfer data size of memory 
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  mwidth: transfer data width of memory
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* acquire DMA_CHxCTL register */
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= mwidth;
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure transfer data size of peripheral 
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 9


 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_width_config (uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* acquire DMA_CHxCTL register */
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= pwidth;
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable next address increasement algorithm of memory  
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable next address increasement algorithm of memory  
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 10


 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable next address increasement algorithm of peripheral 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      configure the direction of data transfer on the channel  
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  direction: specify the direction of data transfer
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t directi
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 11


 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     } else {
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      check DMA flag is set or not 
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     FlagStatus: SET or RESET
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     FlagStatus reval;
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(RESET != (DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx))){
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = RESET;
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     return reval;
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      clear DMA a channel flag
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 12


 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not 
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     FlagStatus: SET or RESET
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     switch(flag){
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_FTF:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_HTF:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_ERR:
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         default:
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             DMA_WRONG_HANDLE
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(interrupt_flag && interrupt_enable){
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return RESET;
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      clear DMA a channel flag
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  flag: specify get which flag
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 13


 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      enable DMA interrupt
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  source: specify which interrupt to enbale
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 one or more parameters can be selected which are shown as below
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      disable DMA interrupt
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  source: specify which interrupt to disbale
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 one or more parameters can be selected which are shown as below
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** /*!
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \brief      check whether peripheral and channels match
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 14


 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMAx(x=0,1)
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****                 only one parameter can be selected which is shown as below:
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****       \arg        DMA_CHx(x=0..6)
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \param[out] none
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     \retval     none
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** */
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** {
  29              		.loc 1 724 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ErrStatus val = SUCCESS;
  34              		.loc 1 725 5 view .LVU1
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(DMA1 == dma_periph){
  35              		.loc 1 727 5 view .LVU2
  36              		.loc 1 727 7 is_stmt 0 view .LVU3
  37 0000 054B     		ldr	r3, .L6
  38 0002 9842     		cmp	r0, r3
  39 0004 01D0     		beq	.L5
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ErrStatus val = SUCCESS;
  40              		.loc 1 725 15 view .LVU4
  41 0006 0120     		movs	r0, #1
  42              	.LVL1:
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ErrStatus val = SUCCESS;
  43              		.loc 1 725 15 view .LVU5
  44 0008 7047     		bx	lr
  45              	.LVL2:
  46              	.L5:
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         if(channelx > DMA_CH4){
  47              		.loc 1 729 9 is_stmt 1 view .LVU6
  48              		.loc 1 729 11 is_stmt 0 view .LVU7
  49 000a 0429     		cmp	r1, #4
  50 000c 01D8     		bhi	.L4
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
  51              		.loc 1 725 15 view .LVU8
  52 000e 0120     		movs	r0, #1
  53              	.LVL3:
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
  54              		.loc 1 725 15 view .LVU9
  55 0010 7047     		bx	lr
  56              	.LVL4:
  57              	.L4:
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             val = ERROR;
  58              		.loc 1 730 17 view .LVU10
  59 0012 0020     		movs	r0, #0
  60              	.LVL5:
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     return val;
  61              		.loc 1 734 5 is_stmt 1 view .LVU11
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 15


 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
  62              		.loc 1 735 1 is_stmt 0 view .LVU12
  63 0014 7047     		bx	lr
  64              	.L7:
  65 0016 00BF     		.align	2
  66              	.L6:
  67 0018 00040240 		.word	1073873920
  68              		.cfi_endproc
  69              	.LFE143:
  71              		.section	.text.dma_deinit,"ax",%progbits
  72              		.align	1
  73              		.global	dma_deinit
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  77              		.fpu fpv4-sp-d16
  79              	dma_deinit:
  80              	.LVL6:
  81              	.LFB116:
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  82              		.loc 1 57 1 is_stmt 1 view -0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  86              		.loc 1 57 1 is_stmt 0 view .LVU14
  87 0000 38B5     		push	{r3, r4, r5, lr}
  88              	.LCFI0:
  89              		.cfi_def_cfa_offset 16
  90              		.cfi_offset 3, -16
  91              		.cfi_offset 4, -12
  92              		.cfi_offset 5, -8
  93              		.cfi_offset 14, -4
  94 0002 0546     		mov	r5, r0
  95 0004 0C46     		mov	r4, r1
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  96              		.loc 1 58 5 is_stmt 1 view .LVU15
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
  97              		.loc 1 58 17 is_stmt 0 view .LVU16
  98 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
  99              	.LVL7:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 100              		.loc 1 58 7 view .LVU17
 101 000a 00B9     		cbnz	r0, .L9
 102              	.L10:
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 103              		.loc 1 59 9 is_stmt 1 discriminator 1 view .LVU18
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 104              		.loc 1 59 9 discriminator 1 view .LVU19
 105 000c FEE7     		b	.L10
 106              	.L9:
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* reset DMA channel registers */
 107              		.loc 1 63 5 view .LVU20
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* reset DMA channel registers */
 108              		.loc 1 63 37 is_stmt 0 view .LVU21
 109 000e A100     		lsls	r1, r4, #2
 110 0010 0C44     		add	r4, r4, r1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 16


 111 0012 A300     		lsls	r3, r4, #2
 112 0014 2B44     		add	r3, r3, r5
 113 0016 9A68     		ldr	r2, [r3, #8]
 114 0018 22F00102 		bic	r2, r2, #1
 115 001c 9A60     		str	r2, [r3, #8]
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
 116              		.loc 1 65 5 is_stmt 1 view .LVU22
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
 117              		.loc 1 65 37 is_stmt 0 view .LVU23
 118 001e 0022     		movs	r2, #0
 119 0020 9A60     		str	r2, [r3, #8]
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
 120              		.loc 1 66 5 is_stmt 1 view .LVU24
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
 121              		.loc 1 66 37 is_stmt 0 view .LVU25
 122 0022 DA60     		str	r2, [r3, #12]
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
 123              		.loc 1 67 5 is_stmt 1 view .LVU26
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
 124              		.loc 1 67 39 is_stmt 0 view .LVU27
 125 0024 1A61     		str	r2, [r3, #16]
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 126              		.loc 1 68 5 is_stmt 1 view .LVU28
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 127              		.loc 1 68 39 is_stmt 0 view .LVU29
 128 0026 5A61     		str	r2, [r3, #20]
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 129              		.loc 1 69 5 is_stmt 1 view .LVU30
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 130              		.loc 1 69 26 is_stmt 0 view .LVU31
 131 0028 6B68     		ldr	r3, [r5, #4]
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 132              		.loc 1 69 29 view .LVU32
 133 002a 0F22     		movs	r2, #15
 134 002c 8A40     		lsls	r2, r2, r1
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 135              		.loc 1 69 26 view .LVU33
 136 002e 1343     		orrs	r3, r3, r2
 137 0030 6B60     		str	r3, [r5, #4]
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 138              		.loc 1 70 1 view .LVU34
 139 0032 38BD     		pop	{r3, r4, r5, pc}
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 140              		.loc 1 70 1 view .LVU35
 141              		.cfi_endproc
 142              	.LFE116:
 144              		.section	.text.dma_struct_para_init,"ax",%progbits
 145              		.align	1
 146              		.global	dma_struct_para_init
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 150              		.fpu fpv4-sp-d16
 152              	dma_struct_para_init:
 153              	.LVL8:
 154              	.LFB117:
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(NULL == init_struct){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 17


 155              		.loc 1 79 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              		@ link register save eliminated.
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 160              		.loc 1 80 5 view .LVU37
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 161              		.loc 1 80 7 is_stmt 0 view .LVU38
 162 0000 50B1     		cbz	r0, .L14
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_width = 0U; 
 163              		.loc 1 85 5 is_stmt 1 view .LVU39
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_width = 0U; 
 164              		.loc 1 85 31 is_stmt 0 view .LVU40
 165 0002 0022     		movs	r2, #0
 166 0004 0260     		str	r2, [r0]
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 167              		.loc 1 86 5 is_stmt 1 view .LVU41
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 168              		.loc 1 86 31 is_stmt 0 view .LVU42
 169 0006 4260     		str	r2, [r0, #4]
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_addr  = 0U;
 170              		.loc 1 87 5 is_stmt 1 view .LVU43
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_addr  = 0U;
 171              		.loc 1 87 31 is_stmt 0 view .LVU44
 172 0008 0276     		strb	r2, [r0, #24]
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_width = 0U;
 173              		.loc 1 88 5 is_stmt 1 view .LVU45
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_width = 0U;
 174              		.loc 1 88 31 is_stmt 0 view .LVU46
 175 000a 8260     		str	r2, [r0, #8]
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 176              		.loc 1 89 5 is_stmt 1 view .LVU47
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 177              		.loc 1 89 31 is_stmt 0 view .LVU48
 178 000c C260     		str	r2, [r0, #12]
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->number       = 0U;
 179              		.loc 1 90 5 is_stmt 1 view .LVU49
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->number       = 0U;
 180              		.loc 1 90 31 is_stmt 0 view .LVU50
 181 000e 4276     		strb	r2, [r0, #25]
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 182              		.loc 1 91 5 is_stmt 1 view .LVU51
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 183              		.loc 1 91 31 is_stmt 0 view .LVU52
 184 0010 0261     		str	r2, [r0, #16]
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 185              		.loc 1 92 5 is_stmt 1 view .LVU53
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 186              		.loc 1 92 31 is_stmt 0 view .LVU54
 187 0012 8276     		strb	r2, [r0, #26]
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 188              		.loc 1 93 5 is_stmt 1 view .LVU55
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 189              		.loc 1 93 31 is_stmt 0 view .LVU56
 190 0014 4261     		str	r2, [r0, #20]
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 18


 191              		.loc 1 94 1 view .LVU57
 192 0016 7047     		bx	lr
 193              	.L14:
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 194              		.loc 1 81 9 is_stmt 1 discriminator 1 view .LVU58
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 195              		.loc 1 81 9 discriminator 1 view .LVU59
 196 0018 FEE7     		b	.L14
 197              		.cfi_endproc
 198              	.LFE117:
 200              		.section	.text.dma_init,"ax",%progbits
 201              		.align	1
 202              		.global	dma_init
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	dma_init:
 209              	.LVL9:
 210              	.LFB118:
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 211              		.loc 1 117 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 215              		.loc 1 117 1 is_stmt 0 view .LVU61
 216 0000 70B5     		push	{r4, r5, r6, lr}
 217              	.LCFI1:
 218              		.cfi_def_cfa_offset 16
 219              		.cfi_offset 4, -16
 220              		.cfi_offset 5, -12
 221              		.cfi_offset 6, -8
 222              		.cfi_offset 14, -4
 223 0002 0646     		mov	r6, r0
 224 0004 0D46     		mov	r5, r1
 225 0006 1446     		mov	r4, r2
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 226              		.loc 1 118 5 is_stmt 1 view .LVU62
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 227              		.loc 1 120 5 view .LVU63
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 228              		.loc 1 120 17 is_stmt 0 view .LVU64
 229 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 230              	.LVL10:
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 231              		.loc 1 120 7 view .LVU65
 232 000c 00B9     		cbnz	r0, .L16
 233              	.L17:
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 234              		.loc 1 121 9 is_stmt 1 discriminator 1 view .LVU66
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 235              		.loc 1 121 9 discriminator 1 view .LVU67
 236 000e FEE7     		b	.L17
 237              	.L16:
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 238              		.loc 1 125 5 view .LVU68
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 19


 239 0010 05EB8505 		add	r5, r5, r5, lsl #2
 240 0014 AB00     		lsls	r3, r5, #2
 241 0016 3344     		add	r3, r3, r6
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 242              		.loc 1 125 52 is_stmt 0 view .LVU69
 243 0018 2268     		ldr	r2, [r4]
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 244              		.loc 1 125 39 view .LVU70
 245 001a 1A61     		str	r2, [r3, #16]
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 246              		.loc 1 128 5 is_stmt 1 view .LVU71
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 247              		.loc 1 128 52 is_stmt 0 view .LVU72
 248 001c A268     		ldr	r2, [r4, #8]
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     
 249              		.loc 1 128 39 view .LVU73
 250 001e 5A61     		str	r2, [r3, #20]
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 251              		.loc 1 131 5 is_stmt 1 view .LVU74
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 252              		.loc 1 131 60 is_stmt 0 view .LVU75
 253 0020 228A     		ldrh	r2, [r4, #16]
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 254              		.loc 1 131 37 view .LVU76
 255 0022 DA60     		str	r2, [r3, #12]
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 256              		.loc 1 134 5 is_stmt 1 view .LVU77
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 257              		.loc 1 134 9 is_stmt 0 view .LVU78
 258 0024 9968     		ldr	r1, [r3, #8]
 259              	.LVL11:
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 260              		.loc 1 135 5 is_stmt 1 view .LVU79
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 261              		.loc 1 135 9 is_stmt 0 view .LVU80
 262 0026 21F47C51 		bic	r1, r1, #16128
 263              	.LVL12:
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 264              		.loc 1 136 5 is_stmt 1 view .LVU81
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 265              		.loc 1 136 24 is_stmt 0 view .LVU82
 266 002a 6268     		ldr	r2, [r4, #4]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 267              		.loc 1 136 52 view .LVU83
 268 002c E068     		ldr	r0, [r4, #12]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 269              		.loc 1 136 39 view .LVU84
 270 002e 0243     		orrs	r2, r2, r0
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 271              		.loc 1 136 80 view .LVU85
 272 0030 6069     		ldr	r0, [r4, #20]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 273              		.loc 1 136 67 view .LVU86
 274 0032 0243     		orrs	r2, r2, r0
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 275              		.loc 1 136 9 view .LVU87
 276 0034 0A43     		orrs	r2, r2, r1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 20


 277              	.LVL13:
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 278              		.loc 1 137 5 is_stmt 1 view .LVU88
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 279              		.loc 1 137 37 is_stmt 0 view .LVU89
 280 0036 9A60     		str	r2, [r3, #8]
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 281              		.loc 1 140 5 is_stmt 1 view .LVU90
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 282              		.loc 1 140 49 is_stmt 0 view .LVU91
 283 0038 227E     		ldrb	r2, [r4, #24]	@ zero_extendqisi2
 284              	.LVL14:
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 285              		.loc 1 140 7 view .LVU92
 286 003a 012A     		cmp	r2, #1
 287 003c 11D0     		beq	.L25
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 288              		.loc 1 143 9 is_stmt 1 view .LVU93
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 289              		.loc 1 143 41 is_stmt 0 view .LVU94
 290 003e 9A68     		ldr	r2, [r3, #8]
 291 0040 22F04002 		bic	r2, r2, #64
 292 0044 9A60     		str	r2, [r3, #8]
 293              	.LVL15:
 294              	.L19:
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 295              		.loc 1 147 5 is_stmt 1 view .LVU95
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 296              		.loc 1 147 49 is_stmt 0 view .LVU96
 297 0046 627E     		ldrb	r2, [r4, #25]	@ zero_extendqisi2
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 298              		.loc 1 147 7 view .LVU97
 299 0048 012A     		cmp	r2, #1
 300 004a 0FD0     		beq	.L26
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 301              		.loc 1 150 9 is_stmt 1 view .LVU98
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 302              		.loc 1 150 41 is_stmt 0 view .LVU99
 303 004c 9A68     		ldr	r2, [r3, #8]
 304 004e 22F08002 		bic	r2, r2, #128
 305 0052 9A60     		str	r2, [r3, #8]
 306              	.L21:
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 307              		.loc 1 154 5 is_stmt 1 view .LVU100
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 308              		.loc 1 154 47 is_stmt 0 view .LVU101
 309 0054 A27E     		ldrb	r2, [r4, #26]	@ zero_extendqisi2
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 310              		.loc 1 154 7 view .LVU102
 311 0056 72B9     		cbnz	r2, .L22
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 312              		.loc 1 155 9 is_stmt 1 view .LVU103
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 313              		.loc 1 155 41 is_stmt 0 view .LVU104
 314 0058 9A68     		ldr	r2, [r3, #8]
 315 005a 22F01002 		bic	r2, r2, #16
 316 005e 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 21


 317              	.L15:
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 318              		.loc 1 159 1 view .LVU105
 319 0060 70BD     		pop	{r4, r5, r6, pc}
 320              	.LVL16:
 321              	.L25:
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 322              		.loc 1 141 9 is_stmt 1 view .LVU106
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 323              		.loc 1 141 41 is_stmt 0 view .LVU107
 324 0062 9A68     		ldr	r2, [r3, #8]
 325 0064 42F04002 		orr	r2, r2, #64
 326 0068 9A60     		str	r2, [r3, #8]
 327              	.LVL17:
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 328              		.loc 1 141 41 view .LVU108
 329 006a ECE7     		b	.L19
 330              	.L26:
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 331              		.loc 1 148 9 is_stmt 1 view .LVU109
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 332              		.loc 1 148 41 is_stmt 0 view .LVU110
 333 006c 9A68     		ldr	r2, [r3, #8]
 334 006e 42F08002 		orr	r2, r2, #128
 335 0072 9A60     		str	r2, [r3, #8]
 336 0074 EEE7     		b	.L21
 337              	.L22:
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 338              		.loc 1 157 9 is_stmt 1 view .LVU111
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 339              		.loc 1 157 41 is_stmt 0 view .LVU112
 340 0076 9A68     		ldr	r2, [r3, #8]
 341 0078 42F01002 		orr	r2, r2, #16
 342 007c 9A60     		str	r2, [r3, #8]
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 343              		.loc 1 159 1 view .LVU113
 344 007e EFE7     		b	.L15
 345              		.cfi_endproc
 346              	.LFE118:
 348              		.section	.text.dma_circulation_enable,"ax",%progbits
 349              		.align	1
 350              		.global	dma_circulation_enable
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 354              		.fpu fpv4-sp-d16
 356              	dma_circulation_enable:
 357              	.LVL18:
 358              	.LFB119:
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 359              		.loc 1 172 1 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 363              		.loc 1 172 1 is_stmt 0 view .LVU115
 364 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 22


 365              	.LCFI2:
 366              		.cfi_def_cfa_offset 16
 367              		.cfi_offset 3, -16
 368              		.cfi_offset 4, -12
 369              		.cfi_offset 5, -8
 370              		.cfi_offset 14, -4
 371 0002 0546     		mov	r5, r0
 372 0004 0C46     		mov	r4, r1
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 373              		.loc 1 173 5 is_stmt 1 view .LVU116
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 374              		.loc 1 173 17 is_stmt 0 view .LVU117
 375 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 376              	.LVL19:
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 377              		.loc 1 173 7 view .LVU118
 378 000a 00B9     		cbnz	r0, .L28
 379              	.L29:
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 380              		.loc 1 174 9 is_stmt 1 discriminator 1 view .LVU119
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 381              		.loc 1 174 9 discriminator 1 view .LVU120
 382 000c FEE7     		b	.L29
 383              	.L28:
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 384              		.loc 1 177 5 view .LVU121
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 385              		.loc 1 177 37 is_stmt 0 view .LVU122
 386 000e 04EB8404 		add	r4, r4, r4, lsl #2
 387 0012 A300     		lsls	r3, r4, #2
 388 0014 2B44     		add	r3, r3, r5
 389 0016 9A68     		ldr	r2, [r3, #8]
 390 0018 42F02002 		orr	r2, r2, #32
 391 001c 9A60     		str	r2, [r3, #8]
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 392              		.loc 1 178 1 view .LVU123
 393 001e 38BD     		pop	{r3, r4, r5, pc}
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 394              		.loc 1 178 1 view .LVU124
 395              		.cfi_endproc
 396              	.LFE119:
 398              		.section	.text.dma_circulation_disable,"ax",%progbits
 399              		.align	1
 400              		.global	dma_circulation_disable
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu fpv4-sp-d16
 406              	dma_circulation_disable:
 407              	.LVL20:
 408              	.LFB120:
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 409              		.loc 1 191 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 23


 413              		.loc 1 191 1 is_stmt 0 view .LVU126
 414 0000 38B5     		push	{r3, r4, r5, lr}
 415              	.LCFI3:
 416              		.cfi_def_cfa_offset 16
 417              		.cfi_offset 3, -16
 418              		.cfi_offset 4, -12
 419              		.cfi_offset 5, -8
 420              		.cfi_offset 14, -4
 421 0002 0546     		mov	r5, r0
 422 0004 0C46     		mov	r4, r1
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 423              		.loc 1 192 5 is_stmt 1 view .LVU127
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 424              		.loc 1 192 17 is_stmt 0 view .LVU128
 425 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 426              	.LVL21:
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 427              		.loc 1 192 7 view .LVU129
 428 000a 00B9     		cbnz	r0, .L32
 429              	.L33:
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 430              		.loc 1 193 9 is_stmt 1 discriminator 1 view .LVU130
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 431              		.loc 1 193 9 discriminator 1 view .LVU131
 432 000c FEE7     		b	.L33
 433              	.L32:
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 434              		.loc 1 196 5 view .LVU132
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 435              		.loc 1 196 37 is_stmt 0 view .LVU133
 436 000e 04EB8404 		add	r4, r4, r4, lsl #2
 437 0012 A300     		lsls	r3, r4, #2
 438 0014 2B44     		add	r3, r3, r5
 439 0016 9A68     		ldr	r2, [r3, #8]
 440 0018 22F02002 		bic	r2, r2, #32
 441 001c 9A60     		str	r2, [r3, #8]
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 442              		.loc 1 197 1 view .LVU134
 443 001e 38BD     		pop	{r3, r4, r5, pc}
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 444              		.loc 1 197 1 view .LVU135
 445              		.cfi_endproc
 446              	.LFE120:
 448              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 449              		.align	1
 450              		.global	dma_memory_to_memory_enable
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 454              		.fpu fpv4-sp-d16
 456              	dma_memory_to_memory_enable:
 457              	.LVL22:
 458              	.LFB121:
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 459              		.loc 1 210 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 24


 462              		@ frame_needed = 0, uses_anonymous_args = 0
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 463              		.loc 1 210 1 is_stmt 0 view .LVU137
 464 0000 38B5     		push	{r3, r4, r5, lr}
 465              	.LCFI4:
 466              		.cfi_def_cfa_offset 16
 467              		.cfi_offset 3, -16
 468              		.cfi_offset 4, -12
 469              		.cfi_offset 5, -8
 470              		.cfi_offset 14, -4
 471 0002 0546     		mov	r5, r0
 472 0004 0C46     		mov	r4, r1
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 473              		.loc 1 211 5 is_stmt 1 view .LVU138
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 474              		.loc 1 211 17 is_stmt 0 view .LVU139
 475 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 476              	.LVL23:
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 477              		.loc 1 211 7 view .LVU140
 478 000a 00B9     		cbnz	r0, .L36
 479              	.L37:
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 480              		.loc 1 212 9 is_stmt 1 discriminator 1 view .LVU141
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 481              		.loc 1 212 9 discriminator 1 view .LVU142
 482 000c FEE7     		b	.L37
 483              	.L36:
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 484              		.loc 1 215 5 view .LVU143
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 485              		.loc 1 215 37 is_stmt 0 view .LVU144
 486 000e 04EB8404 		add	r4, r4, r4, lsl #2
 487 0012 A300     		lsls	r3, r4, #2
 488 0014 2B44     		add	r3, r3, r5
 489 0016 9A68     		ldr	r2, [r3, #8]
 490 0018 42F48042 		orr	r2, r2, #16384
 491 001c 9A60     		str	r2, [r3, #8]
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 492              		.loc 1 216 1 view .LVU145
 493 001e 38BD     		pop	{r3, r4, r5, pc}
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 494              		.loc 1 216 1 view .LVU146
 495              		.cfi_endproc
 496              	.LFE121:
 498              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 499              		.align	1
 500              		.global	dma_memory_to_memory_disable
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 504              		.fpu fpv4-sp-d16
 506              	dma_memory_to_memory_disable:
 507              	.LVL24:
 508              	.LFB122:
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 509              		.loc 1 229 1 is_stmt 1 view -0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 25


 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 513              		.loc 1 229 1 is_stmt 0 view .LVU148
 514 0000 38B5     		push	{r3, r4, r5, lr}
 515              	.LCFI5:
 516              		.cfi_def_cfa_offset 16
 517              		.cfi_offset 3, -16
 518              		.cfi_offset 4, -12
 519              		.cfi_offset 5, -8
 520              		.cfi_offset 14, -4
 521 0002 0546     		mov	r5, r0
 522 0004 0C46     		mov	r4, r1
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 523              		.loc 1 230 5 is_stmt 1 view .LVU149
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 524              		.loc 1 230 17 is_stmt 0 view .LVU150
 525 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 526              	.LVL25:
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 527              		.loc 1 230 7 view .LVU151
 528 000a 00B9     		cbnz	r0, .L40
 529              	.L41:
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 530              		.loc 1 231 9 is_stmt 1 discriminator 1 view .LVU152
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 531              		.loc 1 231 9 discriminator 1 view .LVU153
 532 000c FEE7     		b	.L41
 533              	.L40:
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 534              		.loc 1 234 5 view .LVU154
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 535              		.loc 1 234 37 is_stmt 0 view .LVU155
 536 000e 04EB8404 		add	r4, r4, r4, lsl #2
 537 0012 A300     		lsls	r3, r4, #2
 538 0014 2B44     		add	r3, r3, r5
 539 0016 9A68     		ldr	r2, [r3, #8]
 540 0018 22F48042 		bic	r2, r2, #16384
 541 001c 9A60     		str	r2, [r3, #8]
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 542              		.loc 1 235 1 view .LVU156
 543 001e 38BD     		pop	{r3, r4, r5, pc}
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 544              		.loc 1 235 1 view .LVU157
 545              		.cfi_endproc
 546              	.LFE122:
 548              		.section	.text.dma_channel_enable,"ax",%progbits
 549              		.align	1
 550              		.global	dma_channel_enable
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu fpv4-sp-d16
 556              	dma_channel_enable:
 557              	.LVL26:
 558              	.LFB123:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 26


 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 559              		.loc 1 248 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 563              		.loc 1 248 1 is_stmt 0 view .LVU159
 564 0000 38B5     		push	{r3, r4, r5, lr}
 565              	.LCFI6:
 566              		.cfi_def_cfa_offset 16
 567              		.cfi_offset 3, -16
 568              		.cfi_offset 4, -12
 569              		.cfi_offset 5, -8
 570              		.cfi_offset 14, -4
 571 0002 0546     		mov	r5, r0
 572 0004 0C46     		mov	r4, r1
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 573              		.loc 1 249 5 is_stmt 1 view .LVU160
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 574              		.loc 1 249 17 is_stmt 0 view .LVU161
 575 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 576              	.LVL27:
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 577              		.loc 1 249 7 view .LVU162
 578 000a 00B9     		cbnz	r0, .L44
 579              	.L45:
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 580              		.loc 1 250 9 is_stmt 1 discriminator 1 view .LVU163
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 581              		.loc 1 250 9 discriminator 1 view .LVU164
 582 000c FEE7     		b	.L45
 583              	.L44:
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 584              		.loc 1 253 5 view .LVU165
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 585              		.loc 1 253 37 is_stmt 0 view .LVU166
 586 000e 04EB8404 		add	r4, r4, r4, lsl #2
 587 0012 A300     		lsls	r3, r4, #2
 588 0014 2B44     		add	r3, r3, r5
 589 0016 9A68     		ldr	r2, [r3, #8]
 590 0018 42F00102 		orr	r2, r2, #1
 591 001c 9A60     		str	r2, [r3, #8]
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 592              		.loc 1 254 1 view .LVU167
 593 001e 38BD     		pop	{r3, r4, r5, pc}
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 594              		.loc 1 254 1 view .LVU168
 595              		.cfi_endproc
 596              	.LFE123:
 598              		.section	.text.dma_channel_disable,"ax",%progbits
 599              		.align	1
 600              		.global	dma_channel_disable
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 604              		.fpu fpv4-sp-d16
 606              	dma_channel_disable:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 27


 607              	.LVL28:
 608              	.LFB124:
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 609              		.loc 1 267 1 is_stmt 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 613              		.loc 1 267 1 is_stmt 0 view .LVU170
 614 0000 38B5     		push	{r3, r4, r5, lr}
 615              	.LCFI7:
 616              		.cfi_def_cfa_offset 16
 617              		.cfi_offset 3, -16
 618              		.cfi_offset 4, -12
 619              		.cfi_offset 5, -8
 620              		.cfi_offset 14, -4
 621 0002 0546     		mov	r5, r0
 622 0004 0C46     		mov	r4, r1
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 623              		.loc 1 268 5 is_stmt 1 view .LVU171
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 624              		.loc 1 268 17 is_stmt 0 view .LVU172
 625 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 626              	.LVL29:
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 627              		.loc 1 268 7 view .LVU173
 628 000a 00B9     		cbnz	r0, .L48
 629              	.L49:
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 630              		.loc 1 269 9 is_stmt 1 discriminator 1 view .LVU174
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 631              		.loc 1 269 9 discriminator 1 view .LVU175
 632 000c FEE7     		b	.L49
 633              	.L48:
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 634              		.loc 1 272 5 view .LVU176
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 635              		.loc 1 272 37 is_stmt 0 view .LVU177
 636 000e 04EB8404 		add	r4, r4, r4, lsl #2
 637 0012 A300     		lsls	r3, r4, #2
 638 0014 2B44     		add	r3, r3, r5
 639 0016 9A68     		ldr	r2, [r3, #8]
 640 0018 22F00102 		bic	r2, r2, #1
 641 001c 9A60     		str	r2, [r3, #8]
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 642              		.loc 1 273 1 view .LVU178
 643 001e 38BD     		pop	{r3, r4, r5, pc}
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 644              		.loc 1 273 1 view .LVU179
 645              		.cfi_endproc
 646              	.LFE124:
 648              		.section	.text.dma_periph_address_config,"ax",%progbits
 649              		.align	1
 650              		.global	dma_periph_address_config
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 28


 654              		.fpu fpv4-sp-d16
 656              	dma_periph_address_config:
 657              	.LVL30:
 658              	.LFB125:
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 659              		.loc 1 287 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 663              		.loc 1 287 1 is_stmt 0 view .LVU181
 664 0000 70B5     		push	{r4, r5, r6, lr}
 665              	.LCFI8:
 666              		.cfi_def_cfa_offset 16
 667              		.cfi_offset 4, -16
 668              		.cfi_offset 5, -12
 669              		.cfi_offset 6, -8
 670              		.cfi_offset 14, -4
 671 0002 0646     		mov	r6, r0
 672 0004 0C46     		mov	r4, r1
 673 0006 1546     		mov	r5, r2
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 674              		.loc 1 288 5 is_stmt 1 view .LVU182
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 675              		.loc 1 288 17 is_stmt 0 view .LVU183
 676 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 677              	.LVL31:
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 678              		.loc 1 288 7 view .LVU184
 679 000c 00B9     		cbnz	r0, .L52
 680              	.L53:
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 681              		.loc 1 289 9 is_stmt 1 discriminator 1 view .LVU185
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 682              		.loc 1 289 9 discriminator 1 view .LVU186
 683 000e FEE7     		b	.L53
 684              	.L52:
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 685              		.loc 1 292 5 view .LVU187
 686 0010 04EB8404 		add	r4, r4, r4, lsl #2
 687 0014 A300     		lsls	r3, r4, #2
 688 0016 3344     		add	r3, r3, r6
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 689              		.loc 1 292 39 is_stmt 0 view .LVU188
 690 0018 1D61     		str	r5, [r3, #16]
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 691              		.loc 1 293 1 view .LVU189
 692 001a 70BD     		pop	{r4, r5, r6, pc}
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 693              		.loc 1 293 1 view .LVU190
 694              		.cfi_endproc
 695              	.LFE125:
 697              		.section	.text.dma_memory_address_config,"ax",%progbits
 698              		.align	1
 699              		.global	dma_memory_address_config
 700              		.syntax unified
 701              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 29


 702              		.thumb_func
 703              		.fpu fpv4-sp-d16
 705              	dma_memory_address_config:
 706              	.LVL32:
 707              	.LFB126:
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 708              		.loc 1 307 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 712              		.loc 1 307 1 is_stmt 0 view .LVU192
 713 0000 70B5     		push	{r4, r5, r6, lr}
 714              	.LCFI9:
 715              		.cfi_def_cfa_offset 16
 716              		.cfi_offset 4, -16
 717              		.cfi_offset 5, -12
 718              		.cfi_offset 6, -8
 719              		.cfi_offset 14, -4
 720 0002 0646     		mov	r6, r0
 721 0004 0C46     		mov	r4, r1
 722 0006 1546     		mov	r5, r2
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 723              		.loc 1 308 5 is_stmt 1 view .LVU193
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 724              		.loc 1 308 17 is_stmt 0 view .LVU194
 725 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 726              	.LVL33:
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 727              		.loc 1 308 7 view .LVU195
 728 000c 00B9     		cbnz	r0, .L56
 729              	.L57:
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 730              		.loc 1 309 9 is_stmt 1 discriminator 1 view .LVU196
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 731              		.loc 1 309 9 discriminator 1 view .LVU197
 732 000e FEE7     		b	.L57
 733              	.L56:
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 734              		.loc 1 312 5 view .LVU198
 735 0010 04EB8404 		add	r4, r4, r4, lsl #2
 736 0014 A300     		lsls	r3, r4, #2
 737 0016 3344     		add	r3, r3, r6
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 738              		.loc 1 312 39 is_stmt 0 view .LVU199
 739 0018 5D61     		str	r5, [r3, #20]
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 740              		.loc 1 313 1 view .LVU200
 741 001a 70BD     		pop	{r4, r5, r6, pc}
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 742              		.loc 1 313 1 view .LVU201
 743              		.cfi_endproc
 744              	.LFE126:
 746              		.section	.text.dma_transfer_number_config,"ax",%progbits
 747              		.align	1
 748              		.global	dma_transfer_number_config
 749              		.syntax unified
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 30


 750              		.thumb
 751              		.thumb_func
 752              		.fpu fpv4-sp-d16
 754              	dma_transfer_number_config:
 755              	.LVL34:
 756              	.LFB127:
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 757              		.loc 1 327 1 is_stmt 1 view -0
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 0
 760              		@ frame_needed = 0, uses_anonymous_args = 0
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 761              		.loc 1 327 1 is_stmt 0 view .LVU203
 762 0000 70B5     		push	{r4, r5, r6, lr}
 763              	.LCFI10:
 764              		.cfi_def_cfa_offset 16
 765              		.cfi_offset 4, -16
 766              		.cfi_offset 5, -12
 767              		.cfi_offset 6, -8
 768              		.cfi_offset 14, -4
 769 0002 0646     		mov	r6, r0
 770 0004 0C46     		mov	r4, r1
 771 0006 1546     		mov	r5, r2
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 772              		.loc 1 328 5 is_stmt 1 view .LVU204
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 773              		.loc 1 328 17 is_stmt 0 view .LVU205
 774 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 775              	.LVL35:
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 776              		.loc 1 328 7 view .LVU206
 777 000c 00B9     		cbnz	r0, .L60
 778              	.L61:
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 779              		.loc 1 329 9 is_stmt 1 discriminator 1 view .LVU207
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 780              		.loc 1 329 9 discriminator 1 view .LVU208
 781 000e FEE7     		b	.L61
 782              	.L60:
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 783              		.loc 1 332 5 view .LVU209
 784 0010 04EB8404 		add	r4, r4, r4, lsl #2
 785 0014 A300     		lsls	r3, r4, #2
 786 0016 3344     		add	r3, r3, r6
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 787              		.loc 1 332 47 is_stmt 0 view .LVU210
 788 0018 ADB2     		uxth	r5, r5
 789              	.LVL36:
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 790              		.loc 1 332 37 view .LVU211
 791 001a DD60     		str	r5, [r3, #12]
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 792              		.loc 1 333 1 view .LVU212
 793 001c 70BD     		pop	{r4, r5, r6, pc}
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 794              		.loc 1 333 1 view .LVU213
 795              		.cfi_endproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 31


 796              	.LFE127:
 798              		.section	.text.dma_transfer_number_get,"ax",%progbits
 799              		.align	1
 800              		.global	dma_transfer_number_get
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	dma_transfer_number_get:
 807              	.LVL37:
 808              	.LFB128:
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 809              		.loc 1 346 1 is_stmt 1 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 813              		.loc 1 346 1 is_stmt 0 view .LVU215
 814 0000 38B5     		push	{r3, r4, r5, lr}
 815              	.LCFI11:
 816              		.cfi_def_cfa_offset 16
 817              		.cfi_offset 3, -16
 818              		.cfi_offset 4, -12
 819              		.cfi_offset 5, -8
 820              		.cfi_offset 14, -4
 821 0002 0546     		mov	r5, r0
 822 0004 0C46     		mov	r4, r1
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 823              		.loc 1 347 5 is_stmt 1 view .LVU216
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 824              		.loc 1 347 17 is_stmt 0 view .LVU217
 825 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 826              	.LVL38:
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 827              		.loc 1 347 7 view .LVU218
 828 000a 00B9     		cbnz	r0, .L64
 829              	.L65:
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 830              		.loc 1 348 9 is_stmt 1 discriminator 1 view .LVU219
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 831              		.loc 1 348 9 discriminator 1 view .LVU220
 832 000c FEE7     		b	.L65
 833              	.L64:
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 834              		.loc 1 351 5 view .LVU221
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 835              		.loc 1 351 22 is_stmt 0 view .LVU222
 836 000e 04EB8404 		add	r4, r4, r4, lsl #2
 837 0012 A300     		lsls	r3, r4, #2
 838 0014 2B44     		add	r3, r3, r5
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 839              		.loc 1 351 12 view .LVU223
 840 0016 D868     		ldr	r0, [r3, #12]
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 841              		.loc 1 352 1 view .LVU224
 842 0018 38BD     		pop	{r3, r4, r5, pc}
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 32


 843              		.loc 1 352 1 view .LVU225
 844              		.cfi_endproc
 845              	.LFE128:
 847              		.section	.text.dma_priority_config,"ax",%progbits
 848              		.align	1
 849              		.global	dma_priority_config
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu fpv4-sp-d16
 855              	dma_priority_config:
 856              	.LVL39:
 857              	.LFB129:
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 858              		.loc 1 371 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 862              		.loc 1 371 1 is_stmt 0 view .LVU227
 863 0000 70B5     		push	{r4, r5, r6, lr}
 864              	.LCFI12:
 865              		.cfi_def_cfa_offset 16
 866              		.cfi_offset 4, -16
 867              		.cfi_offset 5, -12
 868              		.cfi_offset 6, -8
 869              		.cfi_offset 14, -4
 870 0002 0646     		mov	r6, r0
 871 0004 0C46     		mov	r4, r1
 872 0006 1546     		mov	r5, r2
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 873              		.loc 1 372 5 is_stmt 1 view .LVU228
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 874              		.loc 1 374 5 view .LVU229
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 875              		.loc 1 374 17 is_stmt 0 view .LVU230
 876 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 877              	.LVL40:
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 878              		.loc 1 374 7 view .LVU231
 879 000c 00B9     		cbnz	r0, .L68
 880              	.L69:
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 881              		.loc 1 375 9 is_stmt 1 discriminator 1 view .LVU232
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 882              		.loc 1 375 9 discriminator 1 view .LVU233
 883 000e FEE7     		b	.L69
 884              	.L68:
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 885              		.loc 1 379 5 view .LVU234
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 886              		.loc 1 379 11 is_stmt 0 view .LVU235
 887 0010 04EB8404 		add	r4, r4, r4, lsl #2
 888 0014 A300     		lsls	r3, r4, #2
 889 0016 3344     		add	r3, r3, r6
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 890              		.loc 1 379 9 view .LVU236
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 33


 891 0018 9A68     		ldr	r2, [r3, #8]
 892              	.LVL41:
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= priority;
 893              		.loc 1 381 5 is_stmt 1 view .LVU237
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= priority;
 894              		.loc 1 381 9 is_stmt 0 view .LVU238
 895 001a 22F44052 		bic	r2, r2, #12288
 896              	.LVL42:
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 897              		.loc 1 382 5 is_stmt 1 view .LVU239
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 898              		.loc 1 382 9 is_stmt 0 view .LVU240
 899 001e 2A43     		orrs	r2, r2, r5
 900              	.LVL43:
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 901              		.loc 1 383 5 is_stmt 1 view .LVU241
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 902              		.loc 1 383 37 is_stmt 0 view .LVU242
 903 0020 9A60     		str	r2, [r3, #8]
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 904              		.loc 1 384 1 view .LVU243
 905 0022 70BD     		pop	{r4, r5, r6, pc}
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 906              		.loc 1 384 1 view .LVU244
 907              		.cfi_endproc
 908              	.LFE129:
 910              		.section	.text.dma_memory_width_config,"ax",%progbits
 911              		.align	1
 912              		.global	dma_memory_width_config
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 916              		.fpu fpv4-sp-d16
 918              	dma_memory_width_config:
 919              	.LVL44:
 920              	.LFB130:
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 921              		.loc 1 402 1 is_stmt 1 view -0
 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 0
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 925              		.loc 1 402 1 is_stmt 0 view .LVU246
 926 0000 70B5     		push	{r4, r5, r6, lr}
 927              	.LCFI13:
 928              		.cfi_def_cfa_offset 16
 929              		.cfi_offset 4, -16
 930              		.cfi_offset 5, -12
 931              		.cfi_offset 6, -8
 932              		.cfi_offset 14, -4
 933 0002 0646     		mov	r6, r0
 934 0004 0C46     		mov	r4, r1
 935 0006 1546     		mov	r5, r2
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 936              		.loc 1 403 5 is_stmt 1 view .LVU247
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 937              		.loc 1 405 5 view .LVU248
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 34


 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 938              		.loc 1 405 17 is_stmt 0 view .LVU249
 939 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 940              	.LVL45:
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 941              		.loc 1 405 7 view .LVU250
 942 000c 00B9     		cbnz	r0, .L72
 943              	.L73:
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 944              		.loc 1 406 9 is_stmt 1 discriminator 1 view .LVU251
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 945              		.loc 1 406 9 discriminator 1 view .LVU252
 946 000e FEE7     		b	.L73
 947              	.L72:
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 948              		.loc 1 410 5 view .LVU253
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 949              		.loc 1 410 11 is_stmt 0 view .LVU254
 950 0010 04EB8404 		add	r4, r4, r4, lsl #2
 951 0014 A300     		lsls	r3, r4, #2
 952 0016 3344     		add	r3, r3, r6
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 953              		.loc 1 410 9 view .LVU255
 954 0018 9A68     		ldr	r2, [r3, #8]
 955              	.LVL46:
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= mwidth;
 956              		.loc 1 412 5 is_stmt 1 view .LVU256
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= mwidth;
 957              		.loc 1 412 9 is_stmt 0 view .LVU257
 958 001a 22F44062 		bic	r2, r2, #3072
 959              	.LVL47:
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 960              		.loc 1 413 5 is_stmt 1 view .LVU258
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 961              		.loc 1 413 9 is_stmt 0 view .LVU259
 962 001e 2A43     		orrs	r2, r2, r5
 963              	.LVL48:
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 964              		.loc 1 414 5 is_stmt 1 view .LVU260
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 965              		.loc 1 414 37 is_stmt 0 view .LVU261
 966 0020 9A60     		str	r2, [r3, #8]
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 967              		.loc 1 415 1 view .LVU262
 968 0022 70BD     		pop	{r4, r5, r6, pc}
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 969              		.loc 1 415 1 view .LVU263
 970              		.cfi_endproc
 971              	.LFE130:
 973              		.section	.text.dma_periph_width_config,"ax",%progbits
 974              		.align	1
 975              		.global	dma_periph_width_config
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 979              		.fpu fpv4-sp-d16
 981              	dma_periph_width_config:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 35


 982              	.LVL49:
 983              	.LFB131:
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 984              		.loc 1 433 1 is_stmt 1 view -0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 0
 987              		@ frame_needed = 0, uses_anonymous_args = 0
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t ctl;
 988              		.loc 1 433 1 is_stmt 0 view .LVU265
 989 0000 70B5     		push	{r4, r5, r6, lr}
 990              	.LCFI14:
 991              		.cfi_def_cfa_offset 16
 992              		.cfi_offset 4, -16
 993              		.cfi_offset 5, -12
 994              		.cfi_offset 6, -8
 995              		.cfi_offset 14, -4
 996 0002 0646     		mov	r6, r0
 997 0004 0C46     		mov	r4, r1
 998 0006 1546     		mov	r5, r2
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 999              		.loc 1 434 5 is_stmt 1 view .LVU266
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1000              		.loc 1 436 5 view .LVU267
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1001              		.loc 1 436 17 is_stmt 0 view .LVU268
 1002 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1003              	.LVL50:
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1004              		.loc 1 436 7 view .LVU269
 1005 000c 00B9     		cbnz	r0, .L76
 1006              	.L77:
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1007              		.loc 1 437 9 is_stmt 1 discriminator 1 view .LVU270
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1008              		.loc 1 437 9 discriminator 1 view .LVU271
 1009 000e FEE7     		b	.L77
 1010              	.L76:
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 1011              		.loc 1 441 5 view .LVU272
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 1012              		.loc 1 441 11 is_stmt 0 view .LVU273
 1013 0010 04EB8404 		add	r4, r4, r4, lsl #2
 1014 0014 A300     		lsls	r3, r4, #2
 1015 0016 3344     		add	r3, r3, r6
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     /* assign regiser */
 1016              		.loc 1 441 9 view .LVU274
 1017 0018 9A68     		ldr	r2, [r3, #8]
 1018              	.LVL51:
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= pwidth;
 1019              		.loc 1 443 5 is_stmt 1 view .LVU275
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     ctl |= pwidth;
 1020              		.loc 1 443 9 is_stmt 0 view .LVU276
 1021 001a 22F44072 		bic	r2, r2, #768
 1022              	.LVL52:
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1023              		.loc 1 444 5 is_stmt 1 view .LVU277
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 36


 1024              		.loc 1 444 9 is_stmt 0 view .LVU278
 1025 001e 2A43     		orrs	r2, r2, r5
 1026              	.LVL53:
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1027              		.loc 1 445 5 is_stmt 1 view .LVU279
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1028              		.loc 1 445 37 is_stmt 0 view .LVU280
 1029 0020 9A60     		str	r2, [r3, #8]
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1030              		.loc 1 446 1 view .LVU281
 1031 0022 70BD     		pop	{r4, r5, r6, pc}
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1032              		.loc 1 446 1 view .LVU282
 1033              		.cfi_endproc
 1034              	.LFE131:
 1036              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 1037              		.align	1
 1038              		.global	dma_memory_increase_enable
 1039              		.syntax unified
 1040              		.thumb
 1041              		.thumb_func
 1042              		.fpu fpv4-sp-d16
 1044              	dma_memory_increase_enable:
 1045              	.LVL54:
 1046              	.LFB132:
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1047              		.loc 1 459 1 is_stmt 1 view -0
 1048              		.cfi_startproc
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 0, uses_anonymous_args = 0
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1051              		.loc 1 459 1 is_stmt 0 view .LVU284
 1052 0000 38B5     		push	{r3, r4, r5, lr}
 1053              	.LCFI15:
 1054              		.cfi_def_cfa_offset 16
 1055              		.cfi_offset 3, -16
 1056              		.cfi_offset 4, -12
 1057              		.cfi_offset 5, -8
 1058              		.cfi_offset 14, -4
 1059 0002 0546     		mov	r5, r0
 1060 0004 0C46     		mov	r4, r1
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1061              		.loc 1 460 5 is_stmt 1 view .LVU285
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1062              		.loc 1 460 17 is_stmt 0 view .LVU286
 1063 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1064              	.LVL55:
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1065              		.loc 1 460 7 view .LVU287
 1066 000a 00B9     		cbnz	r0, .L80
 1067              	.L81:
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1068              		.loc 1 461 9 is_stmt 1 discriminator 1 view .LVU288
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1069              		.loc 1 461 9 discriminator 1 view .LVU289
 1070 000c FEE7     		b	.L81
 1071              	.L80:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 37


 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1072              		.loc 1 464 5 view .LVU290
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1073              		.loc 1 464 37 is_stmt 0 view .LVU291
 1074 000e 04EB8404 		add	r4, r4, r4, lsl #2
 1075 0012 A300     		lsls	r3, r4, #2
 1076 0014 2B44     		add	r3, r3, r5
 1077 0016 9A68     		ldr	r2, [r3, #8]
 1078 0018 42F08002 		orr	r2, r2, #128
 1079 001c 9A60     		str	r2, [r3, #8]
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1080              		.loc 1 465 1 view .LVU292
 1081 001e 38BD     		pop	{r3, r4, r5, pc}
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1082              		.loc 1 465 1 view .LVU293
 1083              		.cfi_endproc
 1084              	.LFE132:
 1086              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 1087              		.align	1
 1088              		.global	dma_memory_increase_disable
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu fpv4-sp-d16
 1094              	dma_memory_increase_disable:
 1095              	.LVL56:
 1096              	.LFB133:
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1097              		.loc 1 478 1 is_stmt 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1101              		.loc 1 478 1 is_stmt 0 view .LVU295
 1102 0000 38B5     		push	{r3, r4, r5, lr}
 1103              	.LCFI16:
 1104              		.cfi_def_cfa_offset 16
 1105              		.cfi_offset 3, -16
 1106              		.cfi_offset 4, -12
 1107              		.cfi_offset 5, -8
 1108              		.cfi_offset 14, -4
 1109 0002 0546     		mov	r5, r0
 1110 0004 0C46     		mov	r4, r1
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1111              		.loc 1 479 5 is_stmt 1 view .LVU296
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1112              		.loc 1 479 17 is_stmt 0 view .LVU297
 1113 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1114              	.LVL57:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1115              		.loc 1 479 7 view .LVU298
 1116 000a 00B9     		cbnz	r0, .L84
 1117              	.L85:
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1118              		.loc 1 480 9 is_stmt 1 discriminator 1 view .LVU299
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1119              		.loc 1 480 9 discriminator 1 view .LVU300
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 38


 1120 000c FEE7     		b	.L85
 1121              	.L84:
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1122              		.loc 1 483 5 view .LVU301
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1123              		.loc 1 483 37 is_stmt 0 view .LVU302
 1124 000e 04EB8404 		add	r4, r4, r4, lsl #2
 1125 0012 A300     		lsls	r3, r4, #2
 1126 0014 2B44     		add	r3, r3, r5
 1127 0016 9A68     		ldr	r2, [r3, #8]
 1128 0018 22F08002 		bic	r2, r2, #128
 1129 001c 9A60     		str	r2, [r3, #8]
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1130              		.loc 1 484 1 view .LVU303
 1131 001e 38BD     		pop	{r3, r4, r5, pc}
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1132              		.loc 1 484 1 view .LVU304
 1133              		.cfi_endproc
 1134              	.LFE133:
 1136              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 1137              		.align	1
 1138              		.global	dma_periph_increase_enable
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1142              		.fpu fpv4-sp-d16
 1144              	dma_periph_increase_enable:
 1145              	.LVL58:
 1146              	.LFB134:
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1147              		.loc 1 497 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1151              		.loc 1 497 1 is_stmt 0 view .LVU306
 1152 0000 38B5     		push	{r3, r4, r5, lr}
 1153              	.LCFI17:
 1154              		.cfi_def_cfa_offset 16
 1155              		.cfi_offset 3, -16
 1156              		.cfi_offset 4, -12
 1157              		.cfi_offset 5, -8
 1158              		.cfi_offset 14, -4
 1159 0002 0546     		mov	r5, r0
 1160 0004 0C46     		mov	r4, r1
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1161              		.loc 1 498 5 is_stmt 1 view .LVU307
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1162              		.loc 1 498 17 is_stmt 0 view .LVU308
 1163 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1164              	.LVL59:
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1165              		.loc 1 498 7 view .LVU309
 1166 000a 00B9     		cbnz	r0, .L88
 1167              	.L89:
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1168              		.loc 1 499 9 is_stmt 1 discriminator 1 view .LVU310
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 39


 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1169              		.loc 1 499 9 discriminator 1 view .LVU311
 1170 000c FEE7     		b	.L89
 1171              	.L88:
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1172              		.loc 1 502 5 view .LVU312
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1173              		.loc 1 502 37 is_stmt 0 view .LVU313
 1174 000e 04EB8404 		add	r4, r4, r4, lsl #2
 1175 0012 A300     		lsls	r3, r4, #2
 1176 0014 2B44     		add	r3, r3, r5
 1177 0016 9A68     		ldr	r2, [r3, #8]
 1178 0018 42F04002 		orr	r2, r2, #64
 1179 001c 9A60     		str	r2, [r3, #8]
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1180              		.loc 1 503 1 view .LVU314
 1181 001e 38BD     		pop	{r3, r4, r5, pc}
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1182              		.loc 1 503 1 view .LVU315
 1183              		.cfi_endproc
 1184              	.LFE134:
 1186              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 1187              		.align	1
 1188              		.global	dma_periph_increase_disable
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1192              		.fpu fpv4-sp-d16
 1194              	dma_periph_increase_disable:
 1195              	.LVL60:
 1196              	.LFB135:
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1197              		.loc 1 516 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 0
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1201              		.loc 1 516 1 is_stmt 0 view .LVU317
 1202 0000 38B5     		push	{r3, r4, r5, lr}
 1203              	.LCFI18:
 1204              		.cfi_def_cfa_offset 16
 1205              		.cfi_offset 3, -16
 1206              		.cfi_offset 4, -12
 1207              		.cfi_offset 5, -8
 1208              		.cfi_offset 14, -4
 1209 0002 0546     		mov	r5, r0
 1210 0004 0C46     		mov	r4, r1
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1211              		.loc 1 517 5 is_stmt 1 view .LVU318
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1212              		.loc 1 517 17 is_stmt 0 view .LVU319
 1213 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1214              	.LVL61:
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1215              		.loc 1 517 7 view .LVU320
 1216 000a 00B9     		cbnz	r0, .L92
 1217              	.L93:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 40


 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1218              		.loc 1 518 9 is_stmt 1 discriminator 1 view .LVU321
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1219              		.loc 1 518 9 discriminator 1 view .LVU322
 1220 000c FEE7     		b	.L93
 1221              	.L92:
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1222              		.loc 1 521 5 view .LVU323
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1223              		.loc 1 521 37 is_stmt 0 view .LVU324
 1224 000e 04EB8404 		add	r4, r4, r4, lsl #2
 1225 0012 A300     		lsls	r3, r4, #2
 1226 0014 2B44     		add	r3, r3, r5
 1227 0016 9A68     		ldr	r2, [r3, #8]
 1228 0018 22F04002 		bic	r2, r2, #64
 1229 001c 9A60     		str	r2, [r3, #8]
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1230              		.loc 1 522 1 view .LVU325
 1231 001e 38BD     		pop	{r3, r4, r5, pc}
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1232              		.loc 1 522 1 view .LVU326
 1233              		.cfi_endproc
 1234              	.LFE135:
 1236              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1237              		.align	1
 1238              		.global	dma_transfer_direction_config
 1239              		.syntax unified
 1240              		.thumb
 1241              		.thumb_func
 1242              		.fpu fpv4-sp-d16
 1244              	dma_transfer_direction_config:
 1245              	.LVL62:
 1246              	.LFB136:
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1247              		.loc 1 539 1 is_stmt 1 view -0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1251              		.loc 1 539 1 is_stmt 0 view .LVU328
 1252 0000 70B5     		push	{r4, r5, r6, lr}
 1253              	.LCFI19:
 1254              		.cfi_def_cfa_offset 16
 1255              		.cfi_offset 4, -16
 1256              		.cfi_offset 5, -12
 1257              		.cfi_offset 6, -8
 1258              		.cfi_offset 14, -4
 1259 0002 0546     		mov	r5, r0
 1260 0004 0C46     		mov	r4, r1
 1261 0006 1646     		mov	r6, r2
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1262              		.loc 1 540 5 is_stmt 1 view .LVU329
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1263              		.loc 1 540 17 is_stmt 0 view .LVU330
 1264 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1265              	.LVL63:
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 41


 1266              		.loc 1 540 7 view .LVU331
 1267 000c 00B9     		cbnz	r0, .L96
 1268              	.L97:
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1269              		.loc 1 541 9 is_stmt 1 discriminator 1 view .LVU332
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1270              		.loc 1 541 9 discriminator 1 view .LVU333
 1271 000e FEE7     		b	.L97
 1272              	.L96:
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1273              		.loc 1 544 5 view .LVU334
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1274              		.loc 1 544 7 is_stmt 0 view .LVU335
 1275 0010 46B9     		cbnz	r6, .L98
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     } else {
 1276              		.loc 1 545 9 is_stmt 1 view .LVU336
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     } else {
 1277              		.loc 1 545 41 is_stmt 0 view .LVU337
 1278 0012 04EB8404 		add	r4, r4, r4, lsl #2
 1279 0016 A300     		lsls	r3, r4, #2
 1280 0018 2B44     		add	r3, r3, r5
 1281 001a 9A68     		ldr	r2, [r3, #8]
 1282 001c 22F01002 		bic	r2, r2, #16
 1283 0020 9A60     		str	r2, [r3, #8]
 1284              	.L95:
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1285              		.loc 1 549 1 view .LVU338
 1286 0022 70BD     		pop	{r4, r5, r6, pc}
 1287              	.LVL64:
 1288              	.L98:
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1289              		.loc 1 547 9 is_stmt 1 view .LVU339
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1290              		.loc 1 547 41 is_stmt 0 view .LVU340
 1291 0024 04EB8404 		add	r4, r4, r4, lsl #2
 1292 0028 A300     		lsls	r3, r4, #2
 1293 002a 2B44     		add	r3, r3, r5
 1294 002c 9A68     		ldr	r2, [r3, #8]
 1295 002e 42F01002 		orr	r2, r2, #16
 1296 0032 9A60     		str	r2, [r3, #8]
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1297              		.loc 1 549 1 view .LVU341
 1298 0034 F5E7     		b	.L95
 1299              		.cfi_endproc
 1300              	.LFE136:
 1302              		.section	.text.dma_flag_get,"ax",%progbits
 1303              		.align	1
 1304              		.global	dma_flag_get
 1305              		.syntax unified
 1306              		.thumb
 1307              		.thumb_func
 1308              		.fpu fpv4-sp-d16
 1310              	dma_flag_get:
 1311              	.LVL65:
 1312              	.LFB137:
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     FlagStatus reval;
 1313              		.loc 1 568 1 is_stmt 1 view -0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 42


 1314              		.cfi_startproc
 1315              		@ args = 0, pretend = 0, frame = 0
 1316              		@ frame_needed = 0, uses_anonymous_args = 0
 1317              		@ link register save eliminated.
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1318              		.loc 1 569 5 view .LVU343
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1319              		.loc 1 571 5 view .LVU344
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1320              		.loc 1 571 18 is_stmt 0 view .LVU345
 1321 0000 0368     		ldr	r3, [r0]
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1322              		.loc 1 571 41 view .LVU346
 1323 0002 8900     		lsls	r1, r1, #2
 1324              	.LVL66:
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1325              		.loc 1 571 41 view .LVU347
 1326 0004 8A40     		lsls	r2, r2, r1
 1327              	.LVL67:
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         reval = SET;
 1328              		.loc 1 571 7 view .LVU348
 1329 0006 1342     		tst	r3, r2
 1330 0008 01D0     		beq	.L103
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1331              		.loc 1 572 15 view .LVU349
 1332 000a 0120     		movs	r0, #1
 1333              	.LVL68:
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1334              		.loc 1 572 15 view .LVU350
 1335 000c 7047     		bx	lr
 1336              	.LVL69:
 1337              	.L103:
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1338              		.loc 1 574 15 view .LVU351
 1339 000e 0020     		movs	r0, #0
 1340              	.LVL70:
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1341              		.loc 1 577 5 is_stmt 1 view .LVU352
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1342              		.loc 1 578 1 is_stmt 0 view .LVU353
 1343 0010 7047     		bx	lr
 1344              		.cfi_endproc
 1345              	.LFE137:
 1347              		.section	.text.dma_flag_clear,"ax",%progbits
 1348              		.align	1
 1349              		.global	dma_flag_clear
 1350              		.syntax unified
 1351              		.thumb
 1352              		.thumb_func
 1353              		.fpu fpv4-sp-d16
 1355              	dma_flag_clear:
 1356              	.LVL71:
 1357              	.LFB138:
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1358              		.loc 1 597 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 43


 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1363              		.loc 1 598 5 view .LVU355
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1364              		.loc 1 598 26 is_stmt 0 view .LVU356
 1365 0000 4368     		ldr	r3, [r0, #4]
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1366              		.loc 1 598 29 view .LVU357
 1367 0002 8900     		lsls	r1, r1, #2
 1368              	.LVL72:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1369              		.loc 1 598 29 view .LVU358
 1370 0004 8A40     		lsls	r2, r2, r1
 1371              	.LVL73:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1372              		.loc 1 598 26 view .LVU359
 1373 0006 1343     		orrs	r3, r3, r2
 1374 0008 4360     		str	r3, [r0, #4]
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1375              		.loc 1 599 1 view .LVU360
 1376 000a 7047     		bx	lr
 1377              		.cfi_endproc
 1378              	.LFE138:
 1380              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1381              		.align	1
 1382              		.global	dma_interrupt_flag_get
 1383              		.syntax unified
 1384              		.thumb
 1385              		.thumb_func
 1386              		.fpu fpv4-sp-d16
 1388              	dma_interrupt_flag_get:
 1389              	.LVL74:
 1390              	.LFB139:
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1391              		.loc 1 617 1 is_stmt 1 view -0
 1392              		.cfi_startproc
 1393              		@ args = 0, pretend = 0, frame = 0
 1394              		@ frame_needed = 0, uses_anonymous_args = 0
 1395              		@ link register save eliminated.
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1396              		.loc 1 617 1 is_stmt 0 view .LVU362
 1397 0000 10B4     		push	{r4}
 1398              	.LCFI20:
 1399              		.cfi_def_cfa_offset 4
 1400              		.cfi_offset 4, -4
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1401              		.loc 1 618 5 is_stmt 1 view .LVU363
 1402              	.LVL75:
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_FTF:
 1403              		.loc 1 620 5 view .LVU364
 1404 0002 042A     		cmp	r2, #4
 1405 0004 12D0     		beq	.L106
 1406 0006 082A     		cmp	r2, #8
 1407 0008 1BD0     		beq	.L107
 1408 000a 022A     		cmp	r2, #2
 1409 000c 00D0     		beq	.L114
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 44


 1410              	.L108:
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 1411              		.loc 1 634 13 discriminator 1 view .LVU365
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         }
 1412              		.loc 1 634 13 discriminator 1 view .LVU366
 1413 000e FEE7     		b	.L108
 1414              	.L114:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1415              		.loc 1 622 13 view .LVU367
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1416              		.loc 1 622 30 is_stmt 0 view .LVU368
 1417 0010 0468     		ldr	r4, [r0]
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1418              		.loc 1 622 53 view .LVU369
 1419 0012 8B00     		lsls	r3, r1, #2
 1420 0014 9A40     		lsls	r2, r2, r3
 1421              	.LVL76:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1422              		.loc 1 622 28 view .LVU370
 1423 0016 2240     		ands	r2, r2, r4
 1424              	.LVL77:
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1425              		.loc 1 623 13 is_stmt 1 view .LVU371
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1426              		.loc 1 623 32 is_stmt 0 view .LVU372
 1427 0018 0B44     		add	r3, r3, r1
 1428 001a 9900     		lsls	r1, r3, #2
 1429              	.LVL78:
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1430              		.loc 1 623 32 view .LVU373
 1431 001c 0144     		add	r1, r1, r0
 1432 001e 8B68     		ldr	r3, [r1, #8]
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1433              		.loc 1 623 30 view .LVU374
 1434 0020 03F00203 		and	r3, r3, #2
 1435              	.LVL79:
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_HTF:
 1436              		.loc 1 624 13 is_stmt 1 view .LVU375
 1437              	.L109:
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 1438              		.loc 1 637 5 view .LVU376
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 1439              		.loc 1 637 7 is_stmt 0 view .LVU377
 1440 0024 C2B1     		cbz	r2, .L111
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         return SET;
 1441              		.loc 1 637 23 discriminator 1 view .LVU378
 1442 0026 DBB9     		cbnz	r3, .L112
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1443              		.loc 1 640 16 view .LVU379
 1444 0028 0020     		movs	r0, #0
 1445              	.LVL80:
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1446              		.loc 1 640 16 view .LVU380
 1447 002a 16E0     		b	.L110
 1448              	.LVL81:
 1449              	.L106:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 45


 1450              		.loc 1 626 13 is_stmt 1 view .LVU381
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1451              		.loc 1 626 30 is_stmt 0 view .LVU382
 1452 002c 0468     		ldr	r4, [r0]
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1453              		.loc 1 626 53 view .LVU383
 1454 002e 8B00     		lsls	r3, r1, #2
 1455 0030 9A40     		lsls	r2, r2, r3
 1456              	.LVL82:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1457              		.loc 1 626 28 view .LVU384
 1458 0032 2240     		ands	r2, r2, r4
 1459              	.LVL83:
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1460              		.loc 1 627 13 is_stmt 1 view .LVU385
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1461              		.loc 1 627 32 is_stmt 0 view .LVU386
 1462 0034 0B44     		add	r3, r3, r1
 1463 0036 9900     		lsls	r1, r3, #2
 1464              	.LVL84:
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1465              		.loc 1 627 32 view .LVU387
 1466 0038 0144     		add	r1, r1, r0
 1467 003a 8B68     		ldr	r3, [r1, #8]
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1468              		.loc 1 627 30 view .LVU388
 1469 003c 03F00403 		and	r3, r3, #4
 1470              	.LVL85:
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         case DMA_INT_FLAG_ERR:
 1471              		.loc 1 628 13 is_stmt 1 view .LVU389
 1472 0040 F0E7     		b	.L109
 1473              	.LVL86:
 1474              	.L107:
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1475              		.loc 1 630 13 view .LVU390
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1476              		.loc 1 630 30 is_stmt 0 view .LVU391
 1477 0042 0468     		ldr	r4, [r0]
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1478              		.loc 1 630 53 view .LVU392
 1479 0044 8B00     		lsls	r3, r1, #2
 1480 0046 9A40     		lsls	r2, r2, r3
 1481              	.LVL87:
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1482              		.loc 1 630 28 view .LVU393
 1483 0048 2240     		ands	r2, r2, r4
 1484              	.LVL88:
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1485              		.loc 1 631 13 is_stmt 1 view .LVU394
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1486              		.loc 1 631 32 is_stmt 0 view .LVU395
 1487 004a 0B44     		add	r3, r3, r1
 1488 004c 9900     		lsls	r1, r3, #2
 1489              	.LVL89:
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1490              		.loc 1 631 32 view .LVU396
 1491 004e 0144     		add	r1, r1, r0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 46


 1492 0050 8B68     		ldr	r3, [r1, #8]
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****             break;
 1493              		.loc 1 631 30 view .LVU397
 1494 0052 03F00803 		and	r3, r3, #8
 1495              	.LVL90:
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         default:
 1496              		.loc 1 632 13 is_stmt 1 view .LVU398
 1497 0056 E5E7     		b	.L109
 1498              	.L111:
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1499              		.loc 1 640 16 is_stmt 0 view .LVU399
 1500 0058 0020     		movs	r0, #0
 1501              	.LVL91:
 1502              	.L110:
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1503              		.loc 1 642 1 view .LVU400
 1504 005a 5DF8044B 		ldr	r4, [sp], #4
 1505              	.LCFI21:
 1506              		.cfi_remember_state
 1507              		.cfi_restore 4
 1508              		.cfi_def_cfa_offset 0
 1509 005e 7047     		bx	lr
 1510              	.LVL92:
 1511              	.L112:
 1512              	.LCFI22:
 1513              		.cfi_restore_state
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1514              		.loc 1 638 16 view .LVU401
 1515 0060 0120     		movs	r0, #1
 1516              	.LVL93:
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }else{
 1517              		.loc 1 638 16 view .LVU402
 1518 0062 FAE7     		b	.L110
 1519              		.cfi_endproc
 1520              	.LFE139:
 1522              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1523              		.align	1
 1524              		.global	dma_interrupt_flag_clear
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1528              		.fpu fpv4-sp-d16
 1530              	dma_interrupt_flag_clear:
 1531              	.LVL94:
 1532              	.LFB140:
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1533              		.loc 1 661 1 is_stmt 1 view -0
 1534              		.cfi_startproc
 1535              		@ args = 0, pretend = 0, frame = 0
 1536              		@ frame_needed = 0, uses_anonymous_args = 0
 1537              		@ link register save eliminated.
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1538              		.loc 1 662 5 view .LVU404
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1539              		.loc 1 662 26 is_stmt 0 view .LVU405
 1540 0000 4368     		ldr	r3, [r0, #4]
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 47


 1541              		.loc 1 662 29 view .LVU406
 1542 0002 8900     		lsls	r1, r1, #2
 1543              	.LVL95:
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1544              		.loc 1 662 29 view .LVU407
 1545 0004 8A40     		lsls	r2, r2, r1
 1546              	.LVL96:
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1547              		.loc 1 662 26 view .LVU408
 1548 0006 1343     		orrs	r3, r3, r2
 1549 0008 4360     		str	r3, [r0, #4]
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1550              		.loc 1 663 1 view .LVU409
 1551 000a 7047     		bx	lr
 1552              		.cfi_endproc
 1553              	.LFE140:
 1555              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1556              		.align	1
 1557              		.global	dma_interrupt_enable
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1561              		.fpu fpv4-sp-d16
 1563              	dma_interrupt_enable:
 1564              	.LVL97:
 1565              	.LFB141:
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1566              		.loc 1 681 1 is_stmt 1 view -0
 1567              		.cfi_startproc
 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1570              		.loc 1 681 1 is_stmt 0 view .LVU411
 1571 0000 70B5     		push	{r4, r5, r6, lr}
 1572              	.LCFI23:
 1573              		.cfi_def_cfa_offset 16
 1574              		.cfi_offset 4, -16
 1575              		.cfi_offset 5, -12
 1576              		.cfi_offset 6, -8
 1577              		.cfi_offset 14, -4
 1578 0002 0646     		mov	r6, r0
 1579 0004 0C46     		mov	r4, r1
 1580 0006 1546     		mov	r5, r2
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1581              		.loc 1 682 5 is_stmt 1 view .LVU412
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1582              		.loc 1 682 17 is_stmt 0 view .LVU413
 1583 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1584              	.LVL98:
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1585              		.loc 1 682 7 view .LVU414
 1586 000c 00B9     		cbnz	r0, .L117
 1587              	.L118:
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1588              		.loc 1 683 9 is_stmt 1 discriminator 1 view .LVU415
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1589              		.loc 1 683 9 discriminator 1 view .LVU416
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 48


 1590 000e FEE7     		b	.L118
 1591              	.L117:
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1592              		.loc 1 686 5 view .LVU417
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1593              		.loc 1 686 37 is_stmt 0 view .LVU418
 1594 0010 04EB8404 		add	r4, r4, r4, lsl #2
 1595 0014 A300     		lsls	r3, r4, #2
 1596 0016 3344     		add	r3, r3, r6
 1597 0018 9A68     		ldr	r2, [r3, #8]
 1598 001a 2A43     		orrs	r2, r2, r5
 1599 001c 9A60     		str	r2, [r3, #8]
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1600              		.loc 1 687 1 view .LVU419
 1601 001e 70BD     		pop	{r4, r5, r6, pc}
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1602              		.loc 1 687 1 view .LVU420
 1603              		.cfi_endproc
 1604              	.LFE141:
 1606              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1607              		.align	1
 1608              		.global	dma_interrupt_disable
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1612              		.fpu fpv4-sp-d16
 1614              	dma_interrupt_disable:
 1615              	.LVL99:
 1616              	.LFB142:
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1617              		.loc 1 705 1 is_stmt 1 view -0
 1618              		.cfi_startproc
 1619              		@ args = 0, pretend = 0, frame = 0
 1620              		@ frame_needed = 0, uses_anonymous_args = 0
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1621              		.loc 1 705 1 is_stmt 0 view .LVU422
 1622 0000 70B5     		push	{r4, r5, r6, lr}
 1623              	.LCFI24:
 1624              		.cfi_def_cfa_offset 16
 1625              		.cfi_offset 4, -16
 1626              		.cfi_offset 5, -12
 1627              		.cfi_offset 6, -8
 1628              		.cfi_offset 14, -4
 1629 0002 0646     		mov	r6, r0
 1630 0004 0C46     		mov	r4, r1
 1631 0006 1546     		mov	r5, r2
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1632              		.loc 1 706 5 is_stmt 1 view .LVU423
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1633              		.loc 1 706 17 is_stmt 0 view .LVU424
 1634 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1635              	.LVL100:
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****         DMA_WRONG_HANDLE
 1636              		.loc 1 706 7 view .LVU425
 1637 000c 00B9     		cbnz	r0, .L121
 1638              	.L122:
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 49


 1639              		.loc 1 707 9 is_stmt 1 discriminator 1 view .LVU426
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c ****     }
 1640              		.loc 1 707 9 discriminator 1 view .LVU427
 1641 000e FEE7     		b	.L122
 1642              	.L121:
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1643              		.loc 1 710 5 view .LVU428
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** }
 1644              		.loc 1 710 37 is_stmt 0 view .LVU429
 1645 0010 04EB8404 		add	r4, r4, r4, lsl #2
 1646 0014 A300     		lsls	r3, r4, #2
 1647 0016 3344     		add	r3, r3, r6
 1648 0018 9A68     		ldr	r2, [r3, #8]
 1649 001a 22EA0502 		bic	r2, r2, r5
 1650 001e 9A60     		str	r2, [r3, #8]
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1651              		.loc 1 711 1 view .LVU430
 1652 0020 70BD     		pop	{r4, r5, r6, pc}
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_dma.c **** 
 1653              		.loc 1 711 1 view .LVU431
 1654              		.cfi_endproc
 1655              	.LFE142:
 1657              		.text
 1658              	.Letext0:
 1659              		.file 2 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1660              		.file 3 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1661              		.file 4 "Drivers/CMSIS/core_cm4.h"
 1662              		.file 5 "Drivers/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 1663              		.file 6 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1664              		.file 7 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_dma.h"
 1665              		.file 8 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\lock.h"
 1666              		.file 9 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_types.h"
 1667              		.file 10 "d:\\embedded_gcc\\arm_gcc\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 1668              		.file 11 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\reent.h"
 1669              		.file 12 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\stdlib.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_dma.c
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:18     .text.dma_periph_and_channel_check:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:25     .text.dma_periph_and_channel_check:0000000000000000 dma_periph_and_channel_check
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:67     .text.dma_periph_and_channel_check:0000000000000018 $d
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:72     .text.dma_deinit:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:79     .text.dma_deinit:0000000000000000 dma_deinit
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:145    .text.dma_struct_para_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:152    .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:201    .text.dma_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:208    .text.dma_init:0000000000000000 dma_init
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:349    .text.dma_circulation_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:356    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:399    .text.dma_circulation_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:406    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:449    .text.dma_memory_to_memory_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:456    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:499    .text.dma_memory_to_memory_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:506    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:549    .text.dma_channel_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:556    .text.dma_channel_enable:0000000000000000 dma_channel_enable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:599    .text.dma_channel_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:606    .text.dma_channel_disable:0000000000000000 dma_channel_disable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:649    .text.dma_periph_address_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:656    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:698    .text.dma_memory_address_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:705    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:747    .text.dma_transfer_number_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:754    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:799    .text.dma_transfer_number_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:806    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:848    .text.dma_priority_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:855    .text.dma_priority_config:0000000000000000 dma_priority_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:911    .text.dma_memory_width_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:918    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:974    .text.dma_periph_width_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:981    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1037   .text.dma_memory_increase_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1044   .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1087   .text.dma_memory_increase_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1094   .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1137   .text.dma_periph_increase_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1144   .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1187   .text.dma_periph_increase_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1194   .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1237   .text.dma_transfer_direction_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1244   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1303   .text.dma_flag_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1310   .text.dma_flag_get:0000000000000000 dma_flag_get
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1348   .text.dma_flag_clear:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1355   .text.dma_flag_clear:0000000000000000 dma_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1381   .text.dma_interrupt_flag_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1388   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1523   .text.dma_interrupt_flag_clear:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1530   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1556   .text.dma_interrupt_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1563   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s 			page 51


C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1607   .text.dma_interrupt_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccLrnOWd.s:1614   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable

NO UNDEFINED SYMBOLS
