--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.266(R)|    4.109(R)|clk               |   0.000|
flashData<0> |   -0.566(R)|    4.359(R)|clk               |   0.000|
flashData<1> |   -0.878(R)|    4.608(R)|clk               |   0.000|
flashData<2> |   -1.096(R)|    4.784(R)|clk               |   0.000|
flashData<3> |   -0.802(R)|    4.548(R)|clk               |   0.000|
flashData<4> |   -0.641(R)|    4.420(R)|clk               |   0.000|
flashData<5> |   -0.561(R)|    4.355(R)|clk               |   0.000|
flashData<6> |   -1.563(R)|    5.157(R)|clk               |   0.000|
flashData<7> |   -1.145(R)|    4.823(R)|clk               |   0.000|
flashData<8> |   -1.006(R)|    4.714(R)|clk               |   0.000|
flashData<9> |   -0.848(R)|    4.588(R)|clk               |   0.000|
flashData<10>|   -0.631(R)|    4.414(R)|clk               |   0.000|
flashData<11>|   -0.577(R)|    4.370(R)|clk               |   0.000|
flashData<12>|   -0.547(R)|    4.345(R)|clk               |   0.000|
flashData<13>|   -0.517(R)|    4.321(R)|clk               |   0.000|
flashData<14>|   -0.533(R)|    4.334(R)|clk               |   0.000|
flashData<15>|   -0.088(R)|    3.977(R)|clk               |   0.000|
ram1Data<0>  |   -1.293(R)|    4.927(R)|clk               |   0.000|
ram1Data<1>  |   -1.692(R)|    5.250(R)|clk               |   0.000|
ram1Data<2>  |   -1.174(R)|    4.858(R)|clk               |   0.000|
ram1Data<3>  |   -1.388(R)|    5.030(R)|clk               |   0.000|
ram1Data<4>  |   -1.057(R)|    4.762(R)|clk               |   0.000|
ram1Data<5>  |   -1.952(R)|    5.474(R)|clk               |   0.000|
ram1Data<6>  |   -1.546(R)|    5.153(R)|clk               |   0.000|
ram1Data<7>  |   -0.797(R)|    4.550(R)|clk               |   0.000|
ram2Data<0>  |   -1.019(R)|    5.893(R)|clk               |   0.000|
ram2Data<1>  |    0.782(R)|    5.338(R)|clk               |   0.000|
ram2Data<2>  |   -1.031(R)|    4.930(R)|clk               |   0.000|
ram2Data<3>  |   -0.955(R)|    4.790(R)|clk               |   0.000|
ram2Data<4>  |   -1.102(R)|    4.799(R)|clk               |   0.000|
ram2Data<5>  |   -1.318(R)|    5.507(R)|clk               |   0.000|
ram2Data<6>  |   -1.036(R)|    5.026(R)|clk               |   0.000|
ram2Data<7>  |   -0.844(R)|    4.984(R)|clk               |   0.000|
ram2Data<8>  |   -2.307(R)|    5.780(R)|clk               |   0.000|
ram2Data<9>  |   -2.490(R)|    6.259(R)|clk               |   0.000|
ram2Data<10> |   -1.744(R)|    5.669(R)|clk               |   0.000|
ram2Data<11> |   -1.784(R)|    5.951(R)|clk               |   0.000|
ram2Data<12> |   -2.016(R)|    5.858(R)|clk               |   0.000|
ram2Data<13> |   -2.509(R)|    6.349(R)|clk               |   0.000|
ram2Data<14> |   -1.444(R)|    5.809(R)|clk               |   0.000|
ram2Data<15> |   -2.497(R)|    6.069(R)|clk               |   0.000|
tbre         |    1.782(R)|    2.467(R)|clk               |   0.000|
tsre         |    0.697(R)|    3.335(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.455(R)|    4.511(R)|clk               |   0.000|
flashData<0> |   -1.755(R)|    4.761(R)|clk               |   0.000|
flashData<1> |   -2.067(R)|    5.010(R)|clk               |   0.000|
flashData<2> |   -2.285(R)|    5.186(R)|clk               |   0.000|
flashData<3> |   -1.991(R)|    4.950(R)|clk               |   0.000|
flashData<4> |   -1.830(R)|    4.822(R)|clk               |   0.000|
flashData<5> |   -1.750(R)|    4.757(R)|clk               |   0.000|
flashData<6> |   -2.752(R)|    5.559(R)|clk               |   0.000|
flashData<7> |   -2.334(R)|    5.225(R)|clk               |   0.000|
flashData<8> |   -2.195(R)|    5.116(R)|clk               |   0.000|
flashData<9> |   -2.037(R)|    4.990(R)|clk               |   0.000|
flashData<10>|   -1.820(R)|    4.816(R)|clk               |   0.000|
flashData<11>|   -1.766(R)|    4.772(R)|clk               |   0.000|
flashData<12>|   -1.736(R)|    4.747(R)|clk               |   0.000|
flashData<13>|   -1.706(R)|    4.723(R)|clk               |   0.000|
flashData<14>|   -1.722(R)|    4.736(R)|clk               |   0.000|
flashData<15>|   -1.277(R)|    4.379(R)|clk               |   0.000|
ram1Data<0>  |   -2.482(R)|    5.329(R)|clk               |   0.000|
ram1Data<1>  |   -2.881(R)|    5.652(R)|clk               |   0.000|
ram1Data<2>  |   -2.363(R)|    5.260(R)|clk               |   0.000|
ram1Data<3>  |   -2.577(R)|    5.432(R)|clk               |   0.000|
ram1Data<4>  |   -2.246(R)|    5.164(R)|clk               |   0.000|
ram1Data<5>  |   -3.141(R)|    5.876(R)|clk               |   0.000|
ram1Data<6>  |   -2.735(R)|    5.555(R)|clk               |   0.000|
ram1Data<7>  |   -1.986(R)|    4.952(R)|clk               |   0.000|
ram2Data<0>  |   -2.208(R)|    6.295(R)|clk               |   0.000|
ram2Data<1>  |   -0.407(R)|    5.740(R)|clk               |   0.000|
ram2Data<2>  |   -2.220(R)|    5.332(R)|clk               |   0.000|
ram2Data<3>  |   -2.144(R)|    5.192(R)|clk               |   0.000|
ram2Data<4>  |   -2.291(R)|    5.201(R)|clk               |   0.000|
ram2Data<5>  |   -2.507(R)|    5.909(R)|clk               |   0.000|
ram2Data<6>  |   -2.225(R)|    5.428(R)|clk               |   0.000|
ram2Data<7>  |   -2.033(R)|    5.386(R)|clk               |   0.000|
ram2Data<8>  |   -3.496(R)|    6.182(R)|clk               |   0.000|
ram2Data<9>  |   -3.679(R)|    6.661(R)|clk               |   0.000|
ram2Data<10> |   -2.933(R)|    6.071(R)|clk               |   0.000|
ram2Data<11> |   -2.973(R)|    6.353(R)|clk               |   0.000|
ram2Data<12> |   -3.205(R)|    6.260(R)|clk               |   0.000|
ram2Data<13> |   -3.698(R)|    6.751(R)|clk               |   0.000|
ram2Data<14> |   -2.633(R)|    6.211(R)|clk               |   0.000|
ram2Data<15> |   -3.686(R)|    6.471(R)|clk               |   0.000|
tbre         |    0.593(R)|    2.869(R)|clk               |   0.000|
tsre         |   -0.492(R)|    3.737(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.475(R)|    4.535(R)|clk               |   0.000|
flashData<0> |   -1.775(R)|    4.785(R)|clk               |   0.000|
flashData<1> |   -2.087(R)|    5.034(R)|clk               |   0.000|
flashData<2> |   -2.305(R)|    5.210(R)|clk               |   0.000|
flashData<3> |   -2.011(R)|    4.974(R)|clk               |   0.000|
flashData<4> |   -1.850(R)|    4.846(R)|clk               |   0.000|
flashData<5> |   -1.770(R)|    4.781(R)|clk               |   0.000|
flashData<6> |   -2.772(R)|    5.583(R)|clk               |   0.000|
flashData<7> |   -2.354(R)|    5.249(R)|clk               |   0.000|
flashData<8> |   -2.215(R)|    5.140(R)|clk               |   0.000|
flashData<9> |   -2.057(R)|    5.014(R)|clk               |   0.000|
flashData<10>|   -1.840(R)|    4.840(R)|clk               |   0.000|
flashData<11>|   -1.786(R)|    4.796(R)|clk               |   0.000|
flashData<12>|   -1.756(R)|    4.771(R)|clk               |   0.000|
flashData<13>|   -1.726(R)|    4.747(R)|clk               |   0.000|
flashData<14>|   -1.742(R)|    4.760(R)|clk               |   0.000|
flashData<15>|   -1.297(R)|    4.403(R)|clk               |   0.000|
ram1Data<0>  |   -2.502(R)|    5.353(R)|clk               |   0.000|
ram1Data<1>  |   -2.901(R)|    5.676(R)|clk               |   0.000|
ram1Data<2>  |   -2.383(R)|    5.284(R)|clk               |   0.000|
ram1Data<3>  |   -2.597(R)|    5.456(R)|clk               |   0.000|
ram1Data<4>  |   -2.266(R)|    5.188(R)|clk               |   0.000|
ram1Data<5>  |   -3.161(R)|    5.900(R)|clk               |   0.000|
ram1Data<6>  |   -2.755(R)|    5.579(R)|clk               |   0.000|
ram1Data<7>  |   -2.006(R)|    4.976(R)|clk               |   0.000|
ram2Data<0>  |   -2.228(R)|    6.319(R)|clk               |   0.000|
ram2Data<1>  |   -0.427(R)|    5.764(R)|clk               |   0.000|
ram2Data<2>  |   -2.240(R)|    5.356(R)|clk               |   0.000|
ram2Data<3>  |   -2.164(R)|    5.216(R)|clk               |   0.000|
ram2Data<4>  |   -2.311(R)|    5.225(R)|clk               |   0.000|
ram2Data<5>  |   -2.527(R)|    5.933(R)|clk               |   0.000|
ram2Data<6>  |   -2.245(R)|    5.452(R)|clk               |   0.000|
ram2Data<7>  |   -2.053(R)|    5.410(R)|clk               |   0.000|
ram2Data<8>  |   -3.516(R)|    6.206(R)|clk               |   0.000|
ram2Data<9>  |   -3.699(R)|    6.685(R)|clk               |   0.000|
ram2Data<10> |   -2.953(R)|    6.095(R)|clk               |   0.000|
ram2Data<11> |   -2.993(R)|    6.377(R)|clk               |   0.000|
ram2Data<12> |   -3.225(R)|    6.284(R)|clk               |   0.000|
ram2Data<13> |   -3.718(R)|    6.775(R)|clk               |   0.000|
ram2Data<14> |   -2.653(R)|    6.235(R)|clk               |   0.000|
ram2Data<15> |   -3.706(R)|    6.495(R)|clk               |   0.000|
tbre         |    0.573(R)|    2.893(R)|clk               |   0.000|
tsre         |   -0.512(R)|    3.761(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.672(R)|    4.782(R)|clk               |   0.000|
flashData<0> |   -1.972(R)|    5.032(R)|clk               |   0.000|
flashData<1> |   -2.284(R)|    5.281(R)|clk               |   0.000|
flashData<2> |   -2.502(R)|    5.457(R)|clk               |   0.000|
flashData<3> |   -2.208(R)|    5.221(R)|clk               |   0.000|
flashData<4> |   -2.047(R)|    5.093(R)|clk               |   0.000|
flashData<5> |   -1.967(R)|    5.028(R)|clk               |   0.000|
flashData<6> |   -2.969(R)|    5.830(R)|clk               |   0.000|
flashData<7> |   -2.551(R)|    5.496(R)|clk               |   0.000|
flashData<8> |   -2.412(R)|    5.387(R)|clk               |   0.000|
flashData<9> |   -2.254(R)|    5.261(R)|clk               |   0.000|
flashData<10>|   -2.037(R)|    5.087(R)|clk               |   0.000|
flashData<11>|   -1.983(R)|    5.043(R)|clk               |   0.000|
flashData<12>|   -1.953(R)|    5.018(R)|clk               |   0.000|
flashData<13>|   -1.923(R)|    4.994(R)|clk               |   0.000|
flashData<14>|   -1.939(R)|    5.007(R)|clk               |   0.000|
flashData<15>|   -1.494(R)|    4.650(R)|clk               |   0.000|
ram1Data<0>  |   -2.699(R)|    5.600(R)|clk               |   0.000|
ram1Data<1>  |   -3.098(R)|    5.923(R)|clk               |   0.000|
ram1Data<2>  |   -2.580(R)|    5.531(R)|clk               |   0.000|
ram1Data<3>  |   -2.794(R)|    5.703(R)|clk               |   0.000|
ram1Data<4>  |   -2.463(R)|    5.435(R)|clk               |   0.000|
ram1Data<5>  |   -3.358(R)|    6.147(R)|clk               |   0.000|
ram1Data<6>  |   -2.952(R)|    5.826(R)|clk               |   0.000|
ram1Data<7>  |   -2.203(R)|    5.223(R)|clk               |   0.000|
ram2Data<0>  |   -2.425(R)|    6.566(R)|clk               |   0.000|
ram2Data<1>  |   -0.624(R)|    6.011(R)|clk               |   0.000|
ram2Data<2>  |   -2.437(R)|    5.603(R)|clk               |   0.000|
ram2Data<3>  |   -2.361(R)|    5.463(R)|clk               |   0.000|
ram2Data<4>  |   -2.508(R)|    5.472(R)|clk               |   0.000|
ram2Data<5>  |   -2.724(R)|    6.180(R)|clk               |   0.000|
ram2Data<6>  |   -2.442(R)|    5.699(R)|clk               |   0.000|
ram2Data<7>  |   -2.250(R)|    5.657(R)|clk               |   0.000|
ram2Data<8>  |   -3.713(R)|    6.453(R)|clk               |   0.000|
ram2Data<9>  |   -3.896(R)|    6.932(R)|clk               |   0.000|
ram2Data<10> |   -3.150(R)|    6.342(R)|clk               |   0.000|
ram2Data<11> |   -3.190(R)|    6.624(R)|clk               |   0.000|
ram2Data<12> |   -3.422(R)|    6.531(R)|clk               |   0.000|
ram2Data<13> |   -3.915(R)|    7.022(R)|clk               |   0.000|
ram2Data<14> |   -2.850(R)|    6.482(R)|clk               |   0.000|
ram2Data<15> |   -3.903(R)|    6.742(R)|clk               |   0.000|
tbre         |    0.376(R)|    3.140(R)|clk               |   0.000|
tsre         |   -0.709(R)|    4.008(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.957(R)|clk               |   0.000|
digit1<1>    |   18.059(R)|clk               |   0.000|
digit1<2>    |   18.042(R)|clk               |   0.000|
digit1<3>    |   18.447(R)|clk               |   0.000|
digit1<4>    |   17.826(R)|clk               |   0.000|
digit1<5>    |   18.027(R)|clk               |   0.000|
digit1<6>    |   17.721(R)|clk               |   0.000|
digit2<0>    |   18.435(R)|clk               |   0.000|
digit2<1>    |   17.122(R)|clk               |   0.000|
digit2<2>    |   18.191(R)|clk               |   0.000|
digit2<3>    |   17.712(R)|clk               |   0.000|
digit2<4>    |   17.429(R)|clk               |   0.000|
digit2<5>    |   18.816(R)|clk               |   0.000|
digit2<6>    |   17.433(R)|clk               |   0.000|
flashAddr<1> |   15.050(R)|clk               |   0.000|
flashAddr<2> |   15.045(R)|clk               |   0.000|
flashAddr<3> |   15.420(R)|clk               |   0.000|
flashAddr<4> |   15.013(R)|clk               |   0.000|
flashAddr<5> |   14.821(R)|clk               |   0.000|
flashAddr<6> |   14.740(R)|clk               |   0.000|
flashAddr<7> |   15.134(R)|clk               |   0.000|
flashAddr<8> |   15.067(R)|clk               |   0.000|
flashAddr<9> |   14.915(R)|clk               |   0.000|
flashAddr<10>|   14.677(R)|clk               |   0.000|
flashAddr<11>|   14.436(R)|clk               |   0.000|
flashAddr<12>|   14.530(R)|clk               |   0.000|
flashAddr<13>|   14.390(R)|clk               |   0.000|
flashAddr<14>|   14.093(R)|clk               |   0.000|
flashAddr<15>|   14.156(R)|clk               |   0.000|
flashAddr<16>|   14.391(R)|clk               |   0.000|
flashCe      |   16.155(R)|clk               |   0.000|
flashData<0> |   14.755(R)|clk               |   0.000|
flashData<1> |   14.642(R)|clk               |   0.000|
flashData<2> |   15.141(R)|clk               |   0.000|
flashData<3> |   14.618(R)|clk               |   0.000|
flashData<4> |   15.144(R)|clk               |   0.000|
flashData<5> |   15.034(R)|clk               |   0.000|
flashData<6> |   15.026(R)|clk               |   0.000|
flashData<7> |   15.259(R)|clk               |   0.000|
flashData<8> |   15.011(R)|clk               |   0.000|
flashData<9> |   14.876(R)|clk               |   0.000|
flashData<10>|   15.407(R)|clk               |   0.000|
flashData<11>|   15.285(R)|clk               |   0.000|
flashData<12>|   15.661(R)|clk               |   0.000|
flashData<13>|   15.663(R)|clk               |   0.000|
flashData<14>|   15.909(R)|clk               |   0.000|
flashData<15>|   15.911(R)|clk               |   0.000|
flashOe      |   15.799(R)|clk               |   0.000|
flashWe      |   15.937(R)|clk               |   0.000|
led<9>       |   17.161(R)|clk               |   0.000|
led<10>      |   17.949(R)|clk               |   0.000|
led<11>      |   18.871(R)|clk               |   0.000|
led<12>      |   18.050(R)|clk               |   0.000|
led<13>      |   17.666(R)|clk               |   0.000|
led<14>      |   16.228(R)|clk               |   0.000|
led<15>      |   15.725(R)|clk               |   0.000|
ram1Data<0>  |   14.028(R)|clk               |   0.000|
ram1Data<1>  |   14.250(R)|clk               |   0.000|
ram1Data<2>  |   14.045(R)|clk               |   0.000|
ram1Data<3>  |   13.862(R)|clk               |   0.000|
ram1Data<4>  |   13.627(R)|clk               |   0.000|
ram1Data<5>  |   13.682(R)|clk               |   0.000|
ram1Data<6>  |   13.676(R)|clk               |   0.000|
ram1Data<7>  |   13.677(R)|clk               |   0.000|
ram2Addr<0>  |   14.663(R)|clk               |   0.000|
ram2Addr<1>  |   15.061(R)|clk               |   0.000|
ram2Addr<2>  |   14.103(R)|clk               |   0.000|
ram2Addr<3>  |   14.772(R)|clk               |   0.000|
ram2Addr<4>  |   14.672(R)|clk               |   0.000|
ram2Addr<5>  |   14.383(R)|clk               |   0.000|
ram2Addr<6>  |   15.257(R)|clk               |   0.000|
ram2Addr<7>  |   15.578(R)|clk               |   0.000|
ram2Addr<8>  |   15.110(R)|clk               |   0.000|
ram2Addr<9>  |   14.497(R)|clk               |   0.000|
ram2Addr<10> |   15.711(R)|clk               |   0.000|
ram2Addr<11> |   15.160(R)|clk               |   0.000|
ram2Addr<12> |   15.056(R)|clk               |   0.000|
ram2Addr<13> |   14.466(R)|clk               |   0.000|
ram2Addr<14> |   14.569(R)|clk               |   0.000|
ram2Addr<15> |   14.244(R)|clk               |   0.000|
ram2Data<0>  |   15.274(R)|clk               |   0.000|
ram2Data<1>  |   15.816(R)|clk               |   0.000|
ram2Data<2>  |   15.925(R)|clk               |   0.000|
ram2Data<3>  |   15.930(R)|clk               |   0.000|
ram2Data<4>  |   15.107(R)|clk               |   0.000|
ram2Data<5>  |   15.635(R)|clk               |   0.000|
ram2Data<6>  |   16.180(R)|clk               |   0.000|
ram2Data<7>  |   16.015(R)|clk               |   0.000|
ram2Data<8>  |   15.707(R)|clk               |   0.000|
ram2Data<9>  |   16.655(R)|clk               |   0.000|
ram2Data<10> |   14.981(R)|clk               |   0.000|
ram2Data<11> |   15.364(R)|clk               |   0.000|
ram2Data<12> |   16.178(R)|clk               |   0.000|
ram2Data<13> |   16.798(R)|clk               |   0.000|
ram2Data<14> |   15.245(R)|clk               |   0.000|
ram2Data<15> |   15.957(R)|clk               |   0.000|
ram2Oe       |   14.273(R)|clk               |   0.000|
ram2We       |   14.426(R)|clk               |   0.000|
rdn          |   15.688(R)|clk               |   0.000|
wrn          |   15.599(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.359(R)|clk               |   0.000|
digit1<1>    |   18.461(R)|clk               |   0.000|
digit1<2>    |   18.444(R)|clk               |   0.000|
digit1<3>    |   18.849(R)|clk               |   0.000|
digit1<4>    |   18.228(R)|clk               |   0.000|
digit1<5>    |   18.429(R)|clk               |   0.000|
digit1<6>    |   18.123(R)|clk               |   0.000|
digit2<0>    |   18.837(R)|clk               |   0.000|
digit2<1>    |   17.524(R)|clk               |   0.000|
digit2<2>    |   18.593(R)|clk               |   0.000|
digit2<3>    |   18.114(R)|clk               |   0.000|
digit2<4>    |   17.831(R)|clk               |   0.000|
digit2<5>    |   19.218(R)|clk               |   0.000|
digit2<6>    |   17.835(R)|clk               |   0.000|
flashAddr<1> |   15.452(R)|clk               |   0.000|
flashAddr<2> |   15.447(R)|clk               |   0.000|
flashAddr<3> |   15.822(R)|clk               |   0.000|
flashAddr<4> |   15.415(R)|clk               |   0.000|
flashAddr<5> |   15.223(R)|clk               |   0.000|
flashAddr<6> |   15.142(R)|clk               |   0.000|
flashAddr<7> |   15.536(R)|clk               |   0.000|
flashAddr<8> |   15.469(R)|clk               |   0.000|
flashAddr<9> |   15.317(R)|clk               |   0.000|
flashAddr<10>|   15.079(R)|clk               |   0.000|
flashAddr<11>|   14.838(R)|clk               |   0.000|
flashAddr<12>|   14.932(R)|clk               |   0.000|
flashAddr<13>|   14.792(R)|clk               |   0.000|
flashAddr<14>|   14.495(R)|clk               |   0.000|
flashAddr<15>|   14.558(R)|clk               |   0.000|
flashAddr<16>|   14.793(R)|clk               |   0.000|
flashCe      |   16.557(R)|clk               |   0.000|
flashData<0> |   15.157(R)|clk               |   0.000|
flashData<1> |   15.044(R)|clk               |   0.000|
flashData<2> |   15.543(R)|clk               |   0.000|
flashData<3> |   15.020(R)|clk               |   0.000|
flashData<4> |   15.546(R)|clk               |   0.000|
flashData<5> |   15.436(R)|clk               |   0.000|
flashData<6> |   15.428(R)|clk               |   0.000|
flashData<7> |   15.661(R)|clk               |   0.000|
flashData<8> |   15.413(R)|clk               |   0.000|
flashData<9> |   15.278(R)|clk               |   0.000|
flashData<10>|   15.809(R)|clk               |   0.000|
flashData<11>|   15.687(R)|clk               |   0.000|
flashData<12>|   16.063(R)|clk               |   0.000|
flashData<13>|   16.065(R)|clk               |   0.000|
flashData<14>|   16.311(R)|clk               |   0.000|
flashData<15>|   16.313(R)|clk               |   0.000|
flashOe      |   16.201(R)|clk               |   0.000|
flashWe      |   16.339(R)|clk               |   0.000|
led<9>       |   17.563(R)|clk               |   0.000|
led<10>      |   18.351(R)|clk               |   0.000|
led<11>      |   19.273(R)|clk               |   0.000|
led<12>      |   18.452(R)|clk               |   0.000|
led<13>      |   18.068(R)|clk               |   0.000|
led<14>      |   16.630(R)|clk               |   0.000|
led<15>      |   16.127(R)|clk               |   0.000|
ram1Data<0>  |   14.430(R)|clk               |   0.000|
ram1Data<1>  |   14.652(R)|clk               |   0.000|
ram1Data<2>  |   14.447(R)|clk               |   0.000|
ram1Data<3>  |   14.264(R)|clk               |   0.000|
ram1Data<4>  |   14.029(R)|clk               |   0.000|
ram1Data<5>  |   14.084(R)|clk               |   0.000|
ram1Data<6>  |   14.078(R)|clk               |   0.000|
ram1Data<7>  |   14.079(R)|clk               |   0.000|
ram2Addr<0>  |   15.065(R)|clk               |   0.000|
ram2Addr<1>  |   15.463(R)|clk               |   0.000|
ram2Addr<2>  |   14.505(R)|clk               |   0.000|
ram2Addr<3>  |   15.174(R)|clk               |   0.000|
ram2Addr<4>  |   15.074(R)|clk               |   0.000|
ram2Addr<5>  |   14.785(R)|clk               |   0.000|
ram2Addr<6>  |   15.659(R)|clk               |   0.000|
ram2Addr<7>  |   15.980(R)|clk               |   0.000|
ram2Addr<8>  |   15.512(R)|clk               |   0.000|
ram2Addr<9>  |   14.899(R)|clk               |   0.000|
ram2Addr<10> |   16.113(R)|clk               |   0.000|
ram2Addr<11> |   15.562(R)|clk               |   0.000|
ram2Addr<12> |   15.458(R)|clk               |   0.000|
ram2Addr<13> |   14.868(R)|clk               |   0.000|
ram2Addr<14> |   14.971(R)|clk               |   0.000|
ram2Addr<15> |   14.646(R)|clk               |   0.000|
ram2Data<0>  |   15.676(R)|clk               |   0.000|
ram2Data<1>  |   16.218(R)|clk               |   0.000|
ram2Data<2>  |   16.327(R)|clk               |   0.000|
ram2Data<3>  |   16.332(R)|clk               |   0.000|
ram2Data<4>  |   15.509(R)|clk               |   0.000|
ram2Data<5>  |   16.037(R)|clk               |   0.000|
ram2Data<6>  |   16.582(R)|clk               |   0.000|
ram2Data<7>  |   16.417(R)|clk               |   0.000|
ram2Data<8>  |   16.109(R)|clk               |   0.000|
ram2Data<9>  |   17.057(R)|clk               |   0.000|
ram2Data<10> |   15.383(R)|clk               |   0.000|
ram2Data<11> |   15.766(R)|clk               |   0.000|
ram2Data<12> |   16.580(R)|clk               |   0.000|
ram2Data<13> |   17.200(R)|clk               |   0.000|
ram2Data<14> |   15.647(R)|clk               |   0.000|
ram2Data<15> |   16.359(R)|clk               |   0.000|
ram2Oe       |   14.675(R)|clk               |   0.000|
ram2We       |   14.828(R)|clk               |   0.000|
rdn          |   16.090(R)|clk               |   0.000|
wrn          |   16.001(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.383(R)|clk               |   0.000|
digit1<1>    |   18.485(R)|clk               |   0.000|
digit1<2>    |   18.468(R)|clk               |   0.000|
digit1<3>    |   18.873(R)|clk               |   0.000|
digit1<4>    |   18.252(R)|clk               |   0.000|
digit1<5>    |   18.453(R)|clk               |   0.000|
digit1<6>    |   18.147(R)|clk               |   0.000|
digit2<0>    |   18.861(R)|clk               |   0.000|
digit2<1>    |   17.548(R)|clk               |   0.000|
digit2<2>    |   18.617(R)|clk               |   0.000|
digit2<3>    |   18.138(R)|clk               |   0.000|
digit2<4>    |   17.855(R)|clk               |   0.000|
digit2<5>    |   19.242(R)|clk               |   0.000|
digit2<6>    |   17.859(R)|clk               |   0.000|
flashAddr<1> |   15.476(R)|clk               |   0.000|
flashAddr<2> |   15.471(R)|clk               |   0.000|
flashAddr<3> |   15.846(R)|clk               |   0.000|
flashAddr<4> |   15.439(R)|clk               |   0.000|
flashAddr<5> |   15.247(R)|clk               |   0.000|
flashAddr<6> |   15.166(R)|clk               |   0.000|
flashAddr<7> |   15.560(R)|clk               |   0.000|
flashAddr<8> |   15.493(R)|clk               |   0.000|
flashAddr<9> |   15.341(R)|clk               |   0.000|
flashAddr<10>|   15.103(R)|clk               |   0.000|
flashAddr<11>|   14.862(R)|clk               |   0.000|
flashAddr<12>|   14.956(R)|clk               |   0.000|
flashAddr<13>|   14.816(R)|clk               |   0.000|
flashAddr<14>|   14.519(R)|clk               |   0.000|
flashAddr<15>|   14.582(R)|clk               |   0.000|
flashAddr<16>|   14.817(R)|clk               |   0.000|
flashCe      |   16.581(R)|clk               |   0.000|
flashData<0> |   15.181(R)|clk               |   0.000|
flashData<1> |   15.068(R)|clk               |   0.000|
flashData<2> |   15.567(R)|clk               |   0.000|
flashData<3> |   15.044(R)|clk               |   0.000|
flashData<4> |   15.570(R)|clk               |   0.000|
flashData<5> |   15.460(R)|clk               |   0.000|
flashData<6> |   15.452(R)|clk               |   0.000|
flashData<7> |   15.685(R)|clk               |   0.000|
flashData<8> |   15.437(R)|clk               |   0.000|
flashData<9> |   15.302(R)|clk               |   0.000|
flashData<10>|   15.833(R)|clk               |   0.000|
flashData<11>|   15.711(R)|clk               |   0.000|
flashData<12>|   16.087(R)|clk               |   0.000|
flashData<13>|   16.089(R)|clk               |   0.000|
flashData<14>|   16.335(R)|clk               |   0.000|
flashData<15>|   16.337(R)|clk               |   0.000|
flashOe      |   16.225(R)|clk               |   0.000|
flashWe      |   16.363(R)|clk               |   0.000|
led<9>       |   17.587(R)|clk               |   0.000|
led<10>      |   18.375(R)|clk               |   0.000|
led<11>      |   19.297(R)|clk               |   0.000|
led<12>      |   18.476(R)|clk               |   0.000|
led<13>      |   18.092(R)|clk               |   0.000|
led<14>      |   16.654(R)|clk               |   0.000|
led<15>      |   16.151(R)|clk               |   0.000|
ram1Data<0>  |   14.454(R)|clk               |   0.000|
ram1Data<1>  |   14.676(R)|clk               |   0.000|
ram1Data<2>  |   14.471(R)|clk               |   0.000|
ram1Data<3>  |   14.288(R)|clk               |   0.000|
ram1Data<4>  |   14.053(R)|clk               |   0.000|
ram1Data<5>  |   14.108(R)|clk               |   0.000|
ram1Data<6>  |   14.102(R)|clk               |   0.000|
ram1Data<7>  |   14.103(R)|clk               |   0.000|
ram2Addr<0>  |   15.089(R)|clk               |   0.000|
ram2Addr<1>  |   15.487(R)|clk               |   0.000|
ram2Addr<2>  |   14.529(R)|clk               |   0.000|
ram2Addr<3>  |   15.198(R)|clk               |   0.000|
ram2Addr<4>  |   15.098(R)|clk               |   0.000|
ram2Addr<5>  |   14.809(R)|clk               |   0.000|
ram2Addr<6>  |   15.683(R)|clk               |   0.000|
ram2Addr<7>  |   16.004(R)|clk               |   0.000|
ram2Addr<8>  |   15.536(R)|clk               |   0.000|
ram2Addr<9>  |   14.923(R)|clk               |   0.000|
ram2Addr<10> |   16.137(R)|clk               |   0.000|
ram2Addr<11> |   15.586(R)|clk               |   0.000|
ram2Addr<12> |   15.482(R)|clk               |   0.000|
ram2Addr<13> |   14.892(R)|clk               |   0.000|
ram2Addr<14> |   14.995(R)|clk               |   0.000|
ram2Addr<15> |   14.670(R)|clk               |   0.000|
ram2Data<0>  |   15.700(R)|clk               |   0.000|
ram2Data<1>  |   16.242(R)|clk               |   0.000|
ram2Data<2>  |   16.351(R)|clk               |   0.000|
ram2Data<3>  |   16.356(R)|clk               |   0.000|
ram2Data<4>  |   15.533(R)|clk               |   0.000|
ram2Data<5>  |   16.061(R)|clk               |   0.000|
ram2Data<6>  |   16.606(R)|clk               |   0.000|
ram2Data<7>  |   16.441(R)|clk               |   0.000|
ram2Data<8>  |   16.133(R)|clk               |   0.000|
ram2Data<9>  |   17.081(R)|clk               |   0.000|
ram2Data<10> |   15.407(R)|clk               |   0.000|
ram2Data<11> |   15.790(R)|clk               |   0.000|
ram2Data<12> |   16.604(R)|clk               |   0.000|
ram2Data<13> |   17.224(R)|clk               |   0.000|
ram2Data<14> |   15.671(R)|clk               |   0.000|
ram2Data<15> |   16.383(R)|clk               |   0.000|
ram2Oe       |   14.699(R)|clk               |   0.000|
ram2We       |   14.852(R)|clk               |   0.000|
rdn          |   16.114(R)|clk               |   0.000|
wrn          |   16.025(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.630(R)|clk               |   0.000|
digit1<1>    |   18.732(R)|clk               |   0.000|
digit1<2>    |   18.715(R)|clk               |   0.000|
digit1<3>    |   19.120(R)|clk               |   0.000|
digit1<4>    |   18.499(R)|clk               |   0.000|
digit1<5>    |   18.700(R)|clk               |   0.000|
digit1<6>    |   18.394(R)|clk               |   0.000|
digit2<0>    |   19.108(R)|clk               |   0.000|
digit2<1>    |   17.795(R)|clk               |   0.000|
digit2<2>    |   18.864(R)|clk               |   0.000|
digit2<3>    |   18.385(R)|clk               |   0.000|
digit2<4>    |   18.102(R)|clk               |   0.000|
digit2<5>    |   19.489(R)|clk               |   0.000|
digit2<6>    |   18.106(R)|clk               |   0.000|
flashAddr<1> |   15.723(R)|clk               |   0.000|
flashAddr<2> |   15.718(R)|clk               |   0.000|
flashAddr<3> |   16.093(R)|clk               |   0.000|
flashAddr<4> |   15.686(R)|clk               |   0.000|
flashAddr<5> |   15.494(R)|clk               |   0.000|
flashAddr<6> |   15.413(R)|clk               |   0.000|
flashAddr<7> |   15.807(R)|clk               |   0.000|
flashAddr<8> |   15.740(R)|clk               |   0.000|
flashAddr<9> |   15.588(R)|clk               |   0.000|
flashAddr<10>|   15.350(R)|clk               |   0.000|
flashAddr<11>|   15.109(R)|clk               |   0.000|
flashAddr<12>|   15.203(R)|clk               |   0.000|
flashAddr<13>|   15.063(R)|clk               |   0.000|
flashAddr<14>|   14.766(R)|clk               |   0.000|
flashAddr<15>|   14.829(R)|clk               |   0.000|
flashAddr<16>|   15.064(R)|clk               |   0.000|
flashCe      |   16.828(R)|clk               |   0.000|
flashData<0> |   15.428(R)|clk               |   0.000|
flashData<1> |   15.315(R)|clk               |   0.000|
flashData<2> |   15.814(R)|clk               |   0.000|
flashData<3> |   15.291(R)|clk               |   0.000|
flashData<4> |   15.817(R)|clk               |   0.000|
flashData<5> |   15.707(R)|clk               |   0.000|
flashData<6> |   15.699(R)|clk               |   0.000|
flashData<7> |   15.932(R)|clk               |   0.000|
flashData<8> |   15.684(R)|clk               |   0.000|
flashData<9> |   15.549(R)|clk               |   0.000|
flashData<10>|   16.080(R)|clk               |   0.000|
flashData<11>|   15.958(R)|clk               |   0.000|
flashData<12>|   16.334(R)|clk               |   0.000|
flashData<13>|   16.336(R)|clk               |   0.000|
flashData<14>|   16.582(R)|clk               |   0.000|
flashData<15>|   16.584(R)|clk               |   0.000|
flashOe      |   16.472(R)|clk               |   0.000|
flashWe      |   16.610(R)|clk               |   0.000|
led<9>       |   17.834(R)|clk               |   0.000|
led<10>      |   18.622(R)|clk               |   0.000|
led<11>      |   19.544(R)|clk               |   0.000|
led<12>      |   18.723(R)|clk               |   0.000|
led<13>      |   18.339(R)|clk               |   0.000|
led<14>      |   16.901(R)|clk               |   0.000|
led<15>      |   16.398(R)|clk               |   0.000|
ram1Data<0>  |   14.701(R)|clk               |   0.000|
ram1Data<1>  |   14.923(R)|clk               |   0.000|
ram1Data<2>  |   14.718(R)|clk               |   0.000|
ram1Data<3>  |   14.535(R)|clk               |   0.000|
ram1Data<4>  |   14.300(R)|clk               |   0.000|
ram1Data<5>  |   14.355(R)|clk               |   0.000|
ram1Data<6>  |   14.349(R)|clk               |   0.000|
ram1Data<7>  |   14.350(R)|clk               |   0.000|
ram2Addr<0>  |   15.336(R)|clk               |   0.000|
ram2Addr<1>  |   15.734(R)|clk               |   0.000|
ram2Addr<2>  |   14.776(R)|clk               |   0.000|
ram2Addr<3>  |   15.445(R)|clk               |   0.000|
ram2Addr<4>  |   15.345(R)|clk               |   0.000|
ram2Addr<5>  |   15.056(R)|clk               |   0.000|
ram2Addr<6>  |   15.930(R)|clk               |   0.000|
ram2Addr<7>  |   16.251(R)|clk               |   0.000|
ram2Addr<8>  |   15.783(R)|clk               |   0.000|
ram2Addr<9>  |   15.170(R)|clk               |   0.000|
ram2Addr<10> |   16.384(R)|clk               |   0.000|
ram2Addr<11> |   15.833(R)|clk               |   0.000|
ram2Addr<12> |   15.729(R)|clk               |   0.000|
ram2Addr<13> |   15.139(R)|clk               |   0.000|
ram2Addr<14> |   15.242(R)|clk               |   0.000|
ram2Addr<15> |   14.917(R)|clk               |   0.000|
ram2Data<0>  |   15.947(R)|clk               |   0.000|
ram2Data<1>  |   16.489(R)|clk               |   0.000|
ram2Data<2>  |   16.598(R)|clk               |   0.000|
ram2Data<3>  |   16.603(R)|clk               |   0.000|
ram2Data<4>  |   15.780(R)|clk               |   0.000|
ram2Data<5>  |   16.308(R)|clk               |   0.000|
ram2Data<6>  |   16.853(R)|clk               |   0.000|
ram2Data<7>  |   16.688(R)|clk               |   0.000|
ram2Data<8>  |   16.380(R)|clk               |   0.000|
ram2Data<9>  |   17.328(R)|clk               |   0.000|
ram2Data<10> |   15.654(R)|clk               |   0.000|
ram2Data<11> |   16.037(R)|clk               |   0.000|
ram2Data<12> |   16.851(R)|clk               |   0.000|
ram2Data<13> |   17.471(R)|clk               |   0.000|
ram2Data<14> |   15.918(R)|clk               |   0.000|
ram2Data<15> |   16.630(R)|clk               |   0.000|
ram2Oe       |   14.946(R)|clk               |   0.000|
ram2We       |   15.099(R)|clk               |   0.000|
rdn          |   16.361(R)|clk               |   0.000|
wrn          |   16.272(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.413|         |         |         |
clk_hand       |    7.413|         |         |         |
opt            |    7.413|         |         |         |
rst            |    7.413|   12.649|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.413|         |         |         |
clk_hand       |    7.413|         |         |         |
opt            |    7.413|         |         |         |
rst            |    7.413|   12.649|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.413|         |         |         |
clk_hand       |    7.413|         |         |         |
opt            |    7.413|         |         |         |
rst            |    7.413|   12.649|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.413|         |         |         |
clk_hand       |    7.413|         |         |         |
opt            |    7.413|         |         |         |
rst            |    7.413|   12.649|   -1.545|   -1.545|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 12:16:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



