// Seed: 2198242537
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri id_4
);
  assign id_1 = -1;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    id_7,
    output wire  id_2,
    output uwire id_3,
    input  wand  id_4,
    output tri0  id_5
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2;
  supply1 id_2;
  assign id_1 = id_1;
  wire  id_3;
  uwire id_4 = -1 + -1 == 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_8[1] <= (1);
  assign id_3 = id_8;
  module_2 modCall_1 ();
endmodule
