

================================================================
== Vitis HLS Report for 'EphemeralKeyGeneration_A_1_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Tue May 20 14:32:36 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      135|      135|  1.350 us|  1.350 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |      133|      133|        10|          2|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%PublicKeyA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %PublicKeyA"   --->   Operation 15 'read' 'PublicKeyA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 0, i6 %i" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 16 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i397"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_294 = load i6 %i" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 18 'load' 'i_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%icmp_ln40 = icmp_eq  i6 %i_294, i6 63" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 19 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.i397.split, void %fp2_encode.exit.exitStub" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i_294, i32 3, i32 5" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 21 'partselect' 'lshr_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %lshr_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 22 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 23 'getelementptr' 't_i_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 24 'load' 't_i_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %lshr_ln42" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 25 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %zext_ln" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 26 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_i_addr_2 = getelementptr i64 %t_i, i32 0, i32 %zext_ln43" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 27 'getelementptr' 't_i_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%t_i_load_2 = load i4 %t_i_addr_2" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 28 'load' 't_i_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %i_294, i6 1" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 29 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %i_294" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 30 'zext' 'zext_ln36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 31 'load' 't_i_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %zext_ln36, i32 %PublicKeyA_read" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 32 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i8 %gmem0, i32 %add_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 33 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load_2 = load i4 %t_i_addr_2" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 34 'load' 't_i_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 %add_ln40, i6 %i" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 35 'store' 'store_ln36' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %i_294" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 36 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln42 = shl i6 %i_294, i6 3" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 37 'shl' 'shl_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %shl_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 38 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (4.59ns)   --->   "%lshr_ln42_2 = lshr i64 %t_i_load, i64 %zext_ln42_3" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 39 'lshr' 'lshr_ln42_2' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %lshr_ln42_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 40 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (7.30ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem0_addr_2, i32 1" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 41 'writereq' 'gmem0_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%add_ln43 = add i7 %zext_ln40, i7 63" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 42 'add' 'add_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i7 %add_ln43" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 43 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln43_1 = add i32 %zext_ln43_2, i32 %PublicKeyA_read" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 44 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i8 %gmem0, i32 %add_ln43_1" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 45 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [1/1] (7.30ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem0_addr_2, i8 %trunc_ln42, i1 1" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 46 'write' 'write_ln42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 47 [1/1] (4.59ns)   --->   "%lshr_ln43 = lshr i64 %t_i_load_2, i64 %zext_ln42_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 47 'lshr' 'lshr_ln43' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %lshr_ln43" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 48 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (7.30ns)   --->   "%gmem0_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem0_addr_3, i32 1" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 49 'writereq' 'gmem0_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 50 [5/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 50 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem0_addr_3, i8 %trunc_ln43, i1 1" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 51 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 52 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 53 [5/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 53 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 54 [3/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 54 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 55 [4/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 55 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 56 [2/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 56 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 57 [3/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 57 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 58 [1/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 58 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [2/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 59 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 60 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 62 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 63 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i397" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 64 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', src/sidh.c:36->src/sidh.c:143) of constant 0 on local variable 'i', src/sidh.c:36->src/sidh.c:143 [7]  (1.588 ns)
	'load' operation 6 bit ('i', src/sidh.c:42->src/sidh.c:143) on local variable 'i', src/sidh.c:36->src/sidh.c:143 [10]  (0.000 ns)
	'getelementptr' operation 4 bit ('t_i_addr', src/sidh.c:42->src/sidh.c:143) [22]  (0.000 ns)
	'load' operation 64 bit ('t_i_load', src/sidh.c:42->src/sidh.c:143) on array 't_i' [23]  (3.254 ns)

 <State 2>: 3.413ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln40', src/sidh.c:40->src/sidh.c:143) [12]  (1.825 ns)
	'store' operation 0 bit ('store_ln36', src/sidh.c:36->src/sidh.c:143) of variable 'add_ln40', src/sidh.c:40->src/sidh.c:143 on local variable 'i', src/sidh.c:36->src/sidh.c:143 [46]  (1.588 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_addr_2_req', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [30]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln42', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [31]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [32]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [32]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [32]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [32]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', src/sidh.c:42->src/sidh.c:143) on port 'gmem0' (src/sidh.c:42->src/sidh.c:143) [32]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_3_resp', src/sidh.c:43->src/sidh.c:143) on port 'gmem0' (src/sidh.c:43->src/sidh.c:143) [45]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
