// Seed: 639803014
module module_0 (
    input wor id_0,
    input uwire id_1
    , id_18,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6
    , id_19,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri id_12,
    output tri id_13,
    output wor id_14,
    input tri0 id_15,
    input tri id_16
);
  wire id_20;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12
);
  wire id_14;
  wor  id_15 = 1;
  module_0(
      id_5,
      id_11,
      id_4,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4,
      id_4,
      id_12,
      id_9,
      id_2,
      id_7,
      id_12,
      id_8,
      id_11,
      id_4
  );
endmodule
