Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 18:58:57 2019
| Host         : Photonics running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decode_a_timing_summary_routed.rpt -pb decode_a_timing_summary_routed.pb -rpx decode_a_timing_summary_routed.rpx -warn_on_violation
| Design       : decode_a
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.153        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.153        0.000                      0                   66        0.154        0.000                      0                   66        4.500        0.000                       0                    47  
sys_clk_pin         8.153        0.000                      0                   66        0.154        0.000                      0                   66        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 8.153        0.000                      0                   66        0.119        0.000                      0                   66  
clk           sys_clk_pin         8.153        0.000                      0                   66        0.119        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.642ns (40.601%)  route 0.939ns (59.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.419     6.112    decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.520     6.756    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.296     7.011 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.011    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.077    15.194    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.322     7.037 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.037    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.235    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.773ns (47.434%)  route 0.857ns (52.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.295     6.805 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.805    decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.192    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.773ns (47.726%)  route 0.847ns (52.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.847     6.500    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_1
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.295     6.795 r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3/O
                         net (fo=1, routed)           0.000     6.795    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    15.196    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.799ns (48.259%)  route 0.857ns (51.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 f  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.321     6.831 r  decode_a_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.831    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDSE (Setup_fdse_C_D)        0.118    15.233    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.775%)  route 0.869ns (52.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.869     6.522    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.317     6.839 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.839    decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.118    15.258    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.802 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.802    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131     1.647    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.799    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.636    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.086    51.730    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_2_out
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.775 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.775    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091    51.607    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.607    
                         arrival time                          51.775    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.121     1.789    decode_a_struct/output_x0/p_0_out_0
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_struct/output_x0/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/C
                         clock pessimism             -0.499     1.519    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.075     1.594    decode_a_struct/output_x0/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.130    41.775    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.504    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.075    41.579    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.579    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.750    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047     1.550    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.120    41.765    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    41.517    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.047    41.564    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.564    
                         arrival time                          41.765    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.930%)  route 0.130ns (41.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.775    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.820 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__1/O
                         net (fo=1, routed)           0.000    51.820    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/i[3]_8
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.611    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.611    
                         arrival time                          51.820    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.773%)  route 0.130ns (41.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.776    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.821 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__2/O
                         net (fo=1, routed)           0.000    51.821    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/i[4]_9
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.611    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.611    
                         arrival time                          51.821    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.121    51.765    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_1_out
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.810 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.810    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515    51.503    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091    51.594    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.594    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.642ns (40.601%)  route 0.939ns (59.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.419     6.112    decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.520     6.756    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.296     7.011 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.011    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.077    15.194    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.322     7.037 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.037    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.235    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.773ns (47.434%)  route 0.857ns (52.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.295     6.805 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.805    decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.192    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.773ns (47.726%)  route 0.847ns (52.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.847     6.500    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_1
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.295     6.795 r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3/O
                         net (fo=1, routed)           0.000     6.795    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    15.196    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.799ns (48.259%)  route 0.857ns (51.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 f  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.321     6.831 r  decode_a_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.831    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDSE (Setup_fdse_C_D)        0.118    15.233    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.775%)  route 0.869ns (52.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.869     6.522    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.317     6.839 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.839    decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.118    15.258    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.802 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.802    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131     1.647    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.799    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.636    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.086    51.730    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_2_out
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.775 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.775    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091    51.607    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.607    
                         arrival time                          51.775    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.121     1.789    decode_a_struct/output_x0/p_0_out_0
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_struct/output_x0/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/C
                         clock pessimism             -0.499     1.519    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.075     1.594    decode_a_struct/output_x0/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.130    41.775    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.504    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.075    41.579    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.579    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.750    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047     1.550    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.120    41.765    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    41.517    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.047    41.564    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.564    
                         arrival time                          41.765    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.930%)  route 0.130ns (41.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.775    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.820 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__1/O
                         net (fo=1, routed)           0.000    51.820    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/i[3]_8
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.611    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.611    
                         arrival time                          51.820    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.773%)  route 0.130ns (41.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.776    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.821 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__2/O
                         net (fo=1, routed)           0.000    51.821    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/i[4]_9
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.611    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.611    
                         arrival time                          51.821    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.121    51.765    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_1_out
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.810 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.810    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515    51.503    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091    51.594    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.594    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.642ns (40.601%)  route 0.939ns (59.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.419     6.112    decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.520     6.756    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.296     7.011 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.011    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.077    15.194    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.322     7.037 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.037    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.235    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.773ns (47.434%)  route 0.857ns (52.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.295     6.805 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.805    decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.192    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.773ns (47.726%)  route 0.847ns (52.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.847     6.500    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_1
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.295     6.795 r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3/O
                         net (fo=1, routed)           0.000     6.795    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    15.196    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.799ns (48.259%)  route 0.857ns (51.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 f  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.321     6.831 r  decode_a_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.831    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDSE (Setup_fdse_C_D)        0.118    15.233    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.775%)  route 0.869ns (52.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.869     6.522    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.317     6.839 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.839    decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.118    15.258    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.802 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.802    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131     1.683    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.799    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.672    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.086    51.730    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_2_out
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.775 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.775    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091    51.643    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.643    
                         arrival time                          51.775    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.121     1.789    decode_a_struct/output_x0/p_0_out_0
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_struct/output_x0/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/C
                         clock pessimism             -0.499     1.519    
                         clock uncertainty            0.035     1.555    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.075     1.630    decode_a_struct/output_x0/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.130    41.775    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.504    
                         clock uncertainty            0.035    41.540    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.075    41.615    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.615    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.750    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
                         clock uncertainty            0.035     1.539    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047     1.586    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.120    41.765    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    41.517    
                         clock uncertainty            0.035    41.553    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.047    41.600    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.600    
                         arrival time                          41.765    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.930%)  route 0.130ns (41.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.775    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.820 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__1/O
                         net (fo=1, routed)           0.000    51.820    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/i[3]_8
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
                         clock uncertainty            0.035    51.555    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.647    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.647    
                         arrival time                          51.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.773%)  route 0.130ns (41.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.776    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.821 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__2/O
                         net (fo=1, routed)           0.000    51.821    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/i[4]_9
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
                         clock uncertainty            0.035    51.555    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.647    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.647    
                         arrival time                          51.821    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.121    51.765    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_1_out
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.810 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.810    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515    51.503    
                         clock uncertainty            0.035    51.539    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091    51.630    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.630    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.642ns (40.601%)  route 0.939ns (59.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.419     6.112    decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  decode_a_struct/serial_to_parallel/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_i_1/O
                         net (fo=1, routed)           0.520     6.756    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp_0
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y91          FDSE (Setup_fdse_C_CE)      -0.205    14.909    decode_a_struct/counter1/count_reg_20_23_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.715ns (38.933%)  route 1.121ns (61.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.296     7.011 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     7.011    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.077    15.194    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.741ns (39.785%)  route 1.121ns (60.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  decode_a_default_clock_driver/clockdriver/clk_num_reg[4]/Q
                         net (fo=3, routed)           1.121     6.715    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[4]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.322     7.037 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     7.037    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.235    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.773ns (47.434%)  route 0.857ns (52.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.295     6.805 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.805    decode_a_default_clock_driver/clockdriver_x1/clk_num[2]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.192    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.773ns (47.726%)  route 0.847ns (52.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.847     6.500    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_1
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.295     6.795 r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3/O
                         net (fo=1, routed)           0.000     6.795    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__3_n_0
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    15.196    decode_a_default_clock_driver/clockdriver_x1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.799ns (48.259%)  route 0.857ns (51.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 f  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.857     6.510    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.321     6.831 r  decode_a_default_clock_driver/clockdriver_x1/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.831    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDSE (Setup_fdse_C_D)        0.118    15.233    decode_a_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.775%)  route 0.869ns (52.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.175    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/Q
                         net (fo=4, routed)           0.869     6.522    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg_n_0_[1]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.317     6.839 r  decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.839    decode_a_default_clock_driver/clockdriver_x1/clk_num[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.877    decode_a_default_clock_driver/clockdriver_x1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.118    15.258    decode_a_default_clock_driver/clockdriver_x1/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.502%)  route 0.528ns (50.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.623     5.174    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.528     6.221    decode_a_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.876    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.276    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y92          FDRE (Setup_fdre_C_R)       -0.429    14.688    decode_a_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I1_O)        0.048     1.802 r  decode_a_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.802    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131     1.683    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  decode_a_default_clock_driver/clockdriver/clk_num_reg[1]/Q
                         net (fo=6, routed)           0.109     1.754    decode_a_default_clock_driver/clockdriver/clk_num_reg__0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  decode_a_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.799    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.672    decode_a_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.086    51.730    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_2_out
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.775 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000    51.775    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/i[1]_6
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091    51.643    decode_a_struct/output_x0/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.643    
                         arrival time                          51.775    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/src_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  decode_a_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=8, routed)           0.121     1.789    decode_a_struct/output_x0/p_0_out_0
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_struct/output_x0/clk_IBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  decode_a_struct/output_x0/src_ce_reg/C
                         clock pessimism             -0.499     1.519    
                         clock uncertainty            0.035     1.555    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.075     1.630    decode_a_struct/output_x0/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.130    41.775    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/o[3]_4
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.515    41.504    
                         clock uncertainty            0.035    41.540    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.075    41.615    decode_a_struct/serial_to_parallel/fd_array[4].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.615    
                         arrival time                          41.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.503    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.105     1.750    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_vec_1
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515     1.503    
                         clock uncertainty            0.035     1.539    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047     1.586    decode_a_default_clock_driver/clockdriver_x0/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    41.504    decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    41.645 r  decode_a_struct/serial_to_parallel/fd_array[0].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.120    41.765    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/o[0]_1
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861    42.020    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    41.517    
                         clock uncertainty            0.035    41.553    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.047    41.600    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -41.600    
                         arrival time                          41.765    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.930%)  route 0.130ns (41.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.775    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.820 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__1/O
                         net (fo=1, routed)           0.000    51.820    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/i[3]_8
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
                         clock uncertainty            0.035    51.555    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.647    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.647    
                         arrival time                          51.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.773%)  route 0.130ns (41.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    51.504    decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    51.645 r  decode_a_struct/serial_to_parallel/fd_array[1].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.130    51.776    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045    51.821 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__2/O
                         net (fo=1, routed)           0.000    51.821    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/i[4]_9
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.499    51.519    
                         clock uncertainty            0.035    51.555    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    51.647    decode_a_struct/output_x0/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.647    
                         arrival time                          51.821    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    51.503    decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  decode_a_struct/output_x0/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.121    51.765    decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_1_out
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.045    51.810 r  decode_a_struct/serial_to_parallel/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000    51.810    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/i[2]_7
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860    52.019    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.515    51.503    
                         clock uncertainty            0.035    51.539    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091    51.630    decode_a_struct/output_x0/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.630    
                         arrival time                          51.810    
  -------------------------------------------------------------------
                         slack                                  0.180    





