--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Sep 06 14:20:08 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Motor_1_IN_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Motor_1_IN_1_net_0 : bit;
SIGNAL tmpIO_0__Motor_1_IN_1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_1_IN_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Motor_1_IN_1_net_0 : bit;
SIGNAL tmpOE__Motor_1_IN_2_net_0 : bit;
SIGNAL tmpFB_0__Motor_1_IN_2_net_0 : bit;
SIGNAL tmpIO_0__Motor_1_IN_2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_1_IN_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_1_IN_2_net_0 : bit;
SIGNAL Net_18 : bit;
SIGNAL \PWM_Master:Net_107\ : bit;
SIGNAL \PWM_Master:Net_113\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \PWM_Master:Net_63\ : bit;
SIGNAL \PWM_Master:Net_57\ : bit;
SIGNAL \PWM_Master:Net_54\ : bit;
SIGNAL Net_33 : bit;
SIGNAL Net_21 : bit;
SIGNAL Net_29 : bit;
SIGNAL \PWM_Master:Net_114\ : bit;
SIGNAL tmpOE__Motor_1_ENA_net_0 : bit;
SIGNAL tmpFB_0__Motor_1_ENA_net_0 : bit;
SIGNAL tmpIO_0__Motor_1_ENA_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_1_ENA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_1_ENA_net_0 : bit;
SIGNAL \QuadDec_1:Net_1129\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_1:Net_1275\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_1:Net_1251\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_1:Net_1260\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_1:Net_1264\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_1:Net_1203\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Net_1290\ : bit;
SIGNAL \QuadDec_1:bQuadDec:sync_clock\ : bit;
SIGNAL Net_34 : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_35 : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_1:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_1:Net_1232\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_1:Net_530\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_1:Net_611\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_6\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \QuadDec_1:Net_1151\ : bit;
SIGNAL \QuadDec_1:Net_1248\ : bit;
SIGNAL \QuadDec_1:Net_1229\ : bit;
SIGNAL \QuadDec_1:Net_1272\ : bit;
SIGNAL \QuadDec_1:Net_1287\ : bit;
SIGNAL tmpOE__Motor_1_Phase_A_net_0 : bit;
SIGNAL tmpIO_0__Motor_1_Phase_A_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_1_Phase_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_1_Phase_A_net_0 : bit;
SIGNAL tmpOE__Motor_1_Phase_B_net_0 : bit;
SIGNAL tmpIO_0__Motor_1_Phase_B_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_1_Phase_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_1_Phase_B_net_0 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_51 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_46 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_42 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Motor_2_IN_3_net_0 : bit;
SIGNAL tmpFB_0__Motor_2_IN_3_net_0 : bit;
SIGNAL tmpIO_0__Motor_2_IN_3_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_2_IN_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_2_IN_3_net_0 : bit;
SIGNAL tmpOE__Motor_2_IN_4_net_0 : bit;
SIGNAL tmpFB_0__Motor_2_IN_4_net_0 : bit;
SIGNAL tmpIO_0__Motor_2_IN_4_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_2_IN_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_2_IN_4_net_0 : bit;
SIGNAL tmpOE__Motor_2_ENB_net_0 : bit;
SIGNAL Net_139 : bit;
SIGNAL tmpFB_0__Motor_2_ENB_net_0 : bit;
SIGNAL tmpIO_0__Motor_2_ENB_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_2_ENB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_2_ENB_net_0 : bit;
SIGNAL \QuadDec_2:Net_1129\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_2:Net_1275\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_2:Net_1251\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_2:Net_1260\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_2:Net_1264\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_2:Net_1203\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Net_1290\ : bit;
SIGNAL \QuadDec_2:bQuadDec:sync_clock\ : bit;
SIGNAL Net_87 : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_2:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_88 : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_2:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_2:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_2:Net_1232\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:error\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_2:Net_530\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_2:Net_611\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_6\ : bit;
SIGNAL Net_86 : bit;
SIGNAL \QuadDec_2:Net_1151\ : bit;
SIGNAL \QuadDec_2:Net_1248\ : bit;
SIGNAL \QuadDec_2:Net_1229\ : bit;
SIGNAL \QuadDec_2:Net_1272\ : bit;
SIGNAL \QuadDec_2:Net_1287\ : bit;
SIGNAL tmpOE__Motor_2_Phase_A_net_0 : bit;
SIGNAL tmpIO_0__Motor_2_Phase_A_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_2_Phase_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_2_Phase_A_net_0 : bit;
SIGNAL tmpOE__Motor_2_Phase_B_net_0 : bit;
SIGNAL tmpIO_0__Motor_2_Phase_B_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_2_Phase_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_2_Phase_B_net_0 : bit;
SIGNAL Net_132 : bit;
SIGNAL \PWM_Slave:Net_107\ : bit;
SIGNAL \PWM_Slave:Net_113\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \PWM_Slave:Net_63\ : bit;
SIGNAL \PWM_Slave:Net_57\ : bit;
SIGNAL \PWM_Slave:Net_54\ : bit;
SIGNAL Net_135 : bit;
SIGNAL Net_143 : bit;
SIGNAL \PWM_Slave:Net_114\ : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL Net_219 : bit;
SIGNAL \Timer_1:Net_55\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \Timer_1:Net_53\ : bit;
SIGNAL \Timer_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_1:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:status_6\ : bit;
SIGNAL \Timer_1:TimerUDB:status_5\ : bit;
SIGNAL \Timer_1:TimerUDB:status_4\ : bit;
SIGNAL \Timer_1:TimerUDB:status_0\ : bit;
SIGNAL \Timer_1:TimerUDB:status_1\ : bit;
SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_1:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc6\ : bit;
SIGNAL \Timer_1:TimerUDB:nc8\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc5\ : bit;
SIGNAL \Timer_1:TimerUDB:nc7\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL Net_5 : bit;
SIGNAL tmpOE__Front_Echo_1_net_0 : bit;
SIGNAL Net_242 : bit;
SIGNAL tmpIO_0__Front_Echo_1_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_1_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_1_net_0 : bit;
SIGNAL Net_245 : bit;
SIGNAL tmpIO_0__Front_Trigger_1_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_1_net_0 : bit;
SIGNAL Net_244 : bit;
SIGNAL \Timer_2:Net_260\ : bit;
SIGNAL \Timer_2:Net_55\ : bit;
SIGNAL Net_251 : bit;
SIGNAL \Timer_2:Net_53\ : bit;
SIGNAL \Timer_2:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_2:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_2:TimerUDB:control_7\ : bit;
SIGNAL \Timer_2:TimerUDB:control_6\ : bit;
SIGNAL \Timer_2:TimerUDB:control_5\ : bit;
SIGNAL \Timer_2:TimerUDB:control_4\ : bit;
SIGNAL \Timer_2:TimerUDB:control_3\ : bit;
SIGNAL \Timer_2:TimerUDB:control_2\ : bit;
SIGNAL \Timer_2:TimerUDB:control_1\ : bit;
SIGNAL \Timer_2:TimerUDB:control_0\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_2:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_2:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_2:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_2:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_2:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_2:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_2:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_2:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_2:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_2:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_2:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_2:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_2:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_2:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_250 : bit;
SIGNAL \Timer_2:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL add_vv_vv_MODGEN_7_1 : bit;
SIGNAL \Timer_2:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_7_0 : bit;
SIGNAL \Timer_2:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_2:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sIntCapCount:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sIntCapCount:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sIntCapCount:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sIntCapCount:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sIntCapCount:MODULE_6:neq\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_2:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_2:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_2:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_2:TimerUDB:status_6\ : bit;
SIGNAL \Timer_2:TimerUDB:status_5\ : bit;
SIGNAL \Timer_2:TimerUDB:status_4\ : bit;
SIGNAL \Timer_2:TimerUDB:status_0\ : bit;
SIGNAL \Timer_2:TimerUDB:status_1\ : bit;
SIGNAL \Timer_2:TimerUDB:status_2\ : bit;
SIGNAL \Timer_2:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_2:TimerUDB:status_3\ : bit;
SIGNAL \Timer_2:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_2:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_2:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_2:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_2:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_2:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:nc0\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:nc3\ : bit;
SIGNAL \Timer_2:TimerUDB:nc4\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_2:Net_102\ : bit;
SIGNAL \Timer_2:Net_266\ : bit;
SIGNAL \Timer_3:Net_260\ : bit;
SIGNAL Net_258 : bit;
SIGNAL \Timer_3:Net_55\ : bit;
SIGNAL Net_260 : bit;
SIGNAL \Timer_3:Net_53\ : bit;
SIGNAL \Timer_3:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_3:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_3:TimerUDB:control_7\ : bit;
SIGNAL \Timer_3:TimerUDB:control_6\ : bit;
SIGNAL \Timer_3:TimerUDB:control_5\ : bit;
SIGNAL \Timer_3:TimerUDB:control_4\ : bit;
SIGNAL \Timer_3:TimerUDB:control_3\ : bit;
SIGNAL \Timer_3:TimerUDB:control_2\ : bit;
SIGNAL \Timer_3:TimerUDB:control_1\ : bit;
SIGNAL \Timer_3:TimerUDB:control_0\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_3:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_3:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_255 : bit;
SIGNAL \Timer_3:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_3:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_3:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_3:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_3:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_3:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_3:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_3:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_3:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_256 : bit;
SIGNAL \Timer_3:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_259 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL add_vv_vv_MODGEN_9_1 : bit;
SIGNAL \Timer_3:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_9_0 : bit;
SIGNAL \Timer_3:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_3:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sIntCapCount:MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sIntCapCount:MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sIntCapCount:MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sIntCapCount:MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sIntCapCount:MODULE_8:neq\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_3:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_3:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_3:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_3:TimerUDB:status_6\ : bit;
SIGNAL \Timer_3:TimerUDB:status_5\ : bit;
SIGNAL \Timer_3:TimerUDB:status_4\ : bit;
SIGNAL \Timer_3:TimerUDB:status_0\ : bit;
SIGNAL \Timer_3:TimerUDB:status_1\ : bit;
SIGNAL \Timer_3:TimerUDB:status_2\ : bit;
SIGNAL \Timer_3:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_3:TimerUDB:status_3\ : bit;
SIGNAL \Timer_3:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_3:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_3:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_3:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_3:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_3:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:nc0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:nc3\ : bit;
SIGNAL \Timer_3:TimerUDB:nc4\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_3:Net_102\ : bit;
SIGNAL \Timer_3:Net_266\ : bit;
SIGNAL tmpOE__led_green_net_0 : bit;
SIGNAL tmpFB_0__led_green_net_0 : bit;
SIGNAL tmpIO_0__led_green_net_0 : bit;
TERMINAL tmpSIOVREF__led_green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__led_green_net_0 : bit;
SIGNAL tmpOE__Right_Trigger_net_0 : bit;
SIGNAL tmpIO_0__Right_Trigger_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Trigger_net_0 : bit;
SIGNAL tmpOE__Right_Echo_net_0 : bit;
SIGNAL tmpIO_0__Right_Echo_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Echo_net_0 : bit;
SIGNAL \Timer_4:Net_260\ : bit;
SIGNAL Net_267 : bit;
SIGNAL \Timer_4:Net_55\ : bit;
SIGNAL Net_269 : bit;
SIGNAL \Timer_4:Net_53\ : bit;
SIGNAL \Timer_4:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_4:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_4:TimerUDB:control_7\ : bit;
SIGNAL \Timer_4:TimerUDB:control_6\ : bit;
SIGNAL \Timer_4:TimerUDB:control_5\ : bit;
SIGNAL \Timer_4:TimerUDB:control_4\ : bit;
SIGNAL \Timer_4:TimerUDB:control_3\ : bit;
SIGNAL \Timer_4:TimerUDB:control_2\ : bit;
SIGNAL \Timer_4:TimerUDB:control_1\ : bit;
SIGNAL \Timer_4:TimerUDB:control_0\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_4:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_4:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_264 : bit;
SIGNAL \Timer_4:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_4:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_4:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_4:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_4:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_4:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_4:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_4:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_4:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_4:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_4:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_4:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_265 : bit;
SIGNAL \Timer_4:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_268 : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \Timer_4:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL \Timer_4:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_4:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sIntCapCount:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sIntCapCount:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sIntCapCount:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sIntCapCount:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_10:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sIntCapCount:MODULE_10:neq\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_4:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_4:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_4:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_4:TimerUDB:status_6\ : bit;
SIGNAL \Timer_4:TimerUDB:status_5\ : bit;
SIGNAL \Timer_4:TimerUDB:status_4\ : bit;
SIGNAL \Timer_4:TimerUDB:status_0\ : bit;
SIGNAL \Timer_4:TimerUDB:status_1\ : bit;
SIGNAL \Timer_4:TimerUDB:status_2\ : bit;
SIGNAL \Timer_4:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_4:TimerUDB:status_3\ : bit;
SIGNAL \Timer_4:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_4:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_4:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_4:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_4:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_4:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:nc0\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:nc3\ : bit;
SIGNAL \Timer_4:TimerUDB:nc4\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_4:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_4:Net_102\ : bit;
SIGNAL \Timer_4:Net_266\ : bit;
SIGNAL tmpOE__IR_input_net_0 : bit;
SIGNAL tmpFB_0__IR_input_net_0 : bit;
SIGNAL tmpIO_0__IR_input_net_0 : bit;
TERMINAL tmpSIOVREF__IR_input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_input_net_0 : bit;
SIGNAL tmpOE__Left_Trigger_net_0 : bit;
SIGNAL tmpIO_0__Left_Trigger_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Trigger_net_0 : bit;
SIGNAL tmpOE__Left_Echo_net_0 : bit;
SIGNAL tmpIO_0__Left_Echo_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Echo_net_0 : bit;
SIGNAL \Timer_5:Net_260\ : bit;
SIGNAL Net_276 : bit;
SIGNAL \Timer_5:Net_55\ : bit;
SIGNAL Net_278 : bit;
SIGNAL \Timer_5:Net_53\ : bit;
SIGNAL \Timer_5:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_5:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_5:TimerUDB:control_7\ : bit;
SIGNAL \Timer_5:TimerUDB:control_6\ : bit;
SIGNAL \Timer_5:TimerUDB:control_5\ : bit;
SIGNAL \Timer_5:TimerUDB:control_4\ : bit;
SIGNAL \Timer_5:TimerUDB:control_3\ : bit;
SIGNAL \Timer_5:TimerUDB:control_2\ : bit;
SIGNAL \Timer_5:TimerUDB:control_1\ : bit;
SIGNAL \Timer_5:TimerUDB:control_0\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_5:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_5:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_273 : bit;
SIGNAL \Timer_5:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_5:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_5:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_5:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_5:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_5:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_5:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_5:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_5:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_5:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_5:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_5:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_274 : bit;
SIGNAL \Timer_5:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_277 : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_13_1\ : bit;
SIGNAL \Timer_5:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_13_0\ : bit;
SIGNAL \Timer_5:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_5:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODIN14_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODIN14_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODIN15_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODIN15_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sIntCapCount:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sIntCapCount:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sIntCapCount:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sIntCapCount:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_12:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sIntCapCount:MODULE_12:neq\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODIN16_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODIN16_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_5:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_5:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_5:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_5:TimerUDB:status_6\ : bit;
SIGNAL \Timer_5:TimerUDB:status_5\ : bit;
SIGNAL \Timer_5:TimerUDB:status_4\ : bit;
SIGNAL \Timer_5:TimerUDB:status_0\ : bit;
SIGNAL \Timer_5:TimerUDB:status_1\ : bit;
SIGNAL \Timer_5:TimerUDB:status_2\ : bit;
SIGNAL \Timer_5:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_5:TimerUDB:status_3\ : bit;
SIGNAL \Timer_5:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_5:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_5:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_5:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_5:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_5:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:nc0\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:nc3\ : bit;
SIGNAL \Timer_5:TimerUDB:nc4\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_5:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_5:Net_102\ : bit;
SIGNAL \Timer_5:Net_266\ : bit;
SIGNAL tmpOE__led_red_net_0 : bit;
SIGNAL tmpFB_0__led_red_net_0 : bit;
SIGNAL tmpIO_0__led_red_net_0 : bit;
TERMINAL tmpSIOVREF__led_red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__led_red_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_2_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_2_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_2_net_0 : bit;
SIGNAL tmpOE__Front_Echo_2_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_2_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_2_net_0 : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:km_run\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:control_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_disable\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_108 : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:status_0\ : bit;
SIGNAL \PWM_ColorSensor:Net_55\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:nc2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:nc3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:nc1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:nc4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:nc5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:nc6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:nc7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_ColorSensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_ColorSensor:PWMUDB:compare1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:compare2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_ColorSensor:Net_101\ : bit;
SIGNAL \PWM_ColorSensor:Net_96\ : bit;
SIGNAL Net_451 : bit;
SIGNAL Net_452 : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_31\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_30\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_29\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_28\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_27\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_26\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_25\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_23\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_22\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_21\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_20\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_19\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_18\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_17\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_15\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_14\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_13\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_12\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_11\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_10\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_9\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:b_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_31\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_30\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_29\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_28\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_27\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_26\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_25\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_23\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_22\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_21\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_20\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_19\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_18\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_17\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_15\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_14\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_13\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_12\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_11\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_10\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_9\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODIN17_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODIN17_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_31\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_30\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_29\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_28\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_27\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_26\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_25\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_23\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_22\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_21\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_20\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_19\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_18\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_17\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_15\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_14\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_13\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_12\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_11\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_10\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_9\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_31\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_31\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_30\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_30\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_29\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_29\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_28\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_28\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_27\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_27\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_26\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_26\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_25\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_25\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_23\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_23\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_22\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_22\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_21\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_21\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_20\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_20\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_19\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_19\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_18\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_18\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_17\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_17\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_15\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_15\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_14\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_14\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_13\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_13\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_12\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_12\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_11\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_11\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_10\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_10\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_9\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_9\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_288 : bit;
SIGNAL Net_101 : bit;
SIGNAL Net_453 : bit;
SIGNAL \PWM_ColorSensor:Net_113\ : bit;
SIGNAL \PWM_ColorSensor:Net_107\ : bit;
SIGNAL \PWM_ColorSensor:Net_114\ : bit;
SIGNAL Net_298 : bit;
SIGNAL \Counter_ColorSensor:Net_43\ : bit;
SIGNAL Net_299 : bit;
SIGNAL \Counter_ColorSensor:Net_49\ : bit;
SIGNAL \Counter_ColorSensor:Net_82\ : bit;
SIGNAL \Counter_ColorSensor:Net_89\ : bit;
SIGNAL \Counter_ColorSensor:Net_95\ : bit;
SIGNAL \Counter_ColorSensor:Net_91\ : bit;
SIGNAL \Counter_ColorSensor:Net_102\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_7\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_6\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_5\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_4\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_3\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:control_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:reload\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:disable_run_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_3\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_4\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_5\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:status_6\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:overflow\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:underflow\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_294 : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_295 : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc26\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc29\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc7\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc15\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc8\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc9\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:nc38\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc41\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc25\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc28\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc14\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc4\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc6\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:nc37\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc40\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc24\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc27\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc13\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc3\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc5\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:nc36\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc39\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:nc45\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_ColorSensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL tmpOE__led_blue_net_0 : bit;
SIGNAL tmpFB_0__led_blue_net_0 : bit;
SIGNAL tmpIO_0__led_blue_net_0 : bit;
TERMINAL tmpSIOVREF__led_blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__led_blue_net_0 : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_305 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_306 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_307 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_308 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_309 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_310 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_311 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL tmpOE__S1_net_0 : bit;
SIGNAL tmpFB_0__S1_net_0 : bit;
SIGNAL tmpIO_0__S1_net_0 : bit;
TERMINAL tmpSIOVREF__S1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S1_net_0 : bit;
SIGNAL tmpOE__S2_net_0 : bit;
SIGNAL tmpFB_0__S2_net_0 : bit;
SIGNAL tmpIO_0__S2_net_0 : bit;
TERMINAL tmpSIOVREF__S2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S2_net_0 : bit;
SIGNAL tmpOE__S0_net_0 : bit;
SIGNAL tmpFB_0__S0_net_0 : bit;
SIGNAL tmpIO_0__S0_net_0 : bit;
TERMINAL tmpSIOVREF__S0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S0_net_0 : bit;
SIGNAL tmpOE__S3_net_0 : bit;
SIGNAL tmpFB_0__S3_net_0 : bit;
SIGNAL tmpIO_0__S3_net_0 : bit;
TERMINAL tmpSIOVREF__S3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S3_net_0 : bit;
SIGNAL tmpOE__CS_LED_net_0 : bit;
SIGNAL tmpFB_0__CS_LED_net_0 : bit;
SIGNAL tmpIO_0__CS_LED_net_0 : bit;
TERMINAL tmpSIOVREF__CS_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_LED_net_0 : bit;
SIGNAL tmpOE__CS_out_net_0 : bit;
SIGNAL tmpIO_0__CS_out_net_0 : bit;
TERMINAL tmpSIOVREF__CS_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_out_net_0 : bit;
SIGNAL \QuadDec_1:Net_1251\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_1:Net_1203\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_50D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \QuadDec_2:Net_1251\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_2:Net_1203\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_0\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_2:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_3:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_4:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_5:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_ColorSensor:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_ColorSensor:CounterUDB:count_stored_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Motor_1_IN_1_net_0 <=  ('1') ;

\QuadDec_1:Cnt16:CounterUDB:reload\ <= (\QuadDec_1:Cnt16:CounterUDB:overflow\
	OR \QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Net_1260\);

\QuadDec_1:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_1:Cnt16:CounterUDB:prevCompare\ and \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_1:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:overflow\));

\QuadDec_1:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:status_1\));

\QuadDec_1:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_1:Cnt16:CounterUDB:control_7\ and \QuadDec_1:Net_1203\));

\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

\QuadDec_1:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_2\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_filt\));

\QuadDec_1:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_2\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_3\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_2\\D\ <= ((\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:error\));

\QuadDec_1:bQuadDec:state_1\\D\ <= ((not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\));

\QuadDec_1:bQuadDec:state_0\\D\ <= ((not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\));

\QuadDec_1:Net_1251\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_1203\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1203\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_530\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\ and \QuadDec_1:Net_1251\));

\QuadDec_1:Net_611\ <= ((not \QuadDec_1:Net_1251\ and not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Net_47 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_50D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_43 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_43 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_43)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_43 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_43 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_43 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_43 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_43 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_43));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\QuadDec_2:Cnt16:CounterUDB:reload\ <= (\QuadDec_2:Cnt16:CounterUDB:overflow\
	OR \QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Net_1260\);

\QuadDec_2:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_2:Cnt16:CounterUDB:prevCompare\ and \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_2:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_2:Cnt16:CounterUDB:overflow\));

\QuadDec_2:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_2:Cnt16:CounterUDB:status_1\));

\QuadDec_2:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_2:Cnt16:CounterUDB:control_7\ and \QuadDec_2:Net_1203\));

\QuadDec_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Cnt16:CounterUDB:overflow\);

\QuadDec_2:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_2:bQuadDec:quad_A_delayed_2\ and \QuadDec_2:bQuadDec:quad_A_filt\)
	OR (\QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_filt\)
	OR (\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_filt\));

\QuadDec_2:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_2:bQuadDec:quad_B_delayed_2\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (\QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:bQuadDec:state_3\\D\ <= ((not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:bQuadDec:state_2\\D\ <= ((\QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:state_0\)
	OR (\QuadDec_2:Net_1260\ and \QuadDec_2:bQuadDec:state_0\)
	OR (\QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:state_1\)
	OR (\QuadDec_2:Net_1260\ and \QuadDec_2:bQuadDec:state_1\)
	OR (\QuadDec_2:Net_1260\ and \QuadDec_2:bQuadDec:error\));

\QuadDec_2:bQuadDec:state_1\\D\ <= ((not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_1\));

\QuadDec_2:bQuadDec:state_0\\D\ <= ((not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_0\));

\QuadDec_2:Net_1251\\D\ <= ((not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:Net_1203\\D\ <= ((not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1203\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:Net_530\ <= ((not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\ and \QuadDec_2:Net_1251\));

\QuadDec_2:Net_611\ <= ((not \QuadDec_2:Net_1251\ and not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\));

\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:control_7\ and \Timer_1:TimerUDB:per_zero\));

\Timer_2:TimerUDB:capt_fifo_load\ <= ((not Net_242 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\));

\Timer_2:TimerUDB:status_tc\ <= ((\Timer_2:TimerUDB:run_mode\ and \Timer_2:TimerUDB:per_zero\));

\Timer_2:TimerUDB:hwEnable\ <= ((Net_242 and \Timer_2:TimerUDB:control_7\));

\Timer_2:TimerUDB:int_capt_count_1\\D\ <= ((not Net_242 and not Net_245 and not MODIN5_1 and not MODIN6_0 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN5_0)
	OR (not Net_242 and not Net_245 and not MODIN5_1 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN5_0 and MODIN6_1)
	OR (not Net_245 and not MODIN5_0 and MODIN5_1 and MODIN6_0)
	OR (not Net_245 and not MODIN5_0 and not MODIN6_1 and MODIN5_1)
	OR (not Net_245 and not \Timer_2:TimerUDB:timer_enable\ and MODIN5_1)
	OR (not Net_245 and not \Timer_2:TimerUDB:capture_last\ and MODIN5_1)
	OR (not Net_245 and Net_242 and MODIN5_1));

\Timer_2:TimerUDB:int_capt_count_0\\D\ <= ((not Net_242 and not Net_245 and not MODIN5_0 and not MODIN6_1 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN5_1)
	OR (not Net_242 and not Net_245 and not MODIN5_1 and not MODIN5_0 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN6_1)
	OR (not Net_242 and not Net_245 and not MODIN5_0 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN6_0)
	OR (not Net_245 and not \Timer_2:TimerUDB:timer_enable\ and MODIN5_0)
	OR (not Net_245 and not \Timer_2:TimerUDB:capture_last\ and MODIN5_0)
	OR (not Net_245 and Net_242 and MODIN5_0));

\Timer_2:TimerUDB:capt_int_temp\\D\ <= ((not Net_242 and not Net_245 and not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\)
	OR (not Net_242 and not Net_245 and not MODIN5_0 and not MODIN6_0 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN5_1 and MODIN6_1)
	OR (not Net_242 and not Net_245 and not MODIN5_1 and not MODIN6_1 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN5_0 and MODIN6_0)
	OR (not Net_242 and not Net_245 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\ and MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

\Timer_2:TimerUDB:runmode_enable\\D\ <= ((not Net_245 and not \Timer_2:TimerUDB:per_zero\ and not \Timer_2:TimerUDB:trig_disable\ and Net_242 and \Timer_2:TimerUDB:control_7\)
	OR (not Net_245 and not \Timer_2:TimerUDB:run_mode\ and not \Timer_2:TimerUDB:trig_disable\ and Net_242 and \Timer_2:TimerUDB:control_7\)
	OR (not Net_245 and not \Timer_2:TimerUDB:timer_enable\ and not \Timer_2:TimerUDB:trig_disable\ and Net_242 and \Timer_2:TimerUDB:control_7\));

\Timer_2:TimerUDB:trig_disable\\D\ <= ((not Net_245 and \Timer_2:TimerUDB:timer_enable\ and \Timer_2:TimerUDB:run_mode\ and \Timer_2:TimerUDB:per_zero\)
	OR (not Net_245 and \Timer_2:TimerUDB:trig_disable\));

\Timer_3:TimerUDB:capt_fifo_load\ <= ((not Net_255 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\));

\Timer_3:TimerUDB:status_tc\ <= ((\Timer_3:TimerUDB:run_mode\ and \Timer_3:TimerUDB:per_zero\));

\Timer_3:TimerUDB:hwEnable\ <= ((\Timer_3:TimerUDB:control_7\ and Net_255));

\Timer_3:TimerUDB:int_capt_count_1\\D\ <= ((not Net_255 and not Net_259 and not MODIN8_1 and not MODIN9_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN8_0)
	OR (not Net_255 and not Net_259 and not MODIN8_1 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN8_0 and MODIN9_1)
	OR (not Net_259 and not MODIN8_0 and MODIN8_1 and MODIN9_0)
	OR (not Net_259 and not MODIN8_0 and not MODIN9_1 and MODIN8_1)
	OR (not \Timer_3:TimerUDB:timer_enable\ and not Net_259 and MODIN8_1)
	OR (not \Timer_3:TimerUDB:capture_last\ and not Net_259 and MODIN8_1)
	OR (not Net_259 and Net_255 and MODIN8_1));

\Timer_3:TimerUDB:int_capt_count_0\\D\ <= ((not Net_255 and not Net_259 and not MODIN8_0 and not MODIN9_1 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN8_1)
	OR (not Net_255 and not Net_259 and not MODIN8_1 and not MODIN8_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN9_1)
	OR (not Net_255 and not Net_259 and not MODIN8_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN9_0)
	OR (not \Timer_3:TimerUDB:timer_enable\ and not Net_259 and MODIN8_0)
	OR (not \Timer_3:TimerUDB:capture_last\ and not Net_259 and MODIN8_0)
	OR (not Net_259 and Net_255 and MODIN8_0));

\Timer_3:TimerUDB:capt_int_temp\\D\ <= ((not Net_255 and not Net_259 and not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\)
	OR (not Net_255 and not Net_259 and not MODIN8_0 and not MODIN9_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN8_1 and MODIN9_1)
	OR (not Net_255 and not Net_259 and not MODIN8_1 and not MODIN9_1 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN8_0 and MODIN9_0)
	OR (not Net_255 and not Net_259 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\ and MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

\Timer_3:TimerUDB:runmode_enable\\D\ <= ((not \Timer_3:TimerUDB:per_zero\ and not Net_259 and not \Timer_3:TimerUDB:trig_disable\ and \Timer_3:TimerUDB:control_7\ and Net_255)
	OR (not \Timer_3:TimerUDB:run_mode\ and not Net_259 and not \Timer_3:TimerUDB:trig_disable\ and \Timer_3:TimerUDB:control_7\ and Net_255)
	OR (not \Timer_3:TimerUDB:timer_enable\ and not Net_259 and not \Timer_3:TimerUDB:trig_disable\ and \Timer_3:TimerUDB:control_7\ and Net_255));

\Timer_3:TimerUDB:trig_disable\\D\ <= ((not Net_259 and \Timer_3:TimerUDB:timer_enable\ and \Timer_3:TimerUDB:run_mode\ and \Timer_3:TimerUDB:per_zero\)
	OR (not Net_259 and \Timer_3:TimerUDB:trig_disable\));

\Timer_4:TimerUDB:capt_fifo_load\ <= ((not Net_264 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\));

\Timer_4:TimerUDB:status_tc\ <= ((\Timer_4:TimerUDB:run_mode\ and \Timer_4:TimerUDB:per_zero\));

\Timer_4:TimerUDB:hwEnable\ <= ((\Timer_4:TimerUDB:control_7\ and Net_264));

\Timer_4:TimerUDB:int_capt_count_1\\D\ <= ((not Net_264 and not Net_268 and not MODIN11_1 and not MODIN12_0 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN11_0)
	OR (not Net_264 and not Net_268 and not MODIN11_1 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN11_0 and MODIN12_1)
	OR (not Net_268 and not MODIN11_0 and MODIN11_1 and MODIN12_0)
	OR (not Net_268 and not MODIN11_0 and not MODIN12_1 and MODIN11_1)
	OR (not \Timer_4:TimerUDB:timer_enable\ and not Net_268 and MODIN11_1)
	OR (not \Timer_4:TimerUDB:capture_last\ and not Net_268 and MODIN11_1)
	OR (not Net_268 and Net_264 and MODIN11_1));

\Timer_4:TimerUDB:int_capt_count_0\\D\ <= ((not Net_264 and not Net_268 and not MODIN11_0 and not MODIN12_1 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN11_1)
	OR (not Net_264 and not Net_268 and not MODIN11_1 and not MODIN11_0 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN12_1)
	OR (not Net_264 and not Net_268 and not MODIN11_0 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN12_0)
	OR (not \Timer_4:TimerUDB:timer_enable\ and not Net_268 and MODIN11_0)
	OR (not \Timer_4:TimerUDB:capture_last\ and not Net_268 and MODIN11_0)
	OR (not Net_268 and Net_264 and MODIN11_0));

\Timer_4:TimerUDB:capt_int_temp\\D\ <= ((not Net_264 and not Net_268 and not MODIN11_1 and not MODIN11_0 and not MODIN12_1 and not MODIN12_0 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\)
	OR (not Net_264 and not Net_268 and not MODIN11_0 and not MODIN12_0 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN11_1 and MODIN12_1)
	OR (not Net_264 and not Net_268 and not MODIN11_1 and not MODIN12_1 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN11_0 and MODIN12_0)
	OR (not Net_264 and not Net_268 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\ and MODIN11_1 and MODIN11_0 and MODIN12_1 and MODIN12_0));

\Timer_4:TimerUDB:runmode_enable\\D\ <= ((not \Timer_4:TimerUDB:per_zero\ and not Net_268 and not \Timer_4:TimerUDB:trig_disable\ and \Timer_4:TimerUDB:control_7\ and Net_264)
	OR (not \Timer_4:TimerUDB:run_mode\ and not Net_268 and not \Timer_4:TimerUDB:trig_disable\ and \Timer_4:TimerUDB:control_7\ and Net_264)
	OR (not \Timer_4:TimerUDB:timer_enable\ and not Net_268 and not \Timer_4:TimerUDB:trig_disable\ and \Timer_4:TimerUDB:control_7\ and Net_264));

\Timer_4:TimerUDB:trig_disable\\D\ <= ((not Net_268 and \Timer_4:TimerUDB:timer_enable\ and \Timer_4:TimerUDB:run_mode\ and \Timer_4:TimerUDB:per_zero\)
	OR (not Net_268 and \Timer_4:TimerUDB:trig_disable\));

\Timer_5:TimerUDB:capt_fifo_load\ <= ((not Net_273 and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\));

\Timer_5:TimerUDB:status_tc\ <= ((\Timer_5:TimerUDB:run_mode\ and \Timer_5:TimerUDB:per_zero\));

\Timer_5:TimerUDB:hwEnable\ <= ((\Timer_5:TimerUDB:control_7\ and Net_273));

\Timer_5:TimerUDB:int_capt_count_1\\D\ <= ((not \Timer_5:TimerUDB:control_0\ and not Net_273 and not \Timer_5:TimerUDB:int_capt_count_1\ and not Net_277 and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not Net_273 and not \Timer_5:TimerUDB:int_capt_count_1\ and not Net_277 and \Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not \Timer_5:TimerUDB:control_1\ and not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not \Timer_5:TimerUDB:timer_enable\ and not Net_277 and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not \Timer_5:TimerUDB:capture_last\ and not Net_277 and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not Net_277 and Net_273 and \Timer_5:TimerUDB:int_capt_count_1\));

\Timer_5:TimerUDB:int_capt_count_0\\D\ <= ((not Net_273 and not \Timer_5:TimerUDB:int_capt_count_1\ and not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\)
	OR (not \Timer_5:TimerUDB:control_1\ and not Net_273 and not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not Net_273 and not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\)
	OR (not \Timer_5:TimerUDB:timer_enable\ and not Net_277 and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not \Timer_5:TimerUDB:capture_last\ and not Net_277 and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not Net_277 and Net_273 and \Timer_5:TimerUDB:int_capt_count_0\));

\Timer_5:TimerUDB:capt_int_temp\\D\ <= ((not \Timer_5:TimerUDB:control_1\ and not \Timer_5:TimerUDB:control_0\ and not Net_273 and not \Timer_5:TimerUDB:int_capt_count_1\ and not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\)
	OR (not \Timer_5:TimerUDB:control_0\ and not Net_273 and not Net_277 and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not \Timer_5:TimerUDB:control_1\ and not Net_273 and not \Timer_5:TimerUDB:int_capt_count_1\ and not Net_277 and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not Net_273 and not Net_277 and \Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:int_capt_count_1\ and \Timer_5:TimerUDB:int_capt_count_0\));

\Timer_5:TimerUDB:runmode_enable\\D\ <= ((not \Timer_5:TimerUDB:per_zero\ and not Net_277 and not \Timer_5:TimerUDB:trig_disable\ and \Timer_5:TimerUDB:control_7\ and Net_273)
	OR (not \Timer_5:TimerUDB:run_mode\ and not Net_277 and not \Timer_5:TimerUDB:trig_disable\ and \Timer_5:TimerUDB:control_7\ and Net_273)
	OR (not \Timer_5:TimerUDB:timer_enable\ and not Net_277 and not \Timer_5:TimerUDB:trig_disable\ and \Timer_5:TimerUDB:control_7\ and Net_273));

\Timer_5:TimerUDB:trig_disable\\D\ <= ((not Net_277 and \Timer_5:TimerUDB:timer_enable\ and \Timer_5:TimerUDB:run_mode\ and \Timer_5:TimerUDB:per_zero\)
	OR (not Net_277 and \Timer_5:TimerUDB:trig_disable\));

\PWM_ColorSensor:PWMUDB:runmode_enable\\D\ <= ((not \PWM_ColorSensor:PWMUDB:runmode_enable\ and not \PWM_ColorSensor:PWMUDB:trig_disable\ and \PWM_ColorSensor:PWMUDB:control_7\)
	OR (not \PWM_ColorSensor:PWMUDB:tc_i\ and \PWM_ColorSensor:PWMUDB:control_7\ and \PWM_ColorSensor:PWMUDB:runmode_enable\));

\PWM_ColorSensor:PWMUDB:trig_disable\\D\ <= ((\PWM_ColorSensor:PWMUDB:control_7\ and \PWM_ColorSensor:PWMUDB:runmode_enable\ and \PWM_ColorSensor:PWMUDB:tc_i\)
	OR \PWM_ColorSensor:PWMUDB:trig_disable\);

\PWM_ColorSensor:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_ColorSensor:PWMUDB:tc_i\);

\PWM_ColorSensor:PWMUDB:dith_count_1\\D\ <= ((not \PWM_ColorSensor:PWMUDB:dith_count_1\ and \PWM_ColorSensor:PWMUDB:tc_i\ and \PWM_ColorSensor:PWMUDB:dith_count_0\)
	OR (not \PWM_ColorSensor:PWMUDB:dith_count_0\ and \PWM_ColorSensor:PWMUDB:dith_count_1\)
	OR (not \PWM_ColorSensor:PWMUDB:tc_i\ and \PWM_ColorSensor:PWMUDB:dith_count_1\));

\PWM_ColorSensor:PWMUDB:dith_count_0\\D\ <= ((not \PWM_ColorSensor:PWMUDB:dith_count_0\ and \PWM_ColorSensor:PWMUDB:tc_i\)
	OR (not \PWM_ColorSensor:PWMUDB:tc_i\ and \PWM_ColorSensor:PWMUDB:dith_count_0\));

\PWM_ColorSensor:PWMUDB:cmp1_status\ <= ((not \PWM_ColorSensor:PWMUDB:prevCompare1\ and \PWM_ColorSensor:PWMUDB:cmp1_less\));

\PWM_ColorSensor:PWMUDB:status_2\ <= ((\PWM_ColorSensor:PWMUDB:runmode_enable\ and \PWM_ColorSensor:PWMUDB:tc_i\));

\PWM_ColorSensor:PWMUDB:pwm_i\ <= ((\PWM_ColorSensor:PWMUDB:runmode_enable\ and \PWM_ColorSensor:PWMUDB:cmp1_less\));

\Counter_ColorSensor:CounterUDB:hwCapture\ <= ((not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

\Counter_ColorSensor:CounterUDB:reload\ <= ((not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288)
	OR \Counter_ColorSensor:CounterUDB:per_equal\
	OR Net_108);

\Counter_ColorSensor:CounterUDB:disable_run_i\\D\ <= ((not Net_108 and not \Counter_ColorSensor:CounterUDB:overflow_reg_i\ and \Counter_ColorSensor:CounterUDB:per_equal\)
	OR (not Net_108 and \Counter_ColorSensor:CounterUDB:disable_run_i\));

\Counter_ColorSensor:CounterUDB:status_0\ <= ((not \Counter_ColorSensor:CounterUDB:prevCompare\ and \Counter_ColorSensor:CounterUDB:cmp_out_i\));

\Counter_ColorSensor:CounterUDB:overflow_status\ <= ((not \Counter_ColorSensor:CounterUDB:overflow_reg_i\ and \Counter_ColorSensor:CounterUDB:per_equal\));

\Counter_ColorSensor:CounterUDB:count_enable\ <= ((not \Counter_ColorSensor:CounterUDB:disable_run_i\ and not \Counter_ColorSensor:CounterUDB:count_stored_i\ and \Counter_ColorSensor:CounterUDB:control_7\ and Net_295));

Motor_1_IN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Motor_1_IN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_1_IN_1_net_0),
		siovref=>(tmpSIOVREF__Motor_1_IN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_1_IN_1_net_0);
Motor_1_IN_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89e089b6-b0d0-4b7d-aa32-298978e268eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Motor_1_IN_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_1_IN_2_net_0),
		siovref=>(tmpSIOVREF__Motor_1_IN_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_1_IN_2_net_0);
\PWM_Master:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_18,
		kill=>zero,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_Master:Net_63\,
		compare=>Net_33,
		interrupt=>\PWM_Master:Net_54\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"afb3e158-22f3-4007-bd2f-48eabc96466e",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18,
		dig_domain_out=>open);
Motor_1_ENA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8fd04cd6-ef69-4709-a6a0-f24e46fa7e6d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>Net_33,
		fb=>(tmpFB_0__Motor_1_ENA_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_1_ENA_net_0),
		siovref=>(tmpSIOVREF__Motor_1_ENA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_1_ENA_net_0);
\QuadDec_1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_1:Cnt16:CounterUDB:control_7\, \QuadDec_1:Cnt16:CounterUDB:control_6\, \QuadDec_1:Cnt16:CounterUDB:control_5\, \QuadDec_1:Cnt16:CounterUDB:control_4\,
			\QuadDec_1:Cnt16:CounterUDB:control_3\, \QuadDec_1:Cnt16:CounterUDB:control_2\, \QuadDec_1:Cnt16:CounterUDB:control_1\, \QuadDec_1:Cnt16:CounterUDB:control_0\));
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_1:Net_1260\,
		clock=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_1:Cnt16:CounterUDB:status_6\, \QuadDec_1:Cnt16:CounterUDB:status_5\, zero, \QuadDec_1:Cnt16:CounterUDB:status_3\,
			\QuadDec_1:Cnt16:CounterUDB:status_2\, \QuadDec_1:Cnt16:CounterUDB:status_1\, \QuadDec_1:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_1:Cnt16:Net_43\);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\QuadDec_1:bQuadDec:sync_clock\);
\QuadDec_1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_34,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_2\);
\QuadDec_1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_35,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_2\);
\QuadDec_1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_1:bQuadDec:error\,
			\QuadDec_1:Net_1260\, \QuadDec_1:Net_611\, \QuadDec_1:Net_530\),
		interrupt=>Net_38);
Motor_1_Phase_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_34,
		analog=>(open),
		io=>(tmpIO_0__Motor_1_Phase_A_net_0),
		siovref=>(tmpSIOVREF__Motor_1_Phase_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_1_Phase_A_net_0);
Motor_1_Phase_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77a0212e-bc28-41cd-a5c2-daea851c3a61",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_35,
		analog=>(open),
		io=>(tmpIO_0__Motor_1_Phase_B_net_0),
		siovref=>(tmpSIOVREF__Motor_1_Phase_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_1_Phase_B_net_0);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_43,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>Net_47,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Motor_2_IN_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"14fe9fd8-ba1c-46bb-aadb-c0efced7524c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Motor_2_IN_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_2_IN_3_net_0),
		siovref=>(tmpSIOVREF__Motor_2_IN_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_2_IN_3_net_0);
Motor_2_IN_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f13c0ed2-c2f3-4781-b21e-1aa09a444a8e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Motor_2_IN_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_2_IN_4_net_0),
		siovref=>(tmpSIOVREF__Motor_2_IN_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_2_IN_4_net_0);
Motor_2_ENB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7046350c-bc54-40e9-97db-e736b781628e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>Net_139,
		fb=>(tmpFB_0__Motor_2_ENB_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_2_ENB_net_0),
		siovref=>(tmpSIOVREF__Motor_2_ENB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_2_ENB_net_0);
\QuadDec_2:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\QuadDec_2:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_2:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_2:Cnt16:CounterUDB:control_7\, \QuadDec_2:Cnt16:CounterUDB:control_6\, \QuadDec_2:Cnt16:CounterUDB:control_5\, \QuadDec_2:Cnt16:CounterUDB:control_4\,
			\QuadDec_2:Cnt16:CounterUDB:control_3\, \QuadDec_2:Cnt16:CounterUDB:control_2\, \QuadDec_2:Cnt16:CounterUDB:control_1\, \QuadDec_2:Cnt16:CounterUDB:control_0\));
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_2:Net_1260\,
		clock=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_2:Cnt16:CounterUDB:status_6\, \QuadDec_2:Cnt16:CounterUDB:status_5\, zero, \QuadDec_2:Cnt16:CounterUDB:status_3\,
			\QuadDec_2:Cnt16:CounterUDB:status_2\, \QuadDec_2:Cnt16:CounterUDB:status_1\, \QuadDec_2:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_2:Cnt16:Net_43\);
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_2:Net_1251\, \QuadDec_2:Cnt16:CounterUDB:count_enable\, \QuadDec_2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_2:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_2:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_2:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_2:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_2:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_2:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_2:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_2:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_2:Net_1251\, \QuadDec_2:Cnt16:CounterUDB:count_enable\, \QuadDec_2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_2:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_2:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_2:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_2:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_2:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_2:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_2:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_2:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\QuadDec_2:bQuadDec:sync_clock\);
\QuadDec_2:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_87,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_delayed_0\);
\QuadDec_2:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_delayed_1\);
\QuadDec_2:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_delayed_2\);
\QuadDec_2:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_88,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_delayed_0\);
\QuadDec_2:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_delayed_1\);
\QuadDec_2:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_delayed_2\);
\QuadDec_2:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_2:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_2:bQuadDec:error\,
			\QuadDec_2:Net_1260\, \QuadDec_2:Net_611\, \QuadDec_2:Net_530\),
		interrupt=>Net_86);
Motor_2_Phase_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1e5c668-22f1-4671-bc28-e2e6f81511cf",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_87,
		analog=>(open),
		io=>(tmpIO_0__Motor_2_Phase_A_net_0),
		siovref=>(tmpSIOVREF__Motor_2_Phase_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_2_Phase_A_net_0);
Motor_2_Phase_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f1e3c730-5126-46bc-8c41-9122296579ec",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_88,
		analog=>(open),
		io=>(tmpIO_0__Motor_2_Phase_B_net_0),
		siovref=>(tmpSIOVREF__Motor_2_Phase_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_2_Phase_B_net_0);
\PWM_Slave:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_132,
		kill=>zero,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_Slave:Net_63\,
		compare=>Net_139,
		interrupt=>\PWM_Slave:Net_54\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7670aeb4-f9a5-4e60-93b3-d0ae068e26e0",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_132,
		dig_domain_out=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_1:TimerUDB:ClockOutFromEnBlock\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_1:TimerUDB:Clk_Ctl_i\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_1:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:control_6\, \Timer_1:TimerUDB:control_5\, \Timer_1:TimerUDB:control_4\,
			\Timer_1:TimerUDB:control_3\, \Timer_1:TimerUDB:control_2\, \Timer_1:TimerUDB:control_1\, \Timer_1:TimerUDB:control_0\));
\Timer_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_1:TimerUDB:status_3\,
			\Timer_1:TimerUDB:status_2\, zero, \Timer_1:TimerUDB:status_tc\),
		interrupt=>\Timer_1:Net_55\);
\Timer_1:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_1:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_1:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_1:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_1:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_1:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_1:TimerUDB:sT24:timerdp:cap0_1\, \Timer_1:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_1:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_1:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_1:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_1:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_1:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_1:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_1:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_1:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_1:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_1:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_1:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_1:TimerUDB:sT24:timerdp:cap0_1\, \Timer_1:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_1:TimerUDB:sT24:timerdp:cap1_1\, \Timer_1:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_1:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_1:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_1:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_1:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_1:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_1:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_1:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_1:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_1:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_1:TimerUDB:sT24:timerdp:cap1_1\, \Timer_1:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_1:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_158);
isr_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5);
Front_Echo_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c51a0286-6c49-48f4-949a-25319e951554",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_242,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_1_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_1_net_0);
Front_Trigger_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b9c39d9-1e29-44f8-9547-454660238550",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_245,
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_1_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_1_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7a7bb981-c9d8-4a2d-a5d9-de890838f3c4",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_244,
		dig_domain_out=>open);
\Timer_2:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_2:TimerUDB:ClockOutFromEnBlock\);
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_2:TimerUDB:Clk_Ctl_i\);
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_2:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_2:TimerUDB:control_7\, \Timer_2:TimerUDB:control_6\, \Timer_2:TimerUDB:control_5\, \Timer_2:TimerUDB:control_4\,
			\Timer_2:TimerUDB:control_3\, \Timer_2:TimerUDB:control_2\, MODIN6_1, MODIN6_0));
\Timer_2:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_245,
		clock=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_2:TimerUDB:status_3\,
			\Timer_2:TimerUDB:status_2\, \Timer_2:TimerUDB:capt_int_temp\, \Timer_2:TimerUDB:status_tc\),
		interrupt=>Net_5);
\Timer_2:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_245, \Timer_2:TimerUDB:timer_enable\, \Timer_2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_2:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_2:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_2:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_2:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_2:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_2:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_2:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_2:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_2:TimerUDB:sT16:timerdp:cap_1\, \Timer_2:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_2:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_2:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_245, \Timer_2:TimerUDB:timer_enable\, \Timer_2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_2:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_2:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_2:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_2:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_2:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_2:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_2:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_2:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_2:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_2:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_2:TimerUDB:sT16:timerdp:cap_1\, \Timer_2:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_2:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_3:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_3:TimerUDB:ClockOutFromEnBlock\);
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_3:TimerUDB:Clk_Ctl_i\);
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_3:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_3:TimerUDB:control_7\, \Timer_3:TimerUDB:control_6\, \Timer_3:TimerUDB:control_5\, \Timer_3:TimerUDB:control_4\,
			\Timer_3:TimerUDB:control_3\, \Timer_3:TimerUDB:control_2\, MODIN9_1, MODIN9_0));
\Timer_3:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_259,
		clock=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_3:TimerUDB:status_3\,
			\Timer_3:TimerUDB:status_2\, \Timer_3:TimerUDB:capt_int_temp\, \Timer_3:TimerUDB:status_tc\),
		interrupt=>Net_258);
\Timer_3:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_259, \Timer_3:TimerUDB:timer_enable\, \Timer_3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_3:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_3:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_3:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_3:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_3:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_3:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_3:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_3:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_3:TimerUDB:sT16:timerdp:cap_1\, \Timer_3:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_3:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_3:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_259, \Timer_3:TimerUDB:timer_enable\, \Timer_3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_3:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_3:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_3:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_3:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_3:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_3:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_3:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_3:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_3:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_3:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_3:TimerUDB:sT16:timerdp:cap_1\, \Timer_3:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_3:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
led_green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fde3f9f5-bf5f-4426-80a5-d88ee9754583",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__led_green_net_0),
		analog=>(open),
		io=>(tmpIO_0__led_green_net_0),
		siovref=>(tmpSIOVREF__led_green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__led_green_net_0);
Right_Trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2f4a095-be5b-481c-81fa-cc492399b3be",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_259,
		analog=>(open),
		io=>(tmpIO_0__Right_Trigger_net_0),
		siovref=>(tmpSIOVREF__Right_Trigger_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Trigger_net_0);
Right_Echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f269b13e-46a5-406f-8772-5d6964fc791c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_255,
		analog=>(open),
		io=>(tmpIO_0__Right_Echo_net_0),
		siovref=>(tmpSIOVREF__Right_Echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Echo_net_0);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_258);
\Timer_4:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_4:TimerUDB:ClockOutFromEnBlock\);
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_4:TimerUDB:Clk_Ctl_i\);
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_4:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_4:TimerUDB:control_7\, \Timer_4:TimerUDB:control_6\, \Timer_4:TimerUDB:control_5\, \Timer_4:TimerUDB:control_4\,
			\Timer_4:TimerUDB:control_3\, \Timer_4:TimerUDB:control_2\, MODIN12_1, MODIN12_0));
\Timer_4:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_268,
		clock=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_4:TimerUDB:status_3\,
			\Timer_4:TimerUDB:status_2\, \Timer_4:TimerUDB:capt_int_temp\, \Timer_4:TimerUDB:status_tc\),
		interrupt=>Net_267);
\Timer_4:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_268, \Timer_4:TimerUDB:timer_enable\, \Timer_4:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_4:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_4:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_4:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_4:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_4:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_4:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_4:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_4:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_4:TimerUDB:sT16:timerdp:cap_1\, \Timer_4:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_4:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_4:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_268, \Timer_4:TimerUDB:timer_enable\, \Timer_4:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_4:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_4:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_4:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_4:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_4:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_4:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_4:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_4:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_4:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_4:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_4:TimerUDB:sT16:timerdp:cap_1\, \Timer_4:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_4:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
IR_input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68474a38-ab5d-490f-aebe-e85c07cf45f1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IR_input_net_0),
		analog=>(open),
		io=>(tmpIO_0__IR_input_net_0),
		siovref=>(tmpSIOVREF__IR_input_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_input_net_0);
Left_Trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0ab14997-75a2-4527-ad22-bcc99040856f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_268,
		analog=>(open),
		io=>(tmpIO_0__Left_Trigger_net_0),
		siovref=>(tmpSIOVREF__Left_Trigger_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Trigger_net_0);
Left_Echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34a8b675-1019-47ba-9707-716de9c2d4bb",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_264,
		analog=>(open),
		io=>(tmpIO_0__Left_Echo_net_0),
		siovref=>(tmpSIOVREF__Left_Echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Echo_net_0);
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_267);
\Timer_5:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_5:TimerUDB:ClockOutFromEnBlock\);
\Timer_5:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_244,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Timer_5:TimerUDB:Clk_Ctl_i\);
\Timer_5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_5:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_5:TimerUDB:control_7\, \Timer_5:TimerUDB:control_6\, \Timer_5:TimerUDB:control_5\, \Timer_5:TimerUDB:control_4\,
			\Timer_5:TimerUDB:control_3\, \Timer_5:TimerUDB:control_2\, \Timer_5:TimerUDB:control_1\, \Timer_5:TimerUDB:control_0\));
\Timer_5:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_277,
		clock=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_5:TimerUDB:status_3\,
			\Timer_5:TimerUDB:status_2\, \Timer_5:TimerUDB:capt_int_temp\, \Timer_5:TimerUDB:status_tc\),
		interrupt=>Net_276);
\Timer_5:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_277, \Timer_5:TimerUDB:timer_enable\, \Timer_5:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_5:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_5:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_5:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_5:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_5:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_5:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_5:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_5:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_5:TimerUDB:sT16:timerdp:cap_1\, \Timer_5:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_5:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_5:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_277, \Timer_5:TimerUDB:timer_enable\, \Timer_5:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_5:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_5:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_5:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_5:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_5:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_5:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_5:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_5:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_5:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_5:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_5:TimerUDB:sT16:timerdp:cap_1\, \Timer_5:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_5:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
led_red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"926b033e-2ad1-4f5d-9dd7-7463e6d0a680",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__led_red_net_0),
		analog=>(open),
		io=>(tmpIO_0__led_red_net_0),
		siovref=>(tmpSIOVREF__led_red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__led_red_net_0);
Front_Trigger_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81b77d0e-2e73-438e-9b57-b4437ffcf16e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_277,
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_2_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_2_net_0);
Front_Echo_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93f01c25-f3ed-468f-a1e9-33eca69bc17c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_273,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_2_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_2_net_0);
isr_5:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_276);
\PWM_ColorSensor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_56,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\);
\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_ColorSensor:PWMUDB:control_7\, \PWM_ColorSensor:PWMUDB:control_6\, \PWM_ColorSensor:PWMUDB:control_5\, \PWM_ColorSensor:PWMUDB:control_4\,
			\PWM_ColorSensor:PWMUDB:control_3\, \PWM_ColorSensor:PWMUDB:control_2\, \PWM_ColorSensor:PWMUDB:control_1\, \PWM_ColorSensor:PWMUDB:control_0\));
\PWM_ColorSensor:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_108,
		clock=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_ColorSensor:PWMUDB:status_5\, zero, \PWM_ColorSensor:PWMUDB:status_3\,
			\PWM_ColorSensor:PWMUDB:status_2\, \PWM_ColorSensor:PWMUDB:status_1\, \PWM_ColorSensor:PWMUDB:status_0\),
		interrupt=>Net_101);
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_ColorSensor:PWMUDB:tc_i\, \PWM_ColorSensor:PWMUDB:runmode_enable\, Net_108),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_ColorSensor:PWMUDB:nc2\,
		cl0=>\PWM_ColorSensor:PWMUDB:nc3\,
		z0=>\PWM_ColorSensor:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_ColorSensor:PWMUDB:nc4\,
		cl1=>\PWM_ColorSensor:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_ColorSensor:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_ColorSensor:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cap_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_ColorSensor:PWMUDB:tc_i\, \PWM_ColorSensor:PWMUDB:runmode_enable\, Net_108),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_ColorSensor:PWMUDB:cmp1_eq\,
		cl0=>\PWM_ColorSensor:PWMUDB:cmp1_less\,
		z0=>\PWM_ColorSensor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_ColorSensor:PWMUDB:cmp2_eq\,
		cl1=>\PWM_ColorSensor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_ColorSensor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_ColorSensor:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cap_1\, \PWM_ColorSensor:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_ColorSensor:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Counter_ColorSensor:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_56,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\);
\Counter_ColorSensor:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_56,
		enable=>tmpOE__Motor_1_IN_1_net_0,
		clock_out=>\Counter_ColorSensor:CounterUDB:Clk_Ctl_i\);
\Counter_ColorSensor:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_ColorSensor:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_ColorSensor:CounterUDB:control_7\, \Counter_ColorSensor:CounterUDB:control_6\, \Counter_ColorSensor:CounterUDB:control_5\, \Counter_ColorSensor:CounterUDB:control_4\,
			\Counter_ColorSensor:CounterUDB:control_3\, \Counter_ColorSensor:CounterUDB:control_2\, \Counter_ColorSensor:CounterUDB:control_1\, \Counter_ColorSensor:CounterUDB:control_0\));
\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_108,
		clock=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_ColorSensor:CounterUDB:status_6\, \Counter_ColorSensor:CounterUDB:status_5\, \Counter_ColorSensor:CounterUDB:hwCapture\, zero,
			\Counter_ColorSensor:CounterUDB:overflow_status\, \Counter_ColorSensor:CounterUDB:status_1\, \Counter_ColorSensor:CounterUDB:status_0\),
		interrupt=>\Counter_ColorSensor:Net_43\);
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Motor_1_IN_1_net_0, \Counter_ColorSensor:CounterUDB:count_enable\, \Counter_ColorSensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_ColorSensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_ColorSensor:CounterUDB:nc26\,
		cl0=>\Counter_ColorSensor:CounterUDB:nc29\,
		z0=>\Counter_ColorSensor:CounterUDB:nc7\,
		ff0=>\Counter_ColorSensor:CounterUDB:nc15\,
		ce1=>\Counter_ColorSensor:CounterUDB:nc8\,
		cl1=>\Counter_ColorSensor:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_ColorSensor:CounterUDB:nc38\,
		f0_blk_stat=>\Counter_ColorSensor:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cap0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Motor_1_IN_1_net_0, \Counter_ColorSensor:CounterUDB:count_enable\, \Counter_ColorSensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_ColorSensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_ColorSensor:CounterUDB:nc25\,
		cl0=>\Counter_ColorSensor:CounterUDB:nc28\,
		z0=>\Counter_ColorSensor:CounterUDB:nc2\,
		ff0=>\Counter_ColorSensor:CounterUDB:nc14\,
		ce1=>\Counter_ColorSensor:CounterUDB:nc4\,
		cl1=>\Counter_ColorSensor:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_ColorSensor:CounterUDB:nc37\,
		f0_blk_stat=>\Counter_ColorSensor:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\,
		co=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cap0_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cap1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Motor_1_IN_1_net_0, \Counter_ColorSensor:CounterUDB:count_enable\, \Counter_ColorSensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_ColorSensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_ColorSensor:CounterUDB:nc24\,
		cl0=>\Counter_ColorSensor:CounterUDB:nc27\,
		z0=>\Counter_ColorSensor:CounterUDB:nc1\,
		ff0=>\Counter_ColorSensor:CounterUDB:nc13\,
		ce1=>\Counter_ColorSensor:CounterUDB:nc3\,
		cl1=>\Counter_ColorSensor:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_ColorSensor:CounterUDB:nc36\,
		f0_blk_stat=>\Counter_ColorSensor:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\,
		co=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cap1_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cap2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Motor_1_IN_1_net_0, \Counter_ColorSensor:CounterUDB:count_enable\, \Counter_ColorSensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_ColorSensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_ColorSensor:CounterUDB:per_equal\,
		cl0=>\Counter_ColorSensor:CounterUDB:nc45\,
		z0=>\Counter_ColorSensor:CounterUDB:status_1\,
		ff0=>\Counter_ColorSensor:CounterUDB:per_FF\,
		ce1=>\Counter_ColorSensor:CounterUDB:cmp_equal\,
		cl1=>\Counter_ColorSensor:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_ColorSensor:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_ColorSensor:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Counter_ColorSensor:CounterUDB:sC32:counterdp:cap2_1\, \Counter_ColorSensor:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Counter_ColorSensor:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"238c40b9-a46e-4a10-908b-a241f1f2d19a",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_56,
		dig_domain_out=>open);
led_blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"10b612a0-9ac3-4069-9e20-e037dcdb4300",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__led_blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__led_blue_net_0),
		siovref=>(tmpSIOVREF__led_blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__led_blue_net_0);
isr_6:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_101);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, \Control_Reg_1:control_1\, Net_108));
S1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a8e700a1-4ba9-4e23-992d-80fa185bbb5b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S1_net_0),
		analog=>(open),
		io=>(tmpIO_0__S1_net_0),
		siovref=>(tmpSIOVREF__S1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S1_net_0);
S2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0d4a57b-1d6c-4113-9e81-f0695af1e0b4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S2_net_0),
		analog=>(open),
		io=>(tmpIO_0__S2_net_0),
		siovref=>(tmpSIOVREF__S2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S2_net_0);
S0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"30431082-c72b-4142-864c-7fe3b7753fc2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S0_net_0),
		analog=>(open),
		io=>(tmpIO_0__S0_net_0),
		siovref=>(tmpSIOVREF__S0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S0_net_0);
S3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fb252ce1-583c-45fe-a505-1bb0a056e00a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S3_net_0),
		analog=>(open),
		io=>(tmpIO_0__S3_net_0),
		siovref=>(tmpSIOVREF__S3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S3_net_0);
CS_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e5abc8d-9fd2-4cf6-b1c2-cc7ce4856bc1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CS_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_LED_net_0),
		siovref=>(tmpSIOVREF__CS_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_LED_net_0);
CS_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"403a55cc-fd65-4b22-a87a-2610479d61b0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Motor_1_IN_1_net_0),
		y=>(zero),
		fb=>Net_295,
		analog=>(open),
		io=>(tmpIO_0__CS_out_net_0),
		siovref=>(tmpSIOVREF__CS_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Motor_1_IN_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_out_net_0);
\QuadDec_1:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1251\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1251\);
\QuadDec_1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCapture\);
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1275\);
\QuadDec_1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCompare\);
\QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1264\);
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_1:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1203\);
\QuadDec_1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_filt\);
\QuadDec_1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_filt\);
\QuadDec_1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_2\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1260\);
\QuadDec_1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_3\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:error\);
\QuadDec_1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_1\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_1\);
\QuadDec_1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_0\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_0\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_50:cy_dff
	PORT MAP(d=>Net_50D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_50);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\QuadDec_2:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_2:Net_1251\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:Net_1251\);
\QuadDec_2:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:prevCapture\);
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_2:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Net_1275\);
\QuadDec_2:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:prevCompare\);
\QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Net_1264\);
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Net_1203\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_2:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_2:Net_1203\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:Net_1203\);
\QuadDec_2:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_filt\);
\QuadDec_2:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_filt\);
\QuadDec_2:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_2\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:Net_1260\);
\QuadDec_2:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_3\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:error\);
\QuadDec_2:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_1\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:state_1\);
\QuadDec_2:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_0\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:state_0\);
\Timer_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_last\);
\Timer_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:status_tc\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_158);
\Timer_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:control_7\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:hwEnable_reg\);
\Timer_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_out_reg_i\);
\Timer_2:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_242,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:capture_last\);
\Timer_2:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:hwEnable\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:run_mode\);
\Timer_2:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:status_tc\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:tc_reg_i\);
\Timer_2:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:capt_fifo_load\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:capture_out_reg_i\);
\Timer_2:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN5_1);
\Timer_2:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN5_0);
\Timer_2:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:capt_int_temp\);
\Timer_2:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:timer_enable\);
\Timer_2:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_2:TimerUDB:trig_disable\\D\,
		clk=>\Timer_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_2:TimerUDB:trig_disable\);
\Timer_3:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_255,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:capture_last\);
\Timer_3:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:hwEnable\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:run_mode\);
\Timer_3:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:status_tc\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:tc_reg_i\);
\Timer_3:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:capt_fifo_load\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:capture_out_reg_i\);
\Timer_3:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN8_1);
\Timer_3:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN8_0);
\Timer_3:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:capt_int_temp\);
\Timer_3:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:timer_enable\);
\Timer_3:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_3:TimerUDB:trig_disable\\D\,
		clk=>\Timer_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_3:TimerUDB:trig_disable\);
\Timer_4:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_264,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:capture_last\);
\Timer_4:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:hwEnable\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:run_mode\);
\Timer_4:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:status_tc\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:tc_reg_i\);
\Timer_4:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:capt_fifo_load\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:capture_out_reg_i\);
\Timer_4:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN11_1);
\Timer_4:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN11_0);
\Timer_4:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:capt_int_temp\);
\Timer_4:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:timer_enable\);
\Timer_4:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_4:TimerUDB:trig_disable\\D\,
		clk=>\Timer_4:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_4:TimerUDB:trig_disable\);
\Timer_5:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_273,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:capture_last\);
\Timer_5:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:hwEnable\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:run_mode\);
\Timer_5:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:status_tc\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:tc_reg_i\);
\Timer_5:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:capt_fifo_load\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:capture_out_reg_i\);
\Timer_5:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:int_capt_count_1\);
\Timer_5:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:int_capt_count_0\);
\Timer_5:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:capt_int_temp\);
\Timer_5:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:timer_enable\);
\Timer_5:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_5:TimerUDB:trig_disable\\D\,
		clk=>\Timer_5:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_5:TimerUDB:trig_disable\);
\PWM_ColorSensor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Motor_1_IN_1_net_0,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:min_kill_reg\);
\PWM_ColorSensor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:prevCapture\);
\PWM_ColorSensor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:trig_last\);
\PWM_ColorSensor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:runmode_enable\);
\PWM_ColorSensor:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:trig_disable\);
\PWM_ColorSensor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:sc_kill_tmp\);
\PWM_ColorSensor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Motor_1_IN_1_net_0,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:ltch_kill_reg\);
\PWM_ColorSensor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:dith_count_1\);
\PWM_ColorSensor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:dith_count_0\);
\PWM_ColorSensor:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:cmp1_less\,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:prevCompare1\);
\PWM_ColorSensor:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:status_0\);
\PWM_ColorSensor:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:status_1\);
\PWM_ColorSensor:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_108,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:status_5\);
\PWM_ColorSensor:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:pwm_i\,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_288);
\PWM_ColorSensor:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:pwm1_i_reg\);
\PWM_ColorSensor:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:pwm2_i_reg\);
\PWM_ColorSensor:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_ColorSensor:PWMUDB:status_2\,
		clk=>\PWM_ColorSensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_ColorSensor:PWMUDB:tc_i_reg\);
\Counter_ColorSensor:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_288,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:prevCapture\);
\Counter_ColorSensor:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\Counter_ColorSensor:CounterUDB:disable_run_i\\D\,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:disable_run_i\);
\Counter_ColorSensor:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_ColorSensor:CounterUDB:per_equal\,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:overflow_reg_i\);
\Counter_ColorSensor:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:underflow_reg_i\);
\Counter_ColorSensor:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_ColorSensor:CounterUDB:per_equal\,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:tc_reg_i\);
\Counter_ColorSensor:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_ColorSensor:CounterUDB:cmp_out_i\,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:prevCompare\);
\Counter_ColorSensor:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_ColorSensor:CounterUDB:cmp_out_i\,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:cmp_out_reg_i\);
\Counter_ColorSensor:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_295,
		clk=>\Counter_ColorSensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_ColorSensor:CounterUDB:count_stored_i\);

END R_T_L;
