always @(posedge clk) begin
    if (reset) begin
        q <= 32'h1;
    end
    else begin
        q[31] <= q[0] ^ q[30];
        q[30:23] <= q[31:24];
        q[22] <= q[0] ^ q[21];
        q[21:3] <= q[22:4];
        q[2] <= q[0] ^ q[1];
        q[1] <= q[0] ^ q[0]; // This simplifies to 0, but shown for clarity
        q[0] <= q[1];
    end
end

endmodule