INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
