INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240524_Project/20240524_Project.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
