

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Nov 18 13:35:09 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  42001|  46001|  42001|  46001|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- sizeLoop  |  42000|  46000|  42 ~ 46 |          -|          -|   1000|    no    |
        | + zeroAsn  |      0|      4|         1|          -|          -| 0 ~ 4 |    no    |
        +------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	43  / (!exitcond)
	2  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %4 ]"   --->   Operation 55 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %i, -24" [../myAccel.c:23]   --->   Operation 56 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:23]   --->   Operation 58 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %.preheader2.preheader" [../myAccel.c:23]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:30]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = zext i12 %tmp to i64" [../myAccel.c:30]   --->   Operation 61 'zext' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_3" [../myAccel.c:30]   --->   Operation 62 'getelementptr' 'data2_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:45]   --->   Operation 63 'readreq' 'data0_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_3" [../myAccel.c:45]   --->   Operation 64 'getelementptr' 'data1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:45]   --->   Operation 65 'readreq' 'data1_addr_req' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:87]   --->   Operation 66 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 67 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:45]   --->   Operation 67 'readreq' 'data0_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 68 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:45]   --->   Operation 68 'readreq' 'data1_addr_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 69 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 69 'read' 'data0_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 70 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 70 'read' 'data1_addr_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 71 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 71 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 72 'read' 'data0_read_1' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 73 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 73 'read' 'data1_addr_read_1' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 74 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 74 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 75 'read' 'data0_read_2' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 76 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 76 'read' 'data1_addr_read_2' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 77 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 77 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 78 'read' 'data0_read_3' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 79 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 79 'read' 'data1_addr_read_3' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 80 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 80 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (8.75ns)   --->   "%data0_read_4 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 81 'read' 'data0_read_4' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 82 [5/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_4, 0.000000e+00" [../myAccel.c:45]   --->   Operation 82 'fadd' 'tempVal_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [4/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 83 'fmul' 'tmp_16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (8.75ns)   --->   "%data0_read_5 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 84 'read' 'data0_read_5' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 85 [4/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_4, 0.000000e+00" [../myAccel.c:45]   --->   Operation 85 'fadd' 'tempVal_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [4/4] (5.70ns)   --->   "%tmp_16_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 86 'fmul' 'tmp_16_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [3/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 87 'fmul' 'tmp_16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (8.75ns)   --->   "%data0_read_6 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 88 'read' 'data0_read_6' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 89 [3/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_4, 0.000000e+00" [../myAccel.c:45]   --->   Operation 89 'fadd' 'tempVal_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [3/4] (5.70ns)   --->   "%tmp_16_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 90 'fmul' 'tmp_16_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [2/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 91 'fmul' 'tmp_16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (8.75ns)   --->   "%data0_read_7 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 92 'read' 'data0_read_7' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 93 [2/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_4, 0.000000e+00" [../myAccel.c:45]   --->   Operation 93 'fadd' 'tempVal_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [2/4] (5.70ns)   --->   "%tmp_16_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 94 'fmul' 'tmp_16_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 95 'fmul' 'tmp_16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (8.75ns)   --->   "%data0_read_8 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 96 'read' 'data0_read_8' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 97 [1/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_4, 0.000000e+00" [../myAccel.c:45]   --->   Operation 97 'fadd' 'tempVal_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/4] (5.70ns)   --->   "%tmp_16_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 98 'fmul' 'tmp_16_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [5/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_16_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 99 'fadd' 'tempVal_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [4/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 100 'fmul' 'tmp_16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (8.75ns)   --->   "%data0_read_9 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 101 'read' 'data0_read_9' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 102 [5/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_16_0_1" [../myAccel.c:45]   --->   Operation 102 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [4/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_16_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 103 'fadd' 'tempVal_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [4/4] (5.70ns)   --->   "%tmp_16_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 104 'fmul' 'tmp_16_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [3/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 105 'fmul' 'tmp_16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (8.75ns)   --->   "%data0_read_10 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 106 'read' 'data0_read_10' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 107 [4/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_16_0_1" [../myAccel.c:45]   --->   Operation 107 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [4/4] (5.70ns)   --->   "%tmp_16_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 108 'fmul' 'tmp_16_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [3/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_16_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 109 'fadd' 'tempVal_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [3/4] (5.70ns)   --->   "%tmp_16_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 110 'fmul' 'tmp_16_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [2/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 111 'fmul' 'tmp_16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (8.75ns)   --->   "%data0_read_11 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 112 'read' 'data0_read_11' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 113 [3/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_16_0_1" [../myAccel.c:45]   --->   Operation 113 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [3/4] (5.70ns)   --->   "%tmp_16_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 114 'fmul' 'tmp_16_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [2/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_16_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 115 'fadd' 'tempVal_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [2/4] (5.70ns)   --->   "%tmp_16_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 116 'fmul' 'tmp_16_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 117 'fmul' 'tmp_16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (8.75ns)   --->   "%data0_read_12 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 118 'read' 'data0_read_12' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 119 [2/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_16_0_1" [../myAccel.c:45]   --->   Operation 119 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [2/4] (5.70ns)   --->   "%tmp_16_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 120 'fmul' 'tmp_16_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_16_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 121 'fadd' 'tempVal_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/4] (5.70ns)   --->   "%tmp_16_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 122 'fmul' 'tmp_16_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [5/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_16_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 123 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [4/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 124 'fmul' 'tmp_16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 125 [1/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_16_0_1" [../myAccel.c:45]   --->   Operation 125 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/4] (5.70ns)   --->   "%tmp_16_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 126 'fmul' 'tmp_16_0_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [5/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_16_1_1" [../myAccel.c:45]   --->   Operation 127 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [4/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_16_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 128 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [4/4] (5.70ns)   --->   "%tmp_16_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 129 'fmul' 'tmp_16_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [3/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 130 'fmul' 'tmp_16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 131 [5/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_16_0_2" [../myAccel.c:45]   --->   Operation 131 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [4/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_16_1_1" [../myAccel.c:45]   --->   Operation 132 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [4/4] (5.70ns)   --->   "%tmp_16_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 133 'fmul' 'tmp_16_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [3/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_16_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 134 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [3/4] (5.70ns)   --->   "%tmp_16_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 135 'fmul' 'tmp_16_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [2/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 136 'fmul' 'tmp_16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 137 [4/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_16_0_2" [../myAccel.c:45]   --->   Operation 137 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [4/4] (5.70ns)   --->   "%tmp_16_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 138 'fmul' 'tmp_16_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [3/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_16_1_1" [../myAccel.c:45]   --->   Operation 139 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_16_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 140 'fmul' 'tmp_16_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [2/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_16_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 141 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [2/4] (5.70ns)   --->   "%tmp_16_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 142 'fmul' 'tmp_16_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 143 'fmul' 'tmp_16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 144 [3/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_16_0_2" [../myAccel.c:45]   --->   Operation 144 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [3/4] (5.70ns)   --->   "%tmp_16_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 145 'fmul' 'tmp_16_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [2/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_16_1_1" [../myAccel.c:45]   --->   Operation 146 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [2/4] (5.70ns)   --->   "%tmp_16_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 147 'fmul' 'tmp_16_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_16_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 148 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/4] (5.70ns)   --->   "%tmp_16_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 149 'fmul' 'tmp_16_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [5/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_16_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 150 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (8.75ns)   --->   "%data0_read_13 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 151 'read' 'data0_read_13' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 152 [2/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_16_0_2" [../myAccel.c:45]   --->   Operation 152 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [2/4] (5.70ns)   --->   "%tmp_16_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 153 'fmul' 'tmp_16_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_16_1_1" [../myAccel.c:45]   --->   Operation 154 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/4] (5.70ns)   --->   "%tmp_16_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 155 'fmul' 'tmp_16_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [5/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_16_2_1" [../myAccel.c:45]   --->   Operation 156 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [4/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_16_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 157 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [4/4] (5.70ns)   --->   "%tmp_16_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 158 'fmul' 'tmp_16_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 159 [1/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_16_0_2" [../myAccel.c:45]   --->   Operation 159 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/4] (5.70ns)   --->   "%tmp_16_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 160 'fmul' 'tmp_16_0_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [5/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_16_1_2" [../myAccel.c:45]   --->   Operation 161 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [4/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_16_2_1" [../myAccel.c:45]   --->   Operation 162 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [4/4] (5.70ns)   --->   "%tmp_16_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 163 'fmul' 'tmp_16_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [3/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_16_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 164 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [3/4] (5.70ns)   --->   "%tmp_16_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 165 'fmul' 'tmp_16_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 166 [5/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_16_0_3" [../myAccel.c:45]   --->   Operation 166 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [4/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_16_1_2" [../myAccel.c:45]   --->   Operation 167 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [4/4] (5.70ns)   --->   "%tmp_16_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 168 'fmul' 'tmp_16_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [3/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_16_2_1" [../myAccel.c:45]   --->   Operation 169 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [3/4] (5.70ns)   --->   "%tmp_16_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 170 'fmul' 'tmp_16_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [2/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_16_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 171 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [2/4] (5.70ns)   --->   "%tmp_16_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 172 'fmul' 'tmp_16_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 173 [4/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_16_0_3" [../myAccel.c:45]   --->   Operation 173 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [3/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_16_1_2" [../myAccel.c:45]   --->   Operation 174 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [3/4] (5.70ns)   --->   "%tmp_16_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 175 'fmul' 'tmp_16_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [2/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_16_2_1" [../myAccel.c:45]   --->   Operation 176 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [2/4] (5.70ns)   --->   "%tmp_16_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 177 'fmul' 'tmp_16_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_16_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 178 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/4] (5.70ns)   --->   "%tmp_16_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 179 'fmul' 'tmp_16_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 180 [3/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_16_0_3" [../myAccel.c:45]   --->   Operation 180 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 181 [2/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_16_1_2" [../myAccel.c:45]   --->   Operation 181 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [2/4] (5.70ns)   --->   "%tmp_16_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 182 'fmul' 'tmp_16_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 183 [1/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_16_2_1" [../myAccel.c:45]   --->   Operation 183 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/4] (5.70ns)   --->   "%tmp_16_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 184 'fmul' 'tmp_16_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [5/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_16_3_1" [../myAccel.c:45]   --->   Operation 185 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (8.75ns)   --->   "%data0_read_14 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 186 'read' 'data0_read_14' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 187 [2/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_16_0_3" [../myAccel.c:45]   --->   Operation 187 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 188 [1/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_16_1_2" [../myAccel.c:45]   --->   Operation 188 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [1/4] (5.70ns)   --->   "%tmp_16_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 189 'fmul' 'tmp_16_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 190 [5/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_16_2_2" [../myAccel.c:45]   --->   Operation 190 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 191 [4/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_16_3_1" [../myAccel.c:45]   --->   Operation 191 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [4/4] (5.70ns)   --->   "%tmp_16_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 192 'fmul' 'tmp_16_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 193 [1/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_16_0_3" [../myAccel.c:45]   --->   Operation 193 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [5/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_16_1_3" [../myAccel.c:45]   --->   Operation 194 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [4/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_16_2_2" [../myAccel.c:45]   --->   Operation 195 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [4/4] (5.70ns)   --->   "%tmp_16_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 196 'fmul' 'tmp_16_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [3/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_16_3_1" [../myAccel.c:45]   --->   Operation 197 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [3/4] (5.70ns)   --->   "%tmp_16_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 198 'fmul' 'tmp_16_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 199 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:49]   --->   Operation 199 'writereq' 'data2_addr_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_29 : Operation 200 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_0_3) nounwind" [../myAccel.c:49]   --->   Operation 200 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_29 : Operation 201 [4/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_16_1_3" [../myAccel.c:45]   --->   Operation 201 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 202 [3/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_16_2_2" [../myAccel.c:45]   --->   Operation 202 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [3/4] (5.70ns)   --->   "%tmp_16_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 203 'fmul' 'tmp_16_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [2/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_16_3_1" [../myAccel.c:45]   --->   Operation 204 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 205 [2/4] (5.70ns)   --->   "%tmp_16_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 205 'fmul' 'tmp_16_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 206 [1/1] (0.00ns)   --->   "%tempVal_1_0_3_to_int = bitcast float %tempVal_1_0_3 to i32" [../myAccel.c:64]   --->   Operation 206 'bitcast' 'tempVal_1_0_3_to_int' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_0_3_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 207 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %tempVal_1_0_3_to_int to i23" [../myAccel.c:64]   --->   Operation 208 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_5, -1" [../myAccel.c:64]   --->   Operation 209 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 210 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_2, 0" [../myAccel.c:64]   --->   Operation 210 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %tempVal_1_0_3, 1.000000e+02" [../myAccel.c:64]   --->   Operation 211 'fcmp' 'tmp_8' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 212 [3/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_16_1_3" [../myAccel.c:45]   --->   Operation 212 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [2/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_16_2_2" [../myAccel.c:45]   --->   Operation 213 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [2/4] (5.70ns)   --->   "%tmp_16_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 214 'fmul' 'tmp_16_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [1/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_16_3_1" [../myAccel.c:45]   --->   Operation 215 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/4] (5.70ns)   --->   "%tmp_16_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 216 'fmul' 'tmp_16_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 217 [2/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_16_1_3" [../myAccel.c:45]   --->   Operation 217 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [1/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_16_2_2" [../myAccel.c:45]   --->   Operation 218 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 219 [1/4] (5.70ns)   --->   "%tmp_16_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 219 'fmul' 'tmp_16_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 220 [5/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_16_3_2" [../myAccel.c:45]   --->   Operation 220 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [1/1] (8.75ns)   --->   "%data0_read_15 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 221 'read' 'data0_read_15' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 222 [1/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_16_1_3" [../myAccel.c:45]   --->   Operation 222 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [5/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_16_2_3" [../myAccel.c:45]   --->   Operation 223 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [4/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_16_3_2" [../myAccel.c:45]   --->   Operation 224 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [4/4] (5.70ns)   --->   "%tmp_16_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 225 'fmul' 'tmp_16_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 226 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_1_3) nounwind" [../myAccel.c:49]   --->   Operation 226 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_33 : Operation 227 [4/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_16_2_3" [../myAccel.c:45]   --->   Operation 227 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 228 [3/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_16_3_2" [../myAccel.c:45]   --->   Operation 228 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 229 [3/4] (5.70ns)   --->   "%tmp_16_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 229 'fmul' 'tmp_16_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_7 = or i1 %notrhs, %notlhs" [../myAccel.c:64]   --->   Operation 230 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_9 = and i1 %tmp_7, %tmp_8" [../myAccel.c:64]   --->   Operation 231 'and' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%tempVal_1_1_3_to_int = bitcast float %tempVal_1_1_3 to i32" [../myAccel.c:64]   --->   Operation 232 'bitcast' 'tempVal_1_1_3_to_int' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_1_3_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 233 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %tempVal_1_1_3_to_int to i23" [../myAccel.c:64]   --->   Operation 234 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (1.55ns)   --->   "%notlhs8 = icmp ne i8 %tmp_s, -1" [../myAccel.c:64]   --->   Operation 235 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (2.44ns)   --->   "%notrhs9 = icmp eq i23 %tmp_6, 0" [../myAccel.c:64]   --->   Operation 236 'icmp' 'notrhs9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_10 = or i1 %notrhs9, %notlhs8" [../myAccel.c:64]   --->   Operation 237 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %tempVal_1_1_3, 1.000000e+02" [../myAccel.c:64]   --->   Operation 238 'fcmp' 'tmp_11' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_12 = and i1 %tmp_10, %tmp_11" [../myAccel.c:64]   --->   Operation 239 'and' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 240 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp_9, %tmp_12" [../myAccel.c:64]   --->   Operation 240 'and' 'tmp1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 241 [3/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_16_2_3" [../myAccel.c:45]   --->   Operation 241 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 242 [2/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_16_3_2" [../myAccel.c:45]   --->   Operation 242 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [2/4] (5.70ns)   --->   "%tmp_16_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 243 'fmul' 'tmp_16_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 244 [2/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_16_2_3" [../myAccel.c:45]   --->   Operation 244 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 245 [1/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_16_3_2" [../myAccel.c:45]   --->   Operation 245 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/4] (5.70ns)   --->   "%tmp_16_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 246 'fmul' 'tmp_16_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 247 [1/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_16_2_3" [../myAccel.c:45]   --->   Operation 247 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 248 [5/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_16_3_3" [../myAccel.c:45]   --->   Operation 248 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 249 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_2_3) nounwind" [../myAccel.c:49]   --->   Operation 249 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_37 : Operation 250 [4/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_16_3_3" [../myAccel.c:45]   --->   Operation 250 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%tempVal_1_2_3_to_int = bitcast float %tempVal_1_2_3 to i32" [../myAccel.c:64]   --->   Operation 251 'bitcast' 'tempVal_1_2_3_to_int' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_2_3_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 252 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %tempVal_1_2_3_to_int to i23" [../myAccel.c:64]   --->   Operation 253 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 254 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_13, -1" [../myAccel.c:64]   --->   Operation 254 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_14, 0" [../myAccel.c:64]   --->   Operation 255 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 256 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %tempVal_1_2_3, 1.000000e+02" [../myAccel.c:64]   --->   Operation 256 'fcmp' 'tmp_16' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 257 [3/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_16_3_3" [../myAccel.c:45]   --->   Operation 257 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 258 [2/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_16_3_3" [../myAccel.c:45]   --->   Operation 258 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 259 [1/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_16_3_3" [../myAccel.c:45]   --->   Operation 259 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 260 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_3_3) nounwind" [../myAccel.c:49]   --->   Operation 260 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_41 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_15 = or i1 %notrhs1, %notlhs1" [../myAccel.c:64]   --->   Operation 261 'or' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_17 = and i1 %tmp_15, %tmp_16" [../myAccel.c:64]   --->   Operation 262 'and' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%tempVal_1_3_3_to_int = bitcast float %tempVal_1_3_3 to i32" [../myAccel.c:64]   --->   Operation 263 'bitcast' 'tempVal_1_3_3_to_int' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_3_3_to_int, i32 23, i32 30)" [../myAccel.c:64]   --->   Operation 264 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %tempVal_1_3_3_to_int to i23" [../myAccel.c:64]   --->   Operation 265 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 266 [1/1] (1.55ns)   --->   "%notlhs2 = icmp ne i8 %tmp_18, -1" [../myAccel.c:64]   --->   Operation 266 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_19, 0" [../myAccel.c:64]   --->   Operation 267 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_20 = or i1 %notrhs2, %notlhs2" [../myAccel.c:64]   --->   Operation 268 'or' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 269 [1/1] (6.78ns)   --->   "%tmp_21 = fcmp ogt float %tempVal_1_3_3, 1.000000e+02" [../myAccel.c:64]   --->   Operation 269 'fcmp' 'tmp_21' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_22 = and i1 %tmp_20, %tmp_21" [../myAccel.c:64]   --->   Operation 270 'and' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 271 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2 = and i1 %tmp_17, %tmp_22" [../myAccel.c:64]   --->   Operation 271 'and' 'tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp2, %tmp1" [../myAccel.c:64]   --->   Operation 272 'and' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.76>
ST_42 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 273 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 274 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:25]   --->   Operation 275 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (1.02ns)   --->   "%r_1_cast_cast = select i1 %or_cond2, i4 4, i4 0" [../myAccel.c:64]   --->   Operation 276 'select' 'r_1_cast_cast' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 277 [1/1] (1.02ns)   --->   "%tmp_25_cast = select i1 %or_cond2, i32 4, i32 0" [../myAccel.c:64]   --->   Operation 277 'select' 'tmp_25_cast' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 278 [1/1] (1.76ns)   --->   "br label %2" [../myAccel.c:79]   --->   Operation 278 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 279 [1/1] (0.00ns)   --->   "%l_2 = phi i3 [ 0, %.preheader2.preheader ], [ %l, %burstWrDataBB ]"   --->   Operation 279 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 280 [1/1] (0.00ns)   --->   "%l_2_cast = zext i3 %l_2 to i4" [../myAccel.c:79]   --->   Operation 280 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 281 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %l_2_cast, %r_1_cast_cast" [../myAccel.c:79]   --->   Operation 281 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 282 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0) nounwind"   --->   Operation 282 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 283 [1/1] (1.65ns)   --->   "%l = add i3 %l_2, 1" [../myAccel.c:79]   --->   Operation 283 'add' 'l' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../myAccel.c:79]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind" [../myAccel.c:80]   --->   Operation 285 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (1.13ns)   --->   "%is_0iter = icmp eq i3 %l_2, 0" [../myAccel.c:83]   --->   Operation 286 'icmp' 'is_0iter' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB" [../myAccel.c:83]   --->   Operation 287 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 288 [1/1] (8.75ns)   --->   "%data2_addr_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %tmp_25_cast) nounwind" [../myAccel.c:30]   --->   Operation 288 'writereq' 'data2_addr_wr_req' <Predicate = (!exitcond & is_0iter)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_43 : Operation 289 [1/1] (0.00ns)   --->   "br label %burstWrDataBB"   --->   Operation 289 'br' <Predicate = (!exitcond & is_0iter)> <Delay = 0.00>
ST_43 : Operation 290 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:83]   --->   Operation 290 'write' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "br label %2" [../myAccel.c:79]   --->   Operation 291 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind" [../myAccel.c:86]   --->   Operation 292 'specregionend' 'empty_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 293 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (1.77 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (0 ns)
	'getelementptr' operation ('data1_addr', ../myAccel.c:45) [33]  (0 ns)
	bus request on port 'data1' (../myAccel.c:45) [34]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:45) [31]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [32]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [38]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [42]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [46]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [52]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [55]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [58]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [61]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [65]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [68]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [71]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [74]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [78]  (8.75 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_1', ../myAccel.c:45) [41]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_1', ../myAccel.c:45) [41]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [81]  (8.75 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [84]  (8.75 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:49) [50]  (8.75 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:45) [63]  (7.26 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [87]  (8.75 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:45) [63]  (7.26 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:49) [64]  (8.75 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:45) [76]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:45) [76]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:45) [76]  (7.26 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:49) [77]  (8.75 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:45) [89]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:45) [89]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:45) [89]  (7.26 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:49) [90]  (8.75 ns)

 <State 42>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('l') with incoming values : ('l', ../myAccel.c:79) [130]  (1.77 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:30) [141]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
