
*** Running vivado
    with args -log bluex_v_2_1_matcop_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bluex_v_2_1_matcop_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bluex_v_2_1_matcop_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 471.559 ; gain = 180.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/MyWorks/Programs/Verilog/vivado/cpu_test/ip_repo/bluex2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorks/Programs/Verilog/vivado/cpu_test/ip_repo/bluex_v_2_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorks/Programs/Verilog/vivado/bluex_update/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/XILINX/Vivado/2023.2/data/ip'.
Command: synth_design -top bluex_v_2_1_matcop_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1343.375 ; gain = 438.961
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'mul_result_valid', assumed default net type 'wire' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/matcop.v:49]
INFO: [Synth 8-11241] undeclared symbol 'dvm_result_valid', assumed default net type 'wire' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/matcop.v:50]
INFO: [Synth 8-6157] synthesizing module 'bluex_v_2_1_matcop_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/ip/bluex_v_2_1_matcop_0_0/synth/bluex_v_2_1_matcop_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matcop' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/matcop.v:4]
	Parameter MUL_PERIOD bound to: 2 - type: integer 
	Parameter DVM_PERIOD bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/.Xil/Vivado-1516-DESKTOP-50PL36L/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/.Xil/Vivado-1516-DESKTOP-50PL36L/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/.Xil/Vivado-1516-DESKTOP-50PL36L/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/.Xil/Vivado-1516-DESKTOP-50PL36L/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matcop' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/matcop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_v_2_1_matcop_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/ip/bluex_v_2_1_matcop_0_0/synth/bluex_v_2_1_matcop_0_0.v:53]
WARNING: [Synth 8-7129] Port rs[31] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[30] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[29] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[28] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[27] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[26] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[25] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[24] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[23] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[22] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[21] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[20] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[19] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[18] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[17] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[16] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[31] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[30] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[29] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[28] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[27] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[26] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[25] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[24] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[23] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[22] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[21] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[20] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[19] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[18] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[17] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[16] in module matcop is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.711 ; gain = 546.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.711 ; gain = 546.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.711 ; gain = 546.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1450.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'inst/u_dvm_0'
Finished Parsing XDC File [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'inst/u_dvm_0'
Parsing XDC File [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'inst/u_multiplier_0'
Finished Parsing XDC File [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'inst/u_multiplier_0'
Parsing XDC File [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/ip/bluex_v_2_1_matcop_0_0/bluex_v_2_1_matcop_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/ip/bluex_v_2_1_matcop_0_0/bluex_v_2_1_matcop_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1514.375 ; gain = 0.074
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_dvm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_multiplier_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rs[31] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[30] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[29] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[28] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[27] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[26] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[25] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[24] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[23] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[22] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[21] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[20] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[19] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[18] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[17] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs[16] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[31] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[30] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[29] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[28] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[27] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[26] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[25] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[24] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[23] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[22] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[21] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[20] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[19] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[18] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[17] in module matcop is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[16] in module matcop is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         1|
|2     |div_gen_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |div_gen  |     1|
|2     |mult_gen |     1|
|3     |LUT1     |     1|
|4     |LUT4     |    32|
|5     |LUT5     |     7|
|6     |LUT6     |    35|
|7     |FDRE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1514.375 ; gain = 546.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.375 ; gain = 609.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1514.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 97426950
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1514.375 ; gain = 1027.574
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_matcop_0_0_synth_1/bluex_v_2_1_matcop_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bluex_v_2_1_matcop_0_0_utilization_synth.rpt -pb bluex_v_2_1_matcop_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  6 17:55:09 2024...
