{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 20:51:38 2017 " "Info: Processing started: Sun Nov 19 20:51:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off d_latch -c d_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off d_latch -c d_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg6\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg6\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg6\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg6\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg5\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg5\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg5\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg5\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg4\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg4\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg4\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg4\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg3\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg3\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg2\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg2\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q " "Warning: Node \"FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 136 152 320 152 "Clk" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q register FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q 263.85 MHz 3.79 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 263.85 MHz between source register \"FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q\" and destination register \"FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q\" (period= 3.79 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.869 ns + Longest register register " "Info: + Longest register to register delay is 0.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q 1 REG LCCOMB_X64_Y7_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 2; REG Node = 'FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.420 ns) 0.869 ns FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y7_N20 1 " "Info: 2: + IC(0.449 ns) + CELL(0.420 ns) = 0.869 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 1; REG Node = 'FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 48.33 % ) " "Info: Total cell delay = 0.420 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 51.67 % ) " "Info: Total interconnect delay = 0.449 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.869 ns" { FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q {} FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q {} } { 0.000ns 0.449ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns - Smallest " "Info: - Smallest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.130 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 136 152 320 152 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.118 ns) + CELL(0.150 ns) 3.130 ns FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y7_N20 1 " "Info: 2: + IC(2.118 ns) + CELL(0.150 ns) = 3.130 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 1; REG Node = 'FB_reg:inst\|MS_ff:FB_reg1\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { Clk FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 32.33 % ) " "Info: Total cell delay = 1.012 ns ( 32.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 67.67 % ) " "Info: Total interconnect delay = 2.118 ns ( 67.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { Clk FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.118ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.089 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 136 152 320 152 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.150 ns) 3.089 ns FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q 2 REG LCCOMB_X64_Y7_N6 2 " "Info: 2: + IC(2.077 ns) + CELL(0.150 ns) = 3.089 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 2; REG Node = 'FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 32.76 % ) " "Info: Total cell delay = 1.012 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 67.24 % ) " "Info: Total interconnect delay = 2.077 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.089 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.089 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.077ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { Clk FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.118ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.089 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.089 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.077ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.067 ns + " "Info: + Micro setup delay of destination is 1.067 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.869 ns" { FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q {} FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q {} } { 0.000ns 0.449ns } { 0.000ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { Clk FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.118ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.089 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.089 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.077ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q A Clk 5.899 ns register " "Info: tsu for register \"FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q\" (data pin = \"A\", clock pin = \"Clk\") is 5.899 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.106 ns + Longest pin register " "Info: + Longest pin to register delay is 8.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns A 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 104 152 320 120 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.437 ns) 7.717 ns FB_reg:inst\|input~0 2 COMB LCCOMB_X64_Y7_N0 1 " "Info: 2: + IC(6.428 ns) + CELL(0.437 ns) = 7.717 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 1; COMB Node = 'FB_reg:inst\|input~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.865 ns" { A FB_reg:inst|input~0 } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 8.106 ns FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q 3 REG LCCOMB_X64_Y7_N14 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 8.106 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 1; REG Node = 'FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { FB_reg:inst|input~0 FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 17.75 % ) " "Info: Total cell delay = 1.439 ns ( 17.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.667 ns ( 82.25 % ) " "Info: Total interconnect delay = 6.667 ns ( 82.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.106 ns" { A FB_reg:inst|input~0 FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.106 ns" { A {} A~combout {} FB_reg:inst|input~0 {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 6.428ns 0.239ns } { 0.000ns 0.852ns 0.437ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.978 ns + " "Info: + Micro setup delay of destination is 0.978 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.185 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 136 152 320 152 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.438 ns) 3.185 ns FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y7_N14 1 " "Info: 2: + IC(1.885 ns) + CELL(0.438 ns) = 3.185 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 1; REG Node = 'FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 40.82 % ) " "Info: Total cell delay = 1.300 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 59.18 % ) " "Info: Total interconnect delay = 1.885 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.885ns } { 0.000ns 0.862ns 0.438ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.106 ns" { A FB_reg:inst|input~0 FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.106 ns" { A {} A~combout {} FB_reg:inst|input~0 {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 6.428ns 0.239ns } { 0.000ns 0.852ns 0.437ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.885ns } { 0.000ns 0.862ns 0.438ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk output\[7\] FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q 7.191 ns register " "Info: tco from clock \"Clk\" to destination pin \"output\[7\]\" through register \"FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q\" is 7.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.188 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 136 152 320 152 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.438 ns) 3.188 ns FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q 2 REG LCCOMB_X64_Y7_N18 2 " "Info: 2: + IC(1.888 ns) + CELL(0.438 ns) = 3.188 ns; Loc. = LCCOMB_X64_Y7_N18; Fanout = 2; REG Node = 'FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { Clk FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 40.78 % ) " "Info: Total cell delay = 1.300 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.888 ns ( 59.22 % ) " "Info: Total interconnect delay = 1.888 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { Clk FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.862ns 0.438ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.003 ns + Longest register pin " "Info: + Longest register to pin delay is 4.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q 1 REG LCCOMB_X64_Y7_N18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y7_N18; Fanout = 2; REG Node = 'FB_reg:inst\|MS_ff:FB_reg7\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(2.798 ns) 4.003 ns output\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(1.205 ns) + CELL(2.798 ns) = 4.003 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.003 ns" { FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q output[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 104 472 648 120 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 69.90 % ) " "Info: Total cell delay = 2.798 ns ( 69.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.205 ns ( 30.10 % ) " "Info: Total interconnect delay = 1.205 ns ( 30.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.003 ns" { FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q output[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.003 ns" { FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q {} output[7] {} } { 0.000ns 1.205ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { Clk FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.862ns 0.438ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.003 ns" { FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q output[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.003 ns" { FB_reg:inst|MS_ff:FB_reg7|d_latch:SRAM1|Q {} output[7] {} } { 0.000ns 1.205ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q D Clk 0.088 ns register " "Info: th for register \"FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q\" (data pin = \"D\", clock pin = \"Clk\") is 0.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.185 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 136 152 320 152 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.438 ns) 3.185 ns FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q 2 REG LCCOMB_X64_Y7_N14 1 " "Info: 2: + IC(1.885 ns) + CELL(0.438 ns) = 3.185 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 1; REG Node = 'FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 40.82 % ) " "Info: Total cell delay = 1.300 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 59.18 % ) " "Info: Total interconnect delay = 1.885 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.885ns } { 0.000ns 0.862ns 0.438ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.097 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'D'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 120 152 320 136 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.420 ns) 2.708 ns FB_reg:inst\|input~0 2 COMB LCCOMB_X64_Y7_N0 1 " "Info: 2: + IC(1.289 ns) + CELL(0.420 ns) = 2.708 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 1; COMB Node = 'FB_reg:inst\|input~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { D FB_reg:inst|input~0 } "NODE_NAME" } } { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 3.097 ns FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q 3 REG LCCOMB_X64_Y7_N14 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 3.097 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 1; REG Node = 'FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { FB_reg:inst|input~0 FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.569 ns ( 50.66 % ) " "Info: Total cell delay = 1.569 ns ( 50.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 49.34 % ) " "Info: Total interconnect delay = 1.528 ns ( 49.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { D FB_reg:inst|input~0 FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { D {} D~combout {} FB_reg:inst|input~0 {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.289ns 0.239ns } { 0.000ns 0.999ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { Clk FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { Clk {} Clk~combout {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.885ns } { 0.000ns 0.862ns 0.438ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { D FB_reg:inst|input~0 FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { D {} D~combout {} FB_reg:inst|input~0 {} FB_reg:inst|MS_ff:FB_reg0|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.289ns 0.239ns } { 0.000ns 0.999ns 0.420ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 20:51:38 2017 " "Info: Processing ended: Sun Nov 19 20:51:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
