<record>
 <datafield tag="245" ind1=" " ind2=" ">
  <subfield code="a">Quantum Circuit Synthesis using a New Quantum Logic Gate Library of NCV Quantum Gates</subfield>
  <subfield code="9">Springer</subfield>
 </datafield>
 <datafield tag="520" ind1=" " ind2=" ">
  <subfield code="a">Since Controlled-Square-Root-of-NOT (CV, CV$^{‡}$) gates are not permutative quantum gates, many existing methods cannot effectively synthesize optimal 3-qubit circuits directly using the NOT, CNOT, Controlled-Square-Root-of-NOT quantum gate library (NCV), and the key of effective methods is the mapping of NCV gates to four-valued quantum gates. Firstly, we use NCV gates to create the new quantum logic gate library, which can be directly used to get the solutions with smaller quantum costs efficiently. Further, we present a novel generic method which quickly and directly constructs this new optimal quantum logic gate library using CNOT and Controlled-Square-Root-of-NOT gates. Finally, we present several encouraging experiments using these new permutative gates, and give a careful analysis of the method, which introduces a new idea to quantum circuit synthesis.</subfield>
  <subfield code="9">Springer</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">Circuit synthesis</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">Multi-valued logic</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">Controlled-square-root-of-NOT gate</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">Reversible logic</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">Quantum computing</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="300" ind1=" " ind2=" ">
  <subfield code="a">16</subfield>
 </datafield>
 <datafield tag="773" ind1=" " ind2=" ">
  <subfield code="p">Int.J.Theor.Phys.</subfield>
  <subfield code="y">2017</subfield>
  <subfield code="c">1023-1038</subfield>
  <subfield code="v">56</subfield>
  <subfield code="n">4</subfield>
 </datafield>
 <datafield tag="024" ind1="7" ind2=" ">
  <subfield code="a">10.1007/s10773-016-3245-y</subfield>
  <subfield code="2">DOI</subfield>
  <subfield code="9">Springer</subfield>
 </datafield>
 <datafield tag="260" ind1=" " ind2=" ">
  <subfield code="c">2016-12-13</subfield>
  <subfield code="t">published</subfield>
 </datafield>
 <datafield tag="980" ind1=" " ind2=" ">
  <subfield code="a">Published</subfield>
 </datafield>
 <datafield tag="100" ind1=" " ind2=" ">
  <subfield code="j">ORCID:0000-0002-8524-3719</subfield>
  <subfield code="a">Li, Zhiqiang</subfield>
  <subfield code="v">College of Information Engineering - Yangzhou U. - Yangzhou - China</subfield>
  <subfield code="v">Department of ECE - Portland State U. - Portland - OR - USA</subfield>
 </datafield>
 <datafield tag="700" ind1=" " ind2=" ">
  <subfield code="a">Chen, Sai</subfield>
  <subfield code="v">College of Information Engineering - Yangzhou U. - Yangzhou - China</subfield>
 </datafield>
 <datafield tag="700" ind1=" " ind2=" ">
  <subfield code="a">Song, Xiaoyu</subfield>
  <subfield code="v">Department of ECE - Portland State U. - Portland - OR - USA</subfield>
 </datafield>
 <datafield tag="700" ind1=" " ind2=" ">
  <subfield code="a">Perkowski, Marek</subfield>
  <subfield code="v">Department of ECE - Portland State U. - Portland - OR - USA</subfield>
 </datafield>
 <datafield tag="700" ind1=" " ind2=" ">
  <subfield code="a">Chen, Hanwu</subfield>
  <subfield code="v">School of Computer Science and Engineering - Southeast U. - Nanjing - China</subfield>
 </datafield>
 <datafield tag="700" ind1=" " ind2=" ">
  <subfield code="a">Zhu, Wei</subfield>
  <subfield code="v">College of Information Engineering - Yangzhou U. - Yangzhou - China</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">1</subfield>
  <subfield code="h">D Maslov DM Miller</subfield>
  <subfield code="m">Comparison of the cost metrics through investigation of the relation between optimal NCV and optimal NCT three-qubit reversible circuits IET Computers &amp; Digital Techniques 1 98 104 Maslov, D., Miller, D.M : Comparison of the cost metrics through investigation of the relation between optimal NCV and optimal NCT three-qubit reversible circuits. IET Computers &amp; Digital Techniques 1, 98-104</subfield>
  <subfield code="a">doi:10.1049/iet-cdt:20060070</subfield>
  <subfield code="y">2007</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">1</subfield>
  <subfield code="a">doi:10.1049/iet-cdt:20060070</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">2</subfield>
  <subfield code="h">G Yang WNN Hung X Song M Perkowski</subfield>
  <subfield code="m">Exact synthesis of three-qubit quantum circuits from non-binary quantum gates 489 Yang, G., Hung, W.N.N., Song, X., Perkowski, M : Exact synthesis of three-qubit quantum circuits from non-binary quantum gates</subfield>
  <subfield code="s">Int.J.Electron.,97,475</subfield>
  <subfield code="a">doi:10.1080/00207210903325252</subfield>
  <subfield code="s">Int.J.Electron.,97,475-489</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">2</subfield>
  <subfield code="a">doi:10.1080/00207210903325252</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">3</subfield>
  <subfield code="h">Yang, G., Hung, W.N.N., Song, X., Perkowski, M.</subfield>
  <subfield code="m">: Exact synthesis of 3-qubit quantum circuits from non-binary quantum gates using multiple-valued logic and group theory. In: Proceedings of DATE, Munich, Germany, pp. 434-435</subfield>
  <subfield code="y">2005</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">4</subfield>
  <subfield code="h">Z Li H Chen X Song</subfield>
  <subfield code="m">A Novel Hash-based Algorithm for Reversible Logic Circuits Synthesis J. Comput 4493 Li, Z., Chen, H., Song, X : A Novel Hash-based Algorithm for Reversible Logic Circuits Synthesis. J Comput</subfield>
  <subfield code="s">Inf.Syst.,8,4485</subfield>
  <subfield code="s">Inf.Syst.,8,4485-4493</subfield>
  <subfield code="y">2012</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">5</subfield>
  <subfield code="h">Z Li H Chen W Liu X Xue F Xiao</subfield>
  <subfield code="m">Efficient Algorithm for Synthesis of Optimal NCV 3-Qubit Reversible Circuits Using New Quantum Logic Gate Library Acta Electronica Sinica 41 690 697 Li, Z., Chen, H., Liu, W., Xue, X., Xiao, F : Efficient Algorithm for Synthesis of Optimal NCV 3-Qubit Reversible Circuits Using New Quantum Logic Gate Library. Acta Electronica Sinica 41, 690-697 (a)</subfield>
  <subfield code="y">2013</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">6</subfield>
  <subfield code="h">A Barenco C Bennett R Cleve D DiVinchenzo M Margolus P Shor T Sleator J Smolin H Weinfurter</subfield>
  <subfield code="m">Elementary gates for quantum computation 3467PhRvA..52.3457B Barenco, A., Bennett, C., Cleve, R., DiVinchenzo, D., Margolus, M., Shor, P., Sleator, T., Smolin, J., Weinfurter, H : Elementary gates for quantum computation</subfield>
  <subfield code="s">Phys.Rev.,A52,3457</subfield>
  <subfield code="a">doi:10.1103/PhysRevA.52.3457</subfield>
  <subfield code="s">Phys.Rev.,A52,3457-3467</subfield>
  <subfield code="y">1995</subfield>
  <subfield code="0">393670</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">7</subfield>
  <subfield code="h">Miller, D.M., Wille, R., Sasanian, Z.</subfield>
  <subfield code="m">: Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates. In: Proceedings of 41st International Symposium on Multiple-Valued Logic, Tuusula, Finland, pp. 288-293</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">8</subfield>
  <subfield code="h">O Golubitsky D Maslov</subfield>
  <subfield code="m">A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis Trans. on Computers 61 1341 1353 2960428 Golubitsky, O., Maslov, D : A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis Trans. on Computers 61, 1341-1353</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="a">doi:10.1109/TC.2011.144</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2012</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">8</subfield>
  <subfield code="a">doi:10.1109/TC.2011.144</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">9</subfield>
  <subfield code="h">Szyprowski, M., Kerntopf, P.</subfield>
  <subfield code="m">: Reducing Quantum Cost in Reversible Toffoli Circuits. In: Proceedings of Reed-MullerWorkshop, Tuusula, Finland, pp. 127-136</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">10</subfield>
  <subfield code="h">Tsai, E., Perkowski, M.</subfield>
  <subfield code="m">: Synthesis of Permutative Quantum Circuits with Toffoli and TISC Gates. In: Proceedings of 42nd International Symposium on Multiple-Valued Logic, Victoria, Canada, pp. 50-56</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2012</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">11</subfield>
  <subfield code="m">Li, Z : Realization of a new permutative gate library using controlled-kth-root-of-NOT quantum gates for exact minimization of quantum circuits, vol. 12, pp. 1450034-1-1450034-18 (a)</subfield>
  <subfield code="h">Song, X., Perkowski, M., Chen, H., Feng, X.</subfield>
  <subfield code="y">2014</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">12</subfield>
  <subfield code="h">WNN Hung X Song G Yang J Yang M Perkowski</subfield>
  <subfield code="m">Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reach ability analysis Transactions on CAD 25 1652 1663 Hung, W.N.N., Song, X., Yang, G., Yang, J., Perkowski, M : Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reach ability analysis Transactions on CAD 25, 1652-1663</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="a">doi:10.1109/TCAD.2005.858352</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2006</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">12</subfield>
  <subfield code="a">doi:10.1109/TCAD.2005.858352</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">13</subfield>
  <subfield code="m">Li, Z Xu, B., Liu, W., Song, X., Hue, X : Fast Algorithm for 4-Qubit Reversible Logic Circuits Synthesis. In: Proceedings of WCCI. Hong Kong, China, pp. 2202-2207</subfield>
  <subfield code="h">Chen, H.</subfield>
  <subfield code="y">2008</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">14</subfield>
  <subfield code="h">Z Li H Chen X Song M Perkowski</subfield>
  <subfield code="m">A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost ACM ACM J Emerg. Technol. Comput. Syst. 11 29:1 29:18 Li, Z., Chen, H., Song, X., Perkowski, M : A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost. ACM ACM J Emerg. Technol. Comput. Syst. 11, 29:1-29:18 (b)</subfield>
  <subfield code="y">2014</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">15</subfield>
  <subfield code="h">Maslov, D.</subfield>
  <subfield code="m">: Reversible Logic Synthesis Benchmarks Page</subfield>
  <subfield code="u">http://www.cs.uvic.ca/dmaslov</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">16</subfield>
  <subfield code="h">D Maslov M Saeedi</subfield>
  <subfield code="m">Reversible circuit optimization via leaving the Boolean domain Trans. on CAD of integrated Circuits and Systems 30 806 816 Maslov, D., Saeedi, M : Reversible circuit optimization via leaving the Boolean domain Trans. on CAD of integrated Circuits and Systems 30, 806-816 (b)</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="a">doi:10.1109/TCAD.2011.2105555</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">16</subfield>
  <subfield code="a">doi:10.1109/TCAD.2011.2105555</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">17</subfield>
  <subfield code="h">Wille, R., Grosse, D., Teuber, L., Dueck, G.W., Drechsler, R.</subfield>
  <subfield code="m">: RevLib: An Online Resourse for Reversible Functions and Reversible Circuits</subfield>
  <subfield code="u">http://www.revlib.org</subfield>
  <subfield code="y">2008</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">18</subfield>
  <subfield code="h">G Yang F Xie WNN Hung X Song M Perkowski</subfield>
  <subfield code="m">Realization and Synthesis of Reversible Circuits 1613 1211.81049 Yang, G., Xie, F., Hung, W.N.N., Song, X., Perkowski, M : Realization and Synthesis of Reversible Circuits</subfield>
  <subfield code="s">Theor.Comput.Sci.,412,1606</subfield>
  <subfield code="a">doi:10.1016/j.tcs.2010.11.031</subfield>
  <subfield code="s">Theor.Comput.Sci.,412,1606-1613</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">18</subfield>
  <subfield code="a">doi:10.1016/j.tcs.2010.11.031</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">19</subfield>
  <subfield code="h">Alhagi, N., Lukac, M., Tran, L., Perkowski, M.</subfield>
  <subfield code="m">: Two-Stage Approach to the Minimization of Quantum Circuits Based on ESOP Minimization and Addition of a Single Ancilla Qubit. In: Proceedings of 21st International Workshop on Post-Binary ULSI Systems, Victoria, Canada, 13 May</subfield>
  <subfield code="y">2012</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">20</subfield>
  <subfield code="h">Golubitsky, O., Falconer, S.M., Maslov, D.</subfield>
  <subfield code="m">: Synthesis of the Optimal 4-bit Reversible Circuits. In: Proceedings of 47th DAC, Anaheim, CA, pp. 653-656</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">21</subfield>
  <subfield code="h">A Younes</subfield>
  <subfield code="m">Detection and Elimination of Non-trivial Reversible Identities International Journal of Computer Science Engineering and Applications 2 49 61 Younes, A : Detection and Elimination of Non-trivial Reversible Identities. International Journal of Computer Science Engineering and Applications 2, 49-61</subfield>
  <subfield code="a">doi:10.5121/ijcsea.2012.2406</subfield>
  <subfield code="y">2012</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">21</subfield>
  <subfield code="a">doi:10.5121/ijcsea.2012.2406</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">22</subfield>
  <subfield code="h">Tran, L., Alhagi, N., Lukac, M., Fiszer, R., Hawash, M.</subfield>
  <subfield code="m">Li, Z., Perkowski, M : An Approach to Synthesis of Reversible Circuits Based on Combination of Methods. Technical Report, ECE PSU</subfield>
  <subfield code="y">2006</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">23</subfield>
  <subfield code="m">AK Prasad VV Shende KN Patel IL Markov JP HayesData structures and algorithms for simplifying reversible circuits Technol. Comput. Syst. 2 277 293 Prasad, A.K., Shende, V.V., Patel, K.N., Markov, I.L., Hayes, J.P : Data structures and algorithms for simplifying reversible circuits. ACM J. Emerg Technol. Comput. Syst. 2, 277-293</subfield>
  <subfield code="h">ACM J. Emerg</subfield>
  <subfield code="a">doi:10.1145/1216396.1216399</subfield>
  <subfield code="y">2006</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">23</subfield>
  <subfield code="a">doi:10.1145/1216396.1216399</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">24</subfield>
  <subfield code="h">Perkowski, M., Jozwiak, L., Kerntopf, P., Mishchenko, A., Al-Rabadi, A.</subfield>
  <subfield code="m">: A General Decomposition for Reversible Logic. In: Proceedings of 5th Reed-Muller Workshop. Starkville, Mississippi, pp 119-138</subfield>
  <subfield code="y">2001</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">25</subfield>
  <subfield code="h">Saeedi, M., Zamani, M.S., Sedighi, M.</subfield>
  <subfield code="m">: On the Behavior of Substitution-Based Reversible Circuit Synthesis Algorithms Investigation and Improvement. In: Proceedings of Ann. Symp. VLSI (ISVLSI ‘07), Porto Alegre, Brazil, pp. 428-436</subfield>
  <subfield code="y">2007</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">26</subfield>
  <subfield code="m">Gu, B : Incremental Support Vector Learning for Ordinal Regression. In: IEEE Transactions on Neural Networks and Learning Systems, vol. 26, no. 7, pp. 1403-1416</subfield>
  <subfield code="h">Victor, S.S., Keng, Y.T., Walter, R., Shuo, L.</subfield>
  <subfield code="y">2015</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">27</subfield>
  <subfield code="m">Gu, B : A Robust Regularization Path Algorithm for v-Support Vector Classification IEEE Transactions on Neural Networks and Learning Systems</subfield>
  <subfield code="h">Victor, S.S.</subfield>
  <subfield code="a">doi:10.1109/TNNLS.2016.2527796</subfield>
  <subfield code="y">2016</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">28</subfield>
  <subfield code="h">B Gu XM</subfield>
  <subfield code="m">Sun SS VictorStructural Minimax Probability Machine IEEE Transactions on Neural Networks and Learning Systems Gu, B., Sun, X.M., Victor, S.S</subfield>
  <subfield code="a">doi:10.1109/TNNLS.2016.2544779</subfield>
  <subfield code="y">2016</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">29</subfield>
  <subfield code="m">Gu, B : Incremental learning for v-Support Vector Regression. In:</subfield>
  <subfield code="h">Victor, S.S., Wang, Z.J., Derek, H., Said, O., Shuo, L.</subfield>
  <subfield code="s">Neural Networks,67,140-150</subfield>
  <subfield code="y">2015</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="980" ind1=" " ind2=" ">
  <subfield code="a">HEP</subfield>
 </datafield>
</record>