
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
############################################
#
# Auto-generated project tcl file:
#  * sets up variable
#  * runs customized script
#
############################################
sh date
Thu Jan  2 14:45:26 PST 2025
set TOP_MODULE r2fft_top
r2fft_top
set DC_SCRIPT design.tcl
design.tcl
set READ_SOURCES ucsb_r2fft_design_0.1-read-sources
ucsb_r2fft_design_0.1-read-sources
set SCRIPT_DIR /fs/student/nturtayeva/R2FFT/design/dc
/fs/student/nturtayeva/R2FFT/design/dc
set REPORT_DIR "./"
./
set target_library /fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db
/fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db
set link_library   [concat "*"  /fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db]
* /fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db
############################################
#
# Run custom script
#
############################################
source ${SCRIPT_DIR}/${DC_SCRIPT}
Running PRESTO HDLC
Compiling source file ../../../../hdl/bfp_bitWidthAcc.sv
Presto compilation completed successfully.
Loading db file '/fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
Running PRESTO HDLC
Compiling source file ../../../../hdl/bfp_bitWidthDetector.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/bfp_maxBitWidth.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/bfp_Shifter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/bitReverseCounter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/butterflyCore.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/butterflyUnit.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/fftAddressGenerator.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/R2FFT.sv
Warning:  ../../../../hdl/R2FFT.sv:226: Using default enum base size of 32. (VER-533)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/radix2Butterfly.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/ramPipelineBridge.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/readBusMux.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/writeBusMux.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../../../../hdl/r2fft_top.sv
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Loading db file '/ece/synopsys/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/ece/synopsys/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (r2fft_top)
Elaborated 1 design.
Current design is now 'r2fft_top'.
Information: Building the design 'R2FFT' instantiated from design 'r2fft_top' with
	the parameters "FFT_LENGTH=1024,FFT_DW=16,PL_DEPTH=3". (HDL-193)

Statistics for case statements in always block at line 90 in file
	'../../../../hdl/R2FFT.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 159 in file
	'../../../../hdl/R2FFT.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 272 in file
	'../../../../hdl/R2FFT.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           276            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 326 in file
	'../../../../hdl/R2FFT.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           330            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3 line 145 in file
		'../../../../hdl/R2FFT.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    status_f_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3 line 318 in file
		'../../../../hdl/R2FFT.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sb_state_f_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3 line 326 in file
		'../../../../hdl/R2FFT.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fftStageCount_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3 line 435 in file
		'../../../../hdl/R2FFT.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dmaa_lsb_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3)
Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Information: Building the design 'bitReverseCounter' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "BIT_WIDTH=10". (HDL-193)

Inferred memory devices in process
	in routine bitReverseCounter_BIT_WIDTH10 line 21 in file
		'../../../../hdl/bitReverseCounter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ptr_f_reg      | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (bitReverseCounter_BIT_WIDTH10)
Information: Building the design 'bfp_bitWidthDetector' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_BFPDW=5,FFT_DW=16". (HDL-193)
Warning:  ../../../../hdl/bfp_bitWidthDetector.sv:38: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16)
Information: Building the design 'bfp_maxBitWidth' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_BFPDW=5". (HDL-193)

Inferred memory devices in process
	in routine bfp_maxBitWidth_FFT_BFPDW5 line 23 in file
		'../../../../hdl/bfp_maxBitWidth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    max_bw_f_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (bfp_maxBitWidth_FFT_BFPDW5)
Information: Building the design 'bfp_bitWidthAcc' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_BFPDW=5,FFT_DW=16". (HDL-193)
Warning:  ../../../../hdl/bfp_bitWidthAcc.sv:43: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine bfp_bitWidthAcc_FFT_BFPDW5_FFT_DW16 line 23 in file
		'../../../../hdl/bfp_bitWidthAcc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bfp_bw_f_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bfp_bitWidthAcc_FFT_BFPDW5_FFT_DW16 line 55 in file
		'../../../../hdl/bfp_bitWidthAcc.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| bfp_exponent_signed_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (bfp_bitWidthAcc_FFT_BFPDW5_FFT_DW16)
Information: Building the design 'fftAddressGenerator' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_N=10,STAGE_COUNT_BW=4". (HDL-193)
Warning:  ../../../../hdl/fftAddressGenerator.sv:100: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine fftAddressGenerator_FFT_N10_STAGE_COUNT_BW4 line 29 in file
		'../../../../hdl/fftAddressGenerator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    runCount_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fftAddressGenerator_FFT_N10_STAGE_COUNT_BW4 line 44 in file
		'../../../../hdl/fftAddressGenerator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| runCount_full_f_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fftAddressGenerator_FFT_N10_STAGE_COUNT_BW4)
Information: Building the design 'butterflyUnit' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_N=10,FFT_DW=16,FFT_BFPDW=5,PL_DEPTH=3". (HDL-193)

Inferred memory devices in process
	in routine butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3 line 99 in file
		'../../../../hdl/butterflyUnit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ctrl_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       act_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3 line 109 in file
		'../../../../hdl/butterflyUnit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    iMemAddr_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3 line 170 in file
		'../../../../hdl/butterflyUnit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      oact_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      octrl_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    wact_ram0_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wa_ram0_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    wdw_ram0_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    wact_ram1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wa_ram1_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    wdw_ram1_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| bw_ramwrite_dly_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3)
Information: Building the design 'readBusMux' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_N=10,FFT_DW=16,MODE_INPUT_STREAM=0,MODE_RUN_FFT=1,MODE_DMA=2,MODE_DISABLE=3". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'../../../../hdl/readBusMux.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully. (readBusMux_FFT_N10_FFT_DW16_MODE_INPUT_STREAM0_MODE_RUN_FFT1_MODE_DMA2_MODE_DISABLE3)
Information: Building the design 'writeBusMux' instantiated from design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3' with
	the parameters "FFT_N=10,FFT_DW=16,MODE_INPUT_STREAM=0,MODE_RUN_FFT=1,MODE_DMA=2,MODE_DISABLE=3". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'../../../../hdl/writeBusMux.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully. (writeBusMux_FFT_N10_FFT_DW16_MODE_INPUT_STREAM0_MODE_RUN_FFT1_MODE_DMA2_MODE_DISABLE3)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)
Information: Building the design 'butterflyCore' instantiated from design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3' with
	the parameters "FFT_N=10,FFT_DW=16,FFT_BFPDW=5,PL_DEPTH=3". (HDL-193)
Presto compilation completed successfully. (butterflyCore_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3)
Information: Building the design 'bfp_Shifter' instantiated from design 'butterflyCore_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3' with
	the parameters "FFT_DW=16,FFT_BFPDW=5". (HDL-193)
Warning:  ../../../../hdl/bfp_Shifter.sv:17: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../hdl/bfp_Shifter.sv:22: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (bfp_Shifter_FFT_DW16_FFT_BFPDW5)
Information: Building the design 'ramPipelineBridge' instantiated from design 'butterflyCore_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3' with
	the parameters "FFT_N=10,FFT_DW=16". (HDL-193)

Inferred memory devices in process
	in routine ramPipelineBridge_FFT_N10_FFT_DW16 line 38 in file
		'../../../../hdl/ramPipelineBridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   memPipeAddr_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|  evenPipeData_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   oddPipeData_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ramPipelineBridge_FFT_N10_FFT_DW16 line 46 in file
		'../../../../hdl/ramPipelineBridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ctrlPipe_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     actPipe_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ramPipelineBridge_FFT_N10_FFT_DW16 line 60 in file
		'../../../../hdl/ramPipelineBridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ctrl_f_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     oact_f_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ramPipelineBridge_FFT_N10_FFT_DW16 line 75 in file
		'../../../../hdl/ramPipelineBridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem0Addr_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|     ev0Data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     od0Data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     od1Data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ramPipelineBridge_FFT_N10_FFT_DW16)
Information: Building the design 'radix2Butterfly' instantiated from design 'butterflyCore_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3' with
	the parameters "FFT_DW=16,FFT_N=10,PL_DEPTH=3". (HDL-193)
Warning:  ../../../../hdl/radix2Butterfly.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:65: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:76: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:77: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:98: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:99: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:170: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:171: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:190: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../hdl/radix2Butterfly.sv:191: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3 line 113 in file
		'../../../../hdl/radix2Butterfly.sv'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
|      xbuf_real_stage2_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      xbuf_imag_stage2_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  xbuf_real_p_imag_stage2_reg   | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
| twiddle_real_p_imag_stage2_reg | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
| twiddle_real_m_imag_stage2_reg | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|    twiddle_real_stage2_reg     | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
==========================================================================================

Inferred memory devices in process
	in routine radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3 line 147 in file
		'../../../../hdl/radix2Butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  tmp_a_stage3_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  tmp_r_stage3_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  tmp_i_stage3_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3 line 189 in file
		'../../../../hdl/radix2Butterfly.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| dst_opa_real_stage2_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| dst_opa_imag_stage2_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3 line 194 in file
		'../../../../hdl/radix2Butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   iact_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ictrl_stage2_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| iMemAddr_stage2_reg | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3 line 218 in file
		'../../../../hdl/radix2Butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dst_opa_real_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  dst_opa_imag_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3 line 223 in file
		'../../../../hdl/radix2Butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      oact_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      octrl_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    oMemAddr_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3)
Current design is 'r2fft_top'.

  Linking design 'r2fft_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (14 designs)              /fs/student/nturtayeva/R2FFT/design/build/ucsb_r2fft_design_0.1/asic-design_compiler/r2fft_top.db, etc
  NangateOpenCellLibrary (library) /fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db

Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)
Using operating conditions 'typical' found in library 'NangateOpenCellLibrary'.
Information: Auto ungrouping of the design is disabled because the '-no_boundary_optimization' is used. (OPT-1316)
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/ece/synopsys/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)
Information: Performing power optimization. (PWR-850)
Analyzing: "/fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.4 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.4 |     *     |
============================================================================


Information: There are 328 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16'. (OPT-1056)
Information: Uniquified 2 instances of design 'bfp_maxBitWidth_FFT_BFPDW5'. (OPT-1056)
Information: Uniquified 2 instances of design 'readBusMux_FFT_N10_FFT_DW16_MODE_INPUT_STREAM0_MODE_RUN_FFT1_MODE_DMA2_MODE_DISABLE3'. (OPT-1056)
Information: Uniquified 2 instances of design 'writeBusMux_FFT_N10_FFT_DW16_MODE_INPUT_STREAM0_MODE_RUN_FFT1_MODE_DMA2_MODE_DISABLE3'. (OPT-1056)
Information: Uniquified 4 instances of design 'bfp_Shifter_FFT_DW16_FFT_BFPDW5'. (OPT-1056)
Information: Uniquified 2 instances of design 'ramPipelineBridge_FFT_N10_FFT_DW16'. (OPT-1056)
  Simplifying Design 'r2fft_top'

Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)
Loaded alib file './alib-52/NangateOpenCellLibrary.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3'
 Implement Synthetic for 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3'.
  Processing 'r2fft_top'
  Processing 'writeBusMux_FFT_N10_FFT_DW16_MODE_INPUT_STREAM0_MODE_RUN_FFT1_MODE_DMA2_MODE_DISABLE3_0'
  Processing 'bitReverseCounter_BIT_WIDTH10'
 Implement Synthetic for 'bitReverseCounter_BIT_WIDTH10'.
  Processing 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3'
Information: Added key list 'DesignWare' to design 'R2FFT_FFT_LENGTH1024_FFT_DW16_PL_DEPTH3'. (DDB-72)
Information: The register 'sb_state_f_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'sb_state_f_reg[31]' is a constant and will be removed. (OPT-1206)
  Processing 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16_0'
 Implement Synthetic for 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16_0'.
Information: Added key list 'DesignWare' to design 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16_0'. (DDB-72)
  Processing 'butterflyCore_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3'
  Processing 'fftAddressGenerator_FFT_N10_STAGE_COUNT_BW4'
 Implement Synthetic for 'fftAddressGenerator_FFT_N10_STAGE_COUNT_BW4'.
Information: Added key list 'DesignWare' to design 'fftAddressGenerator_FFT_N10_STAGE_COUNT_BW4'. (DDB-72)
  Processing 'bfp_maxBitWidth_FFT_BFPDW5_0'
 Implement Synthetic for 'bfp_maxBitWidth_FFT_BFPDW5_0'.
Information: Added key list 'DesignWare' to design 'bfp_maxBitWidth_FFT_BFPDW5_0'. (DDB-72)
  Processing 'readBusMux_FFT_N10_FFT_DW16_MODE_INPUT_STREAM0_MODE_RUN_FFT1_MODE_DMA2_MODE_DISABLE3_0'
  Processing 'ramPipelineBridge_FFT_N10_FFT_DW16_0'
  Processing 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3'
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wact_ram0_reg' is removed because it is merged to 'wact_ram1_reg'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[8]' is removed because it is merged to 'wa_ram1_reg[8]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[7]' is removed because it is merged to 'wa_ram1_reg[7]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[6]' is removed because it is merged to 'wa_ram1_reg[6]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[5]' is removed because it is merged to 'wa_ram1_reg[5]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[4]' is removed because it is merged to 'wa_ram1_reg[4]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[3]' is removed because it is merged to 'wa_ram1_reg[3]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[2]' is removed because it is merged to 'wa_ram1_reg[2]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[1]' is removed because it is merged to 'wa_ram1_reg[1]'. (OPT-1215)
Information: In design 'butterflyUnit_FFT_N10_FFT_DW16_FFT_BFPDW5_PL_DEPTH3', the register 'wa_ram0_reg[0]' is removed because it is merged to 'wa_ram1_reg[0]'. (OPT-1215)
  Processing 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16_1'
 Implement Synthetic for 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16_1'.
Information: Added key list 'DesignWare' to design 'bfp_bitWidthDetector_FFT_BFPDW5_FFT_DW16_1'. (DDB-72)
  Processing 'bfp_bitWidthAcc_FFT_BFPDW5_FFT_DW16'
 Implement Synthetic for 'bfp_bitWidthAcc_FFT_BFPDW5_FFT_DW16'.
Information: Added key list 'DesignWare' to design 'bfp_bitWidthAcc_FFT_BFPDW5_FFT_DW16'. (DDB-72)
  Processing 'bfp_Shifter_FFT_DW16_FFT_BFPDW5_0'
 Implement Synthetic for 'bfp_Shifter_FFT_DW16_FFT_BFPDW5_0'.
Information: Added key list 'DesignWare' to design 'bfp_Shifter_FFT_DW16_FFT_BFPDW5_0'. (DDB-72)
Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'bitReverseCounter_BIT_WIDTH10'. (DDB-72)
Information: Added key list 'DesignWare' to design 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3'. (DDB-72)
Information: In design 'r2fft_top', the register 'uR2FFT/ubutterflyUnit/ubutterflyCore/uradix2bt/twiddle_real_p_imag_stage2_reg[0]' is removed because it is merged to 'uR2FFT/ubutterflyUnit/ubutterflyCore/uradix2bt/twiddle_real_m_imag_stage2_reg[0]'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06   10476.4      0.00       0.0     384.2                           246516.5156
    0:00:07   10476.4      0.00       0.0     384.2                           246516.5156

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3_DW_mult_tc_0'
  Mapping 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3_DW_mult_tc_1'
  Mapping 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3_DW_mult_tc_2'
  Mapping 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3_DW_mult_tc_3'
  Mapping 'radix2Butterfly_FFT_DW16_FFT_N10_PL_DEPTH3_DW_mult_tc_4'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:09   10122.6      0.11       0.3    2268.5                           215187.5000
    0:00:09   10141.0      0.00       0.0    2122.4                           215850.0781
    0:00:09   10141.0      0.00       0.0    2122.4                           215850.0781
    0:00:09   10141.0      0.00       0.0    2122.4                           215850.0781
    0:00:10   10126.1      0.00       0.0    2115.6                           215419.7969
    0:00:10   10126.1      0.00       0.0    2115.6                           215419.7969

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11   10014.9      0.00       0.0    1874.0                           211180.8750
    0:00:11   10014.9      0.00       0.0    1874.0                           211180.8750
    0:00:11   10014.9      0.00       0.0    1874.0                           211180.8750
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    9507.1      0.00       0.0     789.0                           193092.7969
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:12    9437.4      0.00       0.0       0.0                           191078.0000
    0:00:12    9437.4      0.00       0.0       0.0                           191078.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    9437.4      0.00       0.0       0.0                           191078.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:12    9420.9      0.00       0.0       0.0                           190437.7656
    0:00:12    9420.9      0.00       0.0       0.0                           190437.7656
    0:00:12    9420.9      0.00       0.0       0.0                           190437.7656
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    9420.9      0.00       0.0       0.0                           190427.5312
    0:00:13    9444.1      0.00       0.0       0.0                           191583.8281
    0:00:13    9444.1      0.00       0.0       0.0                           191583.8281
    0:00:13    9444.1      0.00       0.0       0.0                           191583.8281
    0:00:14    9431.0      0.00       0.0       0.0                           190903.0312
    0:00:14    9425.7      0.00       0.0       0.0                           190668.6875
    0:00:14    9425.7      0.00       0.0       0.0                           190668.6875
    0:00:14    9425.7      0.00       0.0       0.0                           190668.6875
    0:00:14    9425.7      0.00       0.0       0.0                           190668.6875
    0:00:14    9425.7      0.00       0.0       0.0                           190668.6875
    0:00:14    9425.7      0.00       0.0       0.0                           190668.6875
    0:00:14    9420.1      0.00       0.0       0.0                           190388.9062
Loading db file '/fs/student/nturtayeva/R2FFT/design/NangateOpenCellLibrary.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/fs/student/nturtayeva/R2FFT/design/build/ucsb_r2fft_design_0.1/asic-design_compiler/r2fft_top_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file 'r2fft_top_netlist.ddc'.
1
############################################
#
#  all done -- exit
#
############################################
sh dateThu Jan  2 14:46:36 PST 2025
Thu Jan  2 14:46:36 PST 2025
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Memory usage for this session 155 Mbytes.
Memory usage for this session including child processes 155 Mbytes.
CPU usage for this session 69 seconds ( 0.02 hours ).
Elapsed time for this session 73 seconds ( 0.02 hours ).

Thank you...
